============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Fri Nov 22 08:48:49 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Fri Nov 22 08:48:49 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: syntax error near '.' in source/rtl/uart_top.v(78)
HDL-8007 ERROR: 'speed_rx' is already declared in source/rtl/uart_top.v(123)
HDL-1007 : previous declaration of 'speed_rx' is from here in source/rtl/uart_top.v(59)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(125)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
GUI-8384 ERROR: Analyze file(s) failed ...
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
GUI-6001 WARNING: File source/uart_top.v does not exist!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: syntax error near '.' in source/rtl/uart_top.v(78)
HDL-8007 ERROR: 'speed_rx' is already declared in source/rtl/uart_top.v(124)
HDL-1007 : previous declaration of 'speed_rx' is from here in source/rtl/uart_top.v(59)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(126)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: syntax error near '.' in source/rtl/uart_top.v(78)
HDL-8007 ERROR: 'speed_rx' is already declared in source/rtl/uart_top.v(124)
HDL-1007 : previous declaration of 'speed_rx' is from here in source/rtl/uart_top.v(59)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(126)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: syntax error near '.' in source/rtl/uart_top.v(78)
HDL-8007 ERROR: 'speed_rx' is already declared in source/rtl/uart_top.v(124)
HDL-1007 : previous declaration of 'speed_rx' is from here in source/rtl/uart_top.v(59)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(126)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: syntax error near '.' in source/rtl/uart_top.v(78)
HDL-8007 ERROR: 'speed_rx' is already declared in source/rtl/uart_top.v(124)
HDL-1007 : previous declaration of 'speed_rx' is from here in source/rtl/uart_top.v(59)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(126)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: syntax error near '.' in source/rtl/uart_top.v(78)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(126)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-8007 ERROR: port 'clk_bps' is already connected in source/rtl/uart_top.v(79)
HDL-8007 ERROR: port 'bps_start' is already connected in source/rtl/uart_top.v(80)
HDL-5007 WARNING: port 'clk_bps_2' is not connected on this instance in source/rtl/uart_top.v(83)
HDL-5007 WARNING: port 'bps_start_2' remains unconnected for this instance in source/rtl/uart_top.v(83)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
USR-6010 WARNING: ADC constraints: pin uart_rx_2 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "bps_start_2" in source/rtl/my_uart_rx.v(13)
SYN-5014 WARNING: the net's pin: pin "bps_start_2" in source/rtl/my_uart_rx.v(13)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1787/43 useful/useless nets, 1602/30 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2576 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 656/1 useful/useless nets, 473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 765/0 useful/useless nets, 582/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1021/0 useful/useless nets, 838/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 98 (3.52), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 857/0 useful/useless nets, 674/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 30 SEQ (748 nodes)...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 317/423 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |509   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 266 instances
RUN-1001 : 128 mslices, 128 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 400 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 264 instances, 256 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2052, tnet num: 636, tinst num: 264, tnode num: 2744, tedge num: 3803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066038s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (165.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 168344
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 131451, overlap = 0
PHY-3002 : Step(2): len = 116146, overlap = 0
PHY-3002 : Step(3): len = 106167, overlap = 0
PHY-3002 : Step(4): len = 99056, overlap = 0
PHY-3002 : Step(5): len = 92990.5, overlap = 0
PHY-3002 : Step(6): len = 86811.7, overlap = 0
PHY-3002 : Step(7): len = 81595.3, overlap = 0
PHY-3002 : Step(8): len = 76752, overlap = 0
PHY-3002 : Step(9): len = 72608.7, overlap = 0
PHY-3002 : Step(10): len = 68261.2, overlap = 0
PHY-3002 : Step(11): len = 64566.7, overlap = 0
PHY-3002 : Step(12): len = 61006.7, overlap = 0
PHY-3002 : Step(13): len = 57769, overlap = 0
PHY-3002 : Step(14): len = 54671.6, overlap = 0
PHY-3002 : Step(15): len = 51756, overlap = 0
PHY-3002 : Step(16): len = 49004.7, overlap = 0
PHY-3002 : Step(17): len = 46596, overlap = 0
PHY-3002 : Step(18): len = 44096.5, overlap = 0
PHY-3002 : Step(19): len = 41676.2, overlap = 0
PHY-3002 : Step(20): len = 39441.4, overlap = 0
PHY-3002 : Step(21): len = 36879.8, overlap = 0
PHY-3002 : Step(22): len = 34879.1, overlap = 0
PHY-3002 : Step(23): len = 32647.1, overlap = 0
PHY-3002 : Step(24): len = 30572.1, overlap = 0
PHY-3002 : Step(25): len = 28583.3, overlap = 0
PHY-3002 : Step(26): len = 26592.3, overlap = 0
PHY-3002 : Step(27): len = 24965.9, overlap = 0
PHY-3002 : Step(28): len = 22970, overlap = 0
PHY-3002 : Step(29): len = 21578.7, overlap = 0
PHY-3002 : Step(30): len = 19780.7, overlap = 0
PHY-3002 : Step(31): len = 18522.2, overlap = 0
PHY-3002 : Step(32): len = 16768.3, overlap = 0
PHY-3002 : Step(33): len = 15537.9, overlap = 0
PHY-3002 : Step(34): len = 14025.3, overlap = 1.75
PHY-3002 : Step(35): len = 12748.8, overlap = 3.25
PHY-3002 : Step(36): len = 12015, overlap = 3.75
PHY-3002 : Step(37): len = 10558.7, overlap = 4
PHY-3002 : Step(38): len = 9896.3, overlap = 3
PHY-3002 : Step(39): len = 9712.1, overlap = 3
PHY-3002 : Step(40): len = 9371.7, overlap = 1
PHY-3002 : Step(41): len = 8615.9, overlap = 1.5
PHY-3002 : Step(42): len = 8189.4, overlap = 1.75
PHY-3002 : Step(43): len = 8192.5, overlap = 1.75
PHY-3002 : Step(44): len = 7812.8, overlap = 2.25
PHY-3002 : Step(45): len = 7559, overlap = 2.25
PHY-3002 : Step(46): len = 7591.6, overlap = 2.25
PHY-3002 : Step(47): len = 7264.8, overlap = 2.25
PHY-3002 : Step(48): len = 7085, overlap = 4
PHY-3002 : Step(49): len = 6707.9, overlap = 5
PHY-3002 : Step(50): len = 6364.4, overlap = 5.25
PHY-3002 : Step(51): len = 6127.5, overlap = 5
PHY-3002 : Step(52): len = 6192.9, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000738821
PHY-3002 : Step(53): len = 6109.9, overlap = 6.25
PHY-3002 : Step(54): len = 5984.5, overlap = 6.25
PHY-3002 : Step(55): len = 5986.2, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004733s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.00523e-06
PHY-3002 : Step(56): len = 5880.4, overlap = 11.5
PHY-3002 : Step(57): len = 5843.5, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.01045e-06
PHY-3002 : Step(58): len = 5759.8, overlap = 11.5
PHY-3002 : Step(59): len = 5796.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.02091e-06
PHY-3002 : Step(60): len = 5753.9, overlap = 11.25
PHY-3002 : Step(61): len = 5753.9, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23057e-06
PHY-3002 : Step(62): len = 5730.1, overlap = 27.75
PHY-3002 : Step(63): len = 5819.9, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.46114e-06
PHY-3002 : Step(64): len = 5758.6, overlap = 27.25
PHY-3002 : Step(65): len = 5881.6, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.18626e-05
PHY-3002 : Step(66): len = 5819.4, overlap = 27
PHY-3002 : Step(67): len = 6222.1, overlap = 26.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.94921e-05
PHY-3002 : Step(68): len = 6088.5, overlap = 26.25
PHY-3002 : Step(69): len = 7350.7, overlap = 17.25
PHY-3002 : Step(70): len = 7412.5, overlap = 14.75
PHY-3002 : Step(71): len = 7709.7, overlap = 15
PHY-3002 : Step(72): len = 8717.9, overlap = 13.25
PHY-3002 : Step(73): len = 8796.6, overlap = 13
PHY-3002 : Step(74): len = 8849.9, overlap = 13.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.89842e-05
PHY-3002 : Step(75): len = 9363.2, overlap = 13.5
PHY-3002 : Step(76): len = 10560.7, overlap = 12
PHY-3002 : Step(77): len = 10652.1, overlap = 11.25
PHY-3002 : Step(78): len = 10716.3, overlap = 11
PHY-3002 : Step(79): len = 10764.9, overlap = 10.75
PHY-3002 : Step(80): len = 10641.8, overlap = 10.25
PHY-3002 : Step(81): len = 10578.2, overlap = 10.25
PHY-3002 : Step(82): len = 10499.5, overlap = 11
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.79684e-05
PHY-3002 : Step(83): len = 10606.8, overlap = 10.5
PHY-3002 : Step(84): len = 10977.1, overlap = 9.5
PHY-3002 : Step(85): len = 11295, overlap = 9
PHY-3002 : Step(86): len = 11319.8, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000155937
PHY-3002 : Step(87): len = 11736.6, overlap = 5.25
PHY-3002 : Step(88): len = 11873.2, overlap = 4.75
PHY-3002 : Step(89): len = 11828, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037440s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000611889
PHY-3002 : Step(90): len = 14676.1, overlap = 2.5
PHY-3002 : Step(91): len = 13677, overlap = 3
PHY-3002 : Step(92): len = 12962.2, overlap = 4.5
PHY-3002 : Step(93): len = 12815.1, overlap = 5.5
PHY-3002 : Step(94): len = 12761.8, overlap = 6.75
PHY-3002 : Step(95): len = 12662.5, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00120425
PHY-3002 : Step(96): len = 12827.4, overlap = 7.25
PHY-3002 : Step(97): len = 12805.8, overlap = 7
PHY-3002 : Step(98): len = 12800.3, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00240849
PHY-3002 : Step(99): len = 12893.5, overlap = 6.75
PHY-3002 : Step(100): len = 12901.3, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007706s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14301.8, Over = 0
PHY-3001 : Final: Len = 14301.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21256, over cnt = 18(0%), over = 25, worst = 2
PHY-1002 : len = 21464, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 21688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.8%)

RUN-1003 : finish command "place" in  1.959135s wall, 2.781250s user + 0.968750s system = 3.750000s CPU (191.4%)

RUN-1004 : used memory is 189 MB, reserved memory is 147 MB, peak memory is 200 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 113 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 86
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 266 instances
RUN-1001 : 128 mslices, 128 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 638 nets
RUN-1001 : 400 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21256, over cnt = 18(0%), over = 25, worst = 2
PHY-1002 : len = 21464, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 21688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-1001 : End global routing;  0.110067s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023529s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (265.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 50648, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 0.237680s wall, 0.312500s user + 0.078125s system = 0.390625s CPU (164.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.011924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50768, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.010751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 50832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50832
PHY-1001 : End DR Iter 3; 0.010424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.259919s wall, 6.515625s user + 0.390625s system = 6.906250s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.496244s wall, 6.796875s user + 0.390625s system = 7.187500s CPU (110.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 250 MB, peak memory is 568 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 266
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 638, pip num: 4353
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 467 valid insts, and 11813 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.169451s wall, 5.140625s user + 0.062500s system = 5.203125s CPU (239.8%)

RUN-1004 : used memory is 287 MB, reserved memory is 248 MB, peak memory is 568 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(55)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: port connections cannot be mixed ordered and named in source/rtl/uart_top.v(83)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(148)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-8007 ERROR: syntax error near ')' in source/rtl/my_uart_rx.v(20)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: port connections cannot be mixed ordered and named in source/rtl/uart_top.v(83)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(148)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(62)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-8007 ERROR: port connections cannot be mixed ordered and named in source/rtl/uart_top.v(83)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/uart_top.v(148)
HDL-1007 : Verilog file 'source/rtl/uart_top.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(62)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(62)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: instantiate unknown module my_uart_rx_2 in source/rtl/uart_top.v(99)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-8007 ERROR: my_uart_rx_2 is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(62)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-5007 WARNING: overwrite current module module in source/rtl/my_uart_rx_2.v(184)
HDL-1007 : previous definition of design element 'my_uart_rx' is here in source/rtl/my_uart_rx.v(200)
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-8007 ERROR: net 'rx_data[7]' is constantly driven from multiple places in source/rtl/uart_top.v(69)
HDL-8007 ERROR: another driver from here in source/rtl/uart_top.v(82)
HDL-1007 : module 'uart_top' remains a black box, due to errors in its contents in source/rtl/uart_top.v(15)
HDL-8007 ERROR: uart_top is a black box in source/rtl/uart_top.v(15)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-8007 ERROR: net 'rx_int' is constantly driven from multiple places in source/rtl/uart_top.v(70)
HDL-8007 ERROR: another driver from here in source/rtl/uart_top.v(83)
HDL-1007 : module 'uart_top' remains a black box, due to errors in its contents in source/rtl/uart_top.v(15)
HDL-8007 ERROR: uart_top is a black box in source/rtl/uart_top.v(15)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
USR-6010 WARNING: ADC constraints: pin uart_rx_2 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1787/1679 useful/useless nets, 1602/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5692 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 656/0 useful/useless nets, 472/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 765/0 useful/useless nets, 581/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1021/0 useful/useless nets, 837/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 98 (3.52), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 857/0 useful/useless nets, 673/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 30 SEQ (748 nodes)...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 317/422 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |509   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 256 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2050, tnet num: 635, tinst num: 263, tnode num: 2742, tedge num: 3802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065229s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177907
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(101): len = 142093, overlap = 0
PHY-3002 : Step(102): len = 120981, overlap = 0
PHY-3002 : Step(103): len = 113566, overlap = 0
PHY-3002 : Step(104): len = 107326, overlap = 0
PHY-3002 : Step(105): len = 101556, overlap = 0
PHY-3002 : Step(106): len = 96443.9, overlap = 0
PHY-3002 : Step(107): len = 91931.7, overlap = 0
PHY-3002 : Step(108): len = 87243.1, overlap = 0
PHY-3002 : Step(109): len = 82942, overlap = 0
PHY-3002 : Step(110): len = 78276, overlap = 0
PHY-3002 : Step(111): len = 74156.9, overlap = 0
PHY-3002 : Step(112): len = 70169.1, overlap = 0
PHY-3002 : Step(113): len = 66425.7, overlap = 0
PHY-3002 : Step(114): len = 63004.4, overlap = 0
PHY-3002 : Step(115): len = 59590.4, overlap = 0
PHY-3002 : Step(116): len = 56603.2, overlap = 0
PHY-3002 : Step(117): len = 53260, overlap = 0
PHY-3002 : Step(118): len = 50628.5, overlap = 0
PHY-3002 : Step(119): len = 47667.1, overlap = 0
PHY-3002 : Step(120): len = 45010.9, overlap = 0
PHY-3002 : Step(121): len = 42406.4, overlap = 0
PHY-3002 : Step(122): len = 40109.6, overlap = 0
PHY-3002 : Step(123): len = 37561.4, overlap = 0
PHY-3002 : Step(124): len = 35544.7, overlap = 0
PHY-3002 : Step(125): len = 32970.1, overlap = 0
PHY-3002 : Step(126): len = 31166.1, overlap = 0
PHY-3002 : Step(127): len = 29238.8, overlap = 0
PHY-3002 : Step(128): len = 27490.1, overlap = 0
PHY-3002 : Step(129): len = 25511.9, overlap = 0
PHY-3002 : Step(130): len = 24193.5, overlap = 0
PHY-3002 : Step(131): len = 22464.1, overlap = 0
PHY-3002 : Step(132): len = 20598.2, overlap = 0
PHY-3002 : Step(133): len = 19091.4, overlap = 0
PHY-3002 : Step(134): len = 17884.1, overlap = 0
PHY-3002 : Step(135): len = 16027.7, overlap = 0
PHY-3002 : Step(136): len = 15092.4, overlap = 0
PHY-3002 : Step(137): len = 13081.2, overlap = 0
PHY-3002 : Step(138): len = 11833.9, overlap = 1
PHY-3002 : Step(139): len = 11305.8, overlap = 1.5
PHY-3002 : Step(140): len = 9918.5, overlap = 3.25
PHY-3002 : Step(141): len = 9859, overlap = 3
PHY-3002 : Step(142): len = 9022.3, overlap = 3.75
PHY-3002 : Step(143): len = 8676, overlap = 2.25
PHY-3002 : Step(144): len = 8412.8, overlap = 2.25
PHY-3002 : Step(145): len = 8146.4, overlap = 2
PHY-3002 : Step(146): len = 7863.8, overlap = 2
PHY-3002 : Step(147): len = 7445.1, overlap = 2.5
PHY-3002 : Step(148): len = 7375.6, overlap = 2.75
PHY-3002 : Step(149): len = 6953.7, overlap = 2.75
PHY-3002 : Step(150): len = 6734.8, overlap = 3
PHY-3002 : Step(151): len = 6381.9, overlap = 3
PHY-3002 : Step(152): len = 6372.3, overlap = 3
PHY-3002 : Step(153): len = 6270.2, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00543055
PHY-3002 : Step(154): len = 6084.2, overlap = 3
PHY-3002 : Step(155): len = 6004.8, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46865e-06
PHY-3002 : Step(156): len = 5919.4, overlap = 10.5
PHY-3002 : Step(157): len = 5919.4, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.9373e-06
PHY-3002 : Step(158): len = 5894.9, overlap = 10.5
PHY-3002 : Step(159): len = 5894.9, overlap = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73762e-06
PHY-3002 : Step(160): len = 5875.8, overlap = 19
PHY-3002 : Step(161): len = 5963.7, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.47524e-06
PHY-3002 : Step(162): len = 5931, overlap = 19
PHY-3002 : Step(163): len = 5971.1, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24581e-05
PHY-3002 : Step(164): len = 5935.4, overlap = 19
PHY-3002 : Step(165): len = 6204, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79936e-05
PHY-3002 : Step(166): len = 6097.8, overlap = 18
PHY-3002 : Step(167): len = 6448, overlap = 16.75
PHY-3002 : Step(168): len = 7344, overlap = 16.5
PHY-3002 : Step(169): len = 7854.4, overlap = 15.25
PHY-3002 : Step(170): len = 8292.7, overlap = 14
PHY-3002 : Step(171): len = 8430, overlap = 12.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.59871e-05
PHY-3002 : Step(172): len = 8787.1, overlap = 11.75
PHY-3002 : Step(173): len = 9489.3, overlap = 9
PHY-3002 : Step(174): len = 9627.1, overlap = 9.5
PHY-3002 : Step(175): len = 9588.5, overlap = 9.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.19743e-05
PHY-3002 : Step(176): len = 10095, overlap = 8
PHY-3002 : Step(177): len = 10485.9, overlap = 7.25
PHY-3002 : Step(178): len = 11143.9, overlap = 5.75
PHY-3002 : Step(179): len = 11359.9, overlap = 6.25
PHY-3002 : Step(180): len = 11613.8, overlap = 6.75
PHY-3002 : Step(181): len = 11695.5, overlap = 6.25
PHY-3002 : Step(182): len = 11522.5, overlap = 5.25
PHY-3002 : Step(183): len = 11247.8, overlap = 6.25
PHY-3002 : Step(184): len = 10987, overlap = 7.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000143949
PHY-3002 : Step(185): len = 11527.7, overlap = 8
PHY-3002 : Step(186): len = 11698.6, overlap = 8
PHY-3002 : Step(187): len = 11711.3, overlap = 7.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000287897
PHY-3002 : Step(188): len = 12128.1, overlap = 6.25
PHY-3002 : Step(189): len = 12201.5, overlap = 6.5
PHY-3002 : Step(190): len = 12241.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042205s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (222.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00260864
PHY-3002 : Step(191): len = 15913.4, overlap = 2.25
PHY-3002 : Step(192): len = 14970.3, overlap = 1.75
PHY-3002 : Step(193): len = 14294.7, overlap = 3.5
PHY-3002 : Step(194): len = 13806.5, overlap = 5.25
PHY-3002 : Step(195): len = 13519.9, overlap = 7.25
PHY-3002 : Step(196): len = 13386.1, overlap = 7
PHY-3002 : Step(197): len = 13239.3, overlap = 7.25
PHY-3002 : Step(198): len = 13101.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008830s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14371.8, Over = 0
PHY-3001 : Final: Len = 14371.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21400, over cnt = 33(0%), over = 47, worst = 3
PHY-1002 : len = 22000, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 22176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026226s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (238.3%)

RUN-1003 : finish command "place" in  2.031990s wall, 3.312500s user + 1.109375s system = 4.421875s CPU (217.6%)

RUN-1004 : used memory is 316 MB, reserved memory is 278 MB, peak memory is 568 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 111 to 83
PHY-1001 : Pin misalignment score is improved from 83 to 83
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21400, over cnt = 33(0%), over = 47, worst = 3
PHY-1002 : len = 22000, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 22176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027638s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.5%)

PHY-1001 : End global routing;  0.119977s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (104.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51344, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.283366s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (137.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51344
PHY-1001 : End DR Iter 1; 0.010595s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.687620s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (113.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.928003s wall, 2.031250s user + 0.171875s system = 2.203125s CPU (114.3%)

RUN-1004 : used memory is 318 MB, reserved memory is 281 MB, peak memory is 600 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4376
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 484 valid insts, and 11861 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.206586s wall, 5.328125s user + 0.109375s system = 5.437500s CPU (246.4%)

RUN-1004 : used memory is 313 MB, reserved memory is 274 MB, peak memory is 600 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1787/1679 useful/useless nets, 1602/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5692 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 656/0 useful/useless nets, 472/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 790/0 useful/useless nets, 606/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 760/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1016/0 useful/useless nets, 832/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.52), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 857/0 useful/useless nets, 673/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 30 SEQ (748 nodes)...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 317/422 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |509   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 256 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2049, tnet num: 635, tinst num: 263, tnode num: 2741, tedge num: 3800.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065367s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (167.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184421
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(199): len = 148517, overlap = 0
PHY-3002 : Step(200): len = 124282, overlap = 0
PHY-3002 : Step(201): len = 116685, overlap = 0
PHY-3002 : Step(202): len = 109961, overlap = 0
PHY-3002 : Step(203): len = 104028, overlap = 0
PHY-3002 : Step(204): len = 98482.4, overlap = 0
PHY-3002 : Step(205): len = 93484.8, overlap = 0
PHY-3002 : Step(206): len = 88348.2, overlap = 0
PHY-3002 : Step(207): len = 83689.5, overlap = 0
PHY-3002 : Step(208): len = 79075, overlap = 0
PHY-3002 : Step(209): len = 74915.1, overlap = 0
PHY-3002 : Step(210): len = 70953.4, overlap = 0
PHY-3002 : Step(211): len = 67246.7, overlap = 0
PHY-3002 : Step(212): len = 63748.2, overlap = 0
PHY-3002 : Step(213): len = 60405.9, overlap = 0
PHY-3002 : Step(214): len = 57324.2, overlap = 0
PHY-3002 : Step(215): len = 54342.1, overlap = 0
PHY-3002 : Step(216): len = 51582.6, overlap = 0
PHY-3002 : Step(217): len = 48714.6, overlap = 0
PHY-3002 : Step(218): len = 46074.7, overlap = 0
PHY-3002 : Step(219): len = 43522.5, overlap = 0
PHY-3002 : Step(220): len = 41203.1, overlap = 0
PHY-3002 : Step(221): len = 38572, overlap = 0
PHY-3002 : Step(222): len = 36605.3, overlap = 0
PHY-3002 : Step(223): len = 33681.2, overlap = 0
PHY-3002 : Step(224): len = 31755.4, overlap = 0
PHY-3002 : Step(225): len = 29730.7, overlap = 0
PHY-3002 : Step(226): len = 27866.2, overlap = 0
PHY-3002 : Step(227): len = 25631.2, overlap = 0
PHY-3002 : Step(228): len = 23970.5, overlap = 0
PHY-3002 : Step(229): len = 22031.6, overlap = 0
PHY-3002 : Step(230): len = 20024.9, overlap = 0
PHY-3002 : Step(231): len = 18219.4, overlap = 0
PHY-3002 : Step(232): len = 16888.5, overlap = 0
PHY-3002 : Step(233): len = 15226.3, overlap = 0
PHY-3002 : Step(234): len = 13970.4, overlap = 0
PHY-3002 : Step(235): len = 12812.5, overlap = 0
PHY-3002 : Step(236): len = 11860.7, overlap = 1
PHY-3002 : Step(237): len = 11077.4, overlap = 2.25
PHY-3002 : Step(238): len = 10472.2, overlap = 2.75
PHY-3002 : Step(239): len = 9577, overlap = 3.75
PHY-3002 : Step(240): len = 9240.5, overlap = 3.75
PHY-3002 : Step(241): len = 8974.8, overlap = 3.75
PHY-3002 : Step(242): len = 8622.7, overlap = 3
PHY-3002 : Step(243): len = 8550.7, overlap = 3
PHY-3002 : Step(244): len = 8351.5, overlap = 3.25
PHY-3002 : Step(245): len = 7661.8, overlap = 3.25
PHY-3002 : Step(246): len = 7460.7, overlap = 3.25
PHY-3002 : Step(247): len = 7171.8, overlap = 3.25
PHY-3002 : Step(248): len = 6872.1, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154239
PHY-3002 : Step(249): len = 6770.3, overlap = 3.25
PHY-3002 : Step(250): len = 6632.1, overlap = 3.25
PHY-3002 : Step(251): len = 6499.9, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004560s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.63184e-06
PHY-3002 : Step(252): len = 6334.1, overlap = 9.75
PHY-3002 : Step(253): len = 6343.9, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26367e-06
PHY-3002 : Step(254): len = 6254, overlap = 9.75
PHY-3002 : Step(255): len = 6254, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.45273e-05
PHY-3002 : Step(256): len = 6255.7, overlap = 9.75
PHY-3002 : Step(257): len = 6288.6, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9024e-06
PHY-3002 : Step(258): len = 6165, overlap = 19
PHY-3002 : Step(259): len = 6395.2, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38048e-05
PHY-3002 : Step(260): len = 6321.5, overlap = 19
PHY-3002 : Step(261): len = 6632.3, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30678e-05
PHY-3002 : Step(262): len = 6637.3, overlap = 17.75
PHY-3002 : Step(263): len = 7722.8, overlap = 15.5
PHY-3002 : Step(264): len = 7986.1, overlap = 13
PHY-3002 : Step(265): len = 8056, overlap = 13.5
PHY-3002 : Step(266): len = 8291.5, overlap = 13.75
PHY-3002 : Step(267): len = 8670, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.61355e-05
PHY-3002 : Step(268): len = 8958.8, overlap = 10.75
PHY-3002 : Step(269): len = 9286, overlap = 10.25
PHY-3002 : Step(270): len = 9821.7, overlap = 9.75
PHY-3002 : Step(271): len = 10017.2, overlap = 8.25
PHY-3002 : Step(272): len = 10369.6, overlap = 7.25
PHY-3002 : Step(273): len = 10640.4, overlap = 5.5
PHY-3002 : Step(274): len = 10640.2, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.2271e-05
PHY-3002 : Step(275): len = 11080.4, overlap = 5.5
PHY-3002 : Step(276): len = 11743.4, overlap = 5
PHY-3002 : Step(277): len = 11883.5, overlap = 5.75
PHY-3002 : Step(278): len = 12122.1, overlap = 4.75
PHY-3002 : Step(279): len = 12187.4, overlap = 5.75
PHY-3002 : Step(280): len = 11946.9, overlap = 6.25
PHY-3002 : Step(281): len = 11697.7, overlap = 6.5
PHY-3002 : Step(282): len = 11274.5, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000175284
PHY-3002 : Step(283): len = 11684.2, overlap = 6.75
PHY-3002 : Step(284): len = 11814.3, overlap = 6.75
PHY-3002 : Step(285): len = 11890.9, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000350569
PHY-3002 : Step(286): len = 12235.1, overlap = 6.5
PHY-3002 : Step(287): len = 12420.6, overlap = 6
PHY-3002 : Step(288): len = 12397.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038082s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (123.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00162065
PHY-3002 : Step(289): len = 15344, overlap = 3.25
PHY-3002 : Step(290): len = 15053.5, overlap = 2.75
PHY-3002 : Step(291): len = 14297.2, overlap = 4
PHY-3002 : Step(292): len = 13778.9, overlap = 5.75
PHY-3002 : Step(293): len = 13630.6, overlap = 6
PHY-3002 : Step(294): len = 13498, overlap = 6.75
PHY-3002 : Step(295): len = 13432.4, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0030686
PHY-3002 : Step(296): len = 13468.4, overlap = 6.5
PHY-3002 : Step(297): len = 13443.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00613719
PHY-3002 : Step(298): len = 13457.3, overlap = 6.75
PHY-3002 : Step(299): len = 13457.9, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007607s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.4%)

PHY-3001 : Legalized: Len = 14705.8, Over = 0
PHY-3001 : Final: Len = 14705.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21536, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 21824, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 21936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026042s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (240.0%)

RUN-1003 : finish command "place" in  2.009383s wall, 3.093750s user + 1.171875s system = 4.265625s CPU (212.3%)

RUN-1004 : used memory is 334 MB, reserved memory is 300 MB, peak memory is 600 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 103 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 83
PHY-1001 : Pin misalignment score is improved from 83 to 83
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21536, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 21824, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 21936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025637s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (182.8%)

PHY-1001 : End global routing;  0.114813s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (122.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020582s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53832, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.235982s wall, 0.312500s user + 0.109375s system = 0.421875s CPU (178.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53840, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.012944s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.013872s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 53952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53952
PHY-1001 : End DR Iter 3; 0.010403s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.642877s wall, 1.593750s user + 0.265625s system = 1.859375s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.912340s wall, 1.875000s user + 0.328125s system = 2.203125s CPU (115.2%)

RUN-1004 : used memory is 341 MB, reserved memory is 313 MB, peak memory is 616 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4409
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 522 valid insts, and 11935 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.432771s wall, 5.890625s user + 0.125000s system = 6.015625s CPU (247.3%)

RUN-1004 : used memory is 329 MB, reserved memory is 290 MB, peak memory is 616 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.124716s wall, 2.093750s user + 0.093750s system = 2.187500s CPU (103.0%)

RUN-1004 : used memory is 472 MB, reserved memory is 438 MB, peak memory is 616 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.593905s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 499 MB, reserved memory is 467 MB, peak memory is 616 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.262013s wall, 2.375000s user + 0.140625s system = 2.515625s CPU (27.2%)

RUN-1004 : used memory is 364 MB, reserved memory is 326 MB, peak memory is 616 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1787/1679 useful/useless nets, 1602/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5692 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 656/0 useful/useless nets, 472/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 790/0 useful/useless nets, 606/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 760/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1016/0 useful/useless nets, 832/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.52), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 857/0 useful/useless nets, 673/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 30 SEQ (748 nodes)...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 317/422 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |509   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 256 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2049, tnet num: 635, tinst num: 263, tnode num: 2741, tedge num: 3800.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077919s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (120.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184421
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(300): len = 148517, overlap = 0
PHY-3002 : Step(301): len = 124282, overlap = 0
PHY-3002 : Step(302): len = 116685, overlap = 0
PHY-3002 : Step(303): len = 109961, overlap = 0
PHY-3002 : Step(304): len = 104028, overlap = 0
PHY-3002 : Step(305): len = 98482.4, overlap = 0
PHY-3002 : Step(306): len = 93484.8, overlap = 0
PHY-3002 : Step(307): len = 88348.2, overlap = 0
PHY-3002 : Step(308): len = 83689.5, overlap = 0
PHY-3002 : Step(309): len = 79075, overlap = 0
PHY-3002 : Step(310): len = 74915.1, overlap = 0
PHY-3002 : Step(311): len = 70953.4, overlap = 0
PHY-3002 : Step(312): len = 67246.7, overlap = 0
PHY-3002 : Step(313): len = 63748.2, overlap = 0
PHY-3002 : Step(314): len = 60405.9, overlap = 0
PHY-3002 : Step(315): len = 57324.2, overlap = 0
PHY-3002 : Step(316): len = 54342.1, overlap = 0
PHY-3002 : Step(317): len = 51582.6, overlap = 0
PHY-3002 : Step(318): len = 48714.6, overlap = 0
PHY-3002 : Step(319): len = 46074.7, overlap = 0
PHY-3002 : Step(320): len = 43522.5, overlap = 0
PHY-3002 : Step(321): len = 41203.1, overlap = 0
PHY-3002 : Step(322): len = 38572, overlap = 0
PHY-3002 : Step(323): len = 36605.3, overlap = 0
PHY-3002 : Step(324): len = 33681.2, overlap = 0
PHY-3002 : Step(325): len = 31755.4, overlap = 0
PHY-3002 : Step(326): len = 29730.7, overlap = 0
PHY-3002 : Step(327): len = 27866.2, overlap = 0
PHY-3002 : Step(328): len = 25631.2, overlap = 0
PHY-3002 : Step(329): len = 23970.5, overlap = 0
PHY-3002 : Step(330): len = 22031.6, overlap = 0
PHY-3002 : Step(331): len = 20024.9, overlap = 0
PHY-3002 : Step(332): len = 18219.4, overlap = 0
PHY-3002 : Step(333): len = 16888.5, overlap = 0
PHY-3002 : Step(334): len = 15226.3, overlap = 0
PHY-3002 : Step(335): len = 13970.4, overlap = 0
PHY-3002 : Step(336): len = 12812.5, overlap = 0
PHY-3002 : Step(337): len = 11860.7, overlap = 1
PHY-3002 : Step(338): len = 11077.4, overlap = 2.25
PHY-3002 : Step(339): len = 10472.2, overlap = 2.75
PHY-3002 : Step(340): len = 9577, overlap = 3.75
PHY-3002 : Step(341): len = 9240.5, overlap = 3.75
PHY-3002 : Step(342): len = 8974.8, overlap = 3.75
PHY-3002 : Step(343): len = 8622.7, overlap = 3
PHY-3002 : Step(344): len = 8550.7, overlap = 3
PHY-3002 : Step(345): len = 8351.5, overlap = 3.25
PHY-3002 : Step(346): len = 7661.8, overlap = 3.25
PHY-3002 : Step(347): len = 7460.7, overlap = 3.25
PHY-3002 : Step(348): len = 7171.8, overlap = 3.25
PHY-3002 : Step(349): len = 6872.1, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154239
PHY-3002 : Step(350): len = 6770.3, overlap = 3.25
PHY-3002 : Step(351): len = 6632.1, overlap = 3.25
PHY-3002 : Step(352): len = 6499.9, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.63184e-06
PHY-3002 : Step(353): len = 6334.1, overlap = 9.75
PHY-3002 : Step(354): len = 6343.9, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26367e-06
PHY-3002 : Step(355): len = 6254, overlap = 9.75
PHY-3002 : Step(356): len = 6254, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.45273e-05
PHY-3002 : Step(357): len = 6255.7, overlap = 9.75
PHY-3002 : Step(358): len = 6288.6, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9024e-06
PHY-3002 : Step(359): len = 6165, overlap = 19
PHY-3002 : Step(360): len = 6395.2, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38048e-05
PHY-3002 : Step(361): len = 6321.5, overlap = 19
PHY-3002 : Step(362): len = 6632.3, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.30678e-05
PHY-3002 : Step(363): len = 6637.3, overlap = 17.75
PHY-3002 : Step(364): len = 7722.8, overlap = 15.5
PHY-3002 : Step(365): len = 7986.1, overlap = 13
PHY-3002 : Step(366): len = 8056, overlap = 13.5
PHY-3002 : Step(367): len = 8291.5, overlap = 13.75
PHY-3002 : Step(368): len = 8670, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.61355e-05
PHY-3002 : Step(369): len = 8958.8, overlap = 10.75
PHY-3002 : Step(370): len = 9286, overlap = 10.25
PHY-3002 : Step(371): len = 9821.7, overlap = 9.75
PHY-3002 : Step(372): len = 10017.2, overlap = 8.25
PHY-3002 : Step(373): len = 10369.6, overlap = 7.25
PHY-3002 : Step(374): len = 10640.4, overlap = 5.5
PHY-3002 : Step(375): len = 10640.2, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.2271e-05
PHY-3002 : Step(376): len = 11080.4, overlap = 5.5
PHY-3002 : Step(377): len = 11743.4, overlap = 5
PHY-3002 : Step(378): len = 11883.5, overlap = 5.75
PHY-3002 : Step(379): len = 12122.1, overlap = 4.75
PHY-3002 : Step(380): len = 12187.4, overlap = 5.75
PHY-3002 : Step(381): len = 11946.9, overlap = 6.25
PHY-3002 : Step(382): len = 11697.7, overlap = 6.5
PHY-3002 : Step(383): len = 11274.5, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000175284
PHY-3002 : Step(384): len = 11684.2, overlap = 6.75
PHY-3002 : Step(385): len = 11814.3, overlap = 6.75
PHY-3002 : Step(386): len = 11890.9, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000350569
PHY-3002 : Step(387): len = 12235.1, overlap = 6.5
PHY-3002 : Step(388): len = 12420.6, overlap = 6
PHY-3002 : Step(389): len = 12397.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043542s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (251.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00162065
PHY-3002 : Step(390): len = 15344, overlap = 3.25
PHY-3002 : Step(391): len = 15053.5, overlap = 2.75
PHY-3002 : Step(392): len = 14297.2, overlap = 4
PHY-3002 : Step(393): len = 13778.9, overlap = 5.75
PHY-3002 : Step(394): len = 13630.6, overlap = 6
PHY-3002 : Step(395): len = 13498, overlap = 6.75
PHY-3002 : Step(396): len = 13432.4, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0030686
PHY-3002 : Step(397): len = 13468.4, overlap = 6.5
PHY-3002 : Step(398): len = 13443.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00613719
PHY-3002 : Step(399): len = 13457.3, overlap = 6.75
PHY-3002 : Step(400): len = 13457.9, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.5%)

PHY-3001 : Legalized: Len = 14705.8, Over = 0
PHY-3001 : Final: Len = 14705.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21536, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 21824, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 21936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.6%)

RUN-1003 : finish command "place" in  2.191580s wall, 3.031250s user + 1.062500s system = 4.093750s CPU (186.8%)

RUN-1004 : used memory is 375 MB, reserved memory is 341 MB, peak memory is 616 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 103 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 83
PHY-1001 : Pin misalignment score is improved from 83 to 83
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21536, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 21824, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 21936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028519s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (164.4%)

PHY-1001 : End global routing;  0.137519s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (125.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53832, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.259568s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (138.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53840, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.013995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.014007s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 53952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53952
PHY-1001 : End DR Iter 3; 0.022952s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (204.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.821158s wall, 1.734375s user + 0.250000s system = 1.984375s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.114629s wall, 2.046875s user + 0.265625s system = 2.312500s CPU (109.4%)

RUN-1004 : used memory is 377 MB, reserved memory is 342 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4409
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 522 valid insts, and 11935 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.514762s wall, 5.968750s user + 0.156250s system = 6.125000s CPU (243.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 361 MB, peak memory is 654 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.083460s wall, 2.140625s user + 0.125000s system = 2.265625s CPU (108.7%)

RUN-1004 : used memory is 486 MB, reserved memory is 453 MB, peak memory is 654 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.583353s wall, 0.453125s user + 0.093750s system = 0.546875s CPU (8.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 484 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.217855s wall, 2.765625s user + 0.218750s system = 2.984375s CPU (32.4%)

RUN-1004 : used memory is 377 MB, reserved memory is 340 MB, peak memory is 654 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1787/1679 useful/useless nets, 1602/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5692 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 656/0 useful/useless nets, 472/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 789/0 useful/useless nets, 605/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 755/0 useful/useless nets, 571/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1011/0 useful/useless nets, 827/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 857/0 useful/useless nets, 673/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 30 SEQ (748 nodes)...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 317/422 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |509   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 256 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2048, tnet num: 635, tinst num: 263, tnode num: 2740, tedge num: 3798.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082871s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (169.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186301
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(401): len = 140046, overlap = 0
PHY-3002 : Step(402): len = 116685, overlap = 0
PHY-3002 : Step(403): len = 106558, overlap = 0
PHY-3002 : Step(404): len = 99824.3, overlap = 0
PHY-3002 : Step(405): len = 94859.2, overlap = 0
PHY-3002 : Step(406): len = 90573.1, overlap = 0
PHY-3002 : Step(407): len = 86528.8, overlap = 0
PHY-3002 : Step(408): len = 82618.1, overlap = 0
PHY-3002 : Step(409): len = 78711, overlap = 0
PHY-3002 : Step(410): len = 74725.1, overlap = 0
PHY-3002 : Step(411): len = 71224, overlap = 0
PHY-3002 : Step(412): len = 67519.1, overlap = 0
PHY-3002 : Step(413): len = 64125.8, overlap = 0
PHY-3002 : Step(414): len = 60451.2, overlap = 0
PHY-3002 : Step(415): len = 57159.6, overlap = 0
PHY-3002 : Step(416): len = 53612.2, overlap = 0
PHY-3002 : Step(417): len = 50304.9, overlap = 0
PHY-3002 : Step(418): len = 47098.7, overlap = 0
PHY-3002 : Step(419): len = 44011.2, overlap = 0
PHY-3002 : Step(420): len = 40722.1, overlap = 0
PHY-3002 : Step(421): len = 38046.3, overlap = 0
PHY-3002 : Step(422): len = 35102.2, overlap = 0
PHY-3002 : Step(423): len = 32718, overlap = 0
PHY-3002 : Step(424): len = 30428.7, overlap = 0
PHY-3002 : Step(425): len = 28547.1, overlap = 0
PHY-3002 : Step(426): len = 25799.1, overlap = 0
PHY-3002 : Step(427): len = 23810.6, overlap = 0
PHY-3002 : Step(428): len = 21625.3, overlap = 0
PHY-3002 : Step(429): len = 20439.2, overlap = 0
PHY-3002 : Step(430): len = 18410.2, overlap = 0
PHY-3002 : Step(431): len = 16604.9, overlap = 0.5
PHY-3002 : Step(432): len = 15442.8, overlap = 1
PHY-3002 : Step(433): len = 14021, overlap = 2.5
PHY-3002 : Step(434): len = 12683.6, overlap = 3.5
PHY-3002 : Step(435): len = 11899.5, overlap = 4.25
PHY-3002 : Step(436): len = 10867.6, overlap = 4.25
PHY-3002 : Step(437): len = 9980.9, overlap = 3.75
PHY-3002 : Step(438): len = 9214.6, overlap = 2.5
PHY-3002 : Step(439): len = 8804.6, overlap = 2.5
PHY-3002 : Step(440): len = 8453, overlap = 2.5
PHY-3002 : Step(441): len = 8164.5, overlap = 2.25
PHY-3002 : Step(442): len = 7336.7, overlap = 2.75
PHY-3002 : Step(443): len = 6964.5, overlap = 3
PHY-3002 : Step(444): len = 6677.9, overlap = 2.75
PHY-3002 : Step(445): len = 6265.4, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952706
PHY-3002 : Step(446): len = 6050, overlap = 4
PHY-3002 : Step(447): len = 5991.8, overlap = 4.25
PHY-3002 : Step(448): len = 6005.3, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190541
PHY-3002 : Step(449): len = 5884.8, overlap = 4.25
PHY-3002 : Step(450): len = 5893.6, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005117s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (305.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60717e-06
PHY-3002 : Step(451): len = 5841.8, overlap = 15.5
PHY-3002 : Step(452): len = 5841.8, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.21433e-06
PHY-3002 : Step(453): len = 5785.8, overlap = 16
PHY-3002 : Step(454): len = 5798.4, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.42866e-06
PHY-3002 : Step(455): len = 5732.9, overlap = 16
PHY-3002 : Step(456): len = 5732.9, overlap = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18837e-06
PHY-3002 : Step(457): len = 5736.4, overlap = 24
PHY-3002 : Step(458): len = 5813.7, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.37674e-06
PHY-3002 : Step(459): len = 5710.8, overlap = 24
PHY-3002 : Step(460): len = 5768.1, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06257e-05
PHY-3002 : Step(461): len = 5743.2, overlap = 23.5
PHY-3002 : Step(462): len = 6097.6, overlap = 23.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.63105e-05
PHY-3002 : Step(463): len = 5960.5, overlap = 23
PHY-3002 : Step(464): len = 7209.5, overlap = 20.75
PHY-3002 : Step(465): len = 7430.9, overlap = 19.25
PHY-3002 : Step(466): len = 7755.2, overlap = 18.5
PHY-3002 : Step(467): len = 8525.1, overlap = 11.75
PHY-3002 : Step(468): len = 8569.4, overlap = 11.75
PHY-3002 : Step(469): len = 8557.1, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.2621e-05
PHY-3002 : Step(470): len = 8851.6, overlap = 9.5
PHY-3002 : Step(471): len = 9736.9, overlap = 7.75
PHY-3002 : Step(472): len = 10258.8, overlap = 7.25
PHY-3002 : Step(473): len = 10073.6, overlap = 7
PHY-3002 : Step(474): len = 10023.9, overlap = 7.5
PHY-3002 : Step(475): len = 10066.6, overlap = 7.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.5242e-05
PHY-3002 : Step(476): len = 10488.4, overlap = 7.25
PHY-3002 : Step(477): len = 11127, overlap = 7.75
PHY-3002 : Step(478): len = 11558, overlap = 7.25
PHY-3002 : Step(479): len = 11542.7, overlap = 6.75
PHY-3002 : Step(480): len = 11303, overlap = 6.25
PHY-3002 : Step(481): len = 10961.6, overlap = 6.75
PHY-3002 : Step(482): len = 10852, overlap = 7
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000130484
PHY-3002 : Step(483): len = 11274, overlap = 7
PHY-3002 : Step(484): len = 11334.5, overlap = 6.5
PHY-3002 : Step(485): len = 11550.8, overlap = 5.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000260968
PHY-3002 : Step(486): len = 11753.5, overlap = 5
PHY-3002 : Step(487): len = 11864.6, overlap = 5
PHY-3002 : Step(488): len = 11916.4, overlap = 4.5
PHY-3002 : Step(489): len = 12039.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050520s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (154.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00137948
PHY-3002 : Step(490): len = 15790.2, overlap = 1.5
PHY-3002 : Step(491): len = 14560, overlap = 3.75
PHY-3002 : Step(492): len = 14078.1, overlap = 3.25
PHY-3002 : Step(493): len = 13705.4, overlap = 3.5
PHY-3002 : Step(494): len = 13484.8, overlap = 4
PHY-3002 : Step(495): len = 13254.7, overlap = 5.5
PHY-3002 : Step(496): len = 13120.2, overlap = 7
PHY-3002 : Step(497): len = 13137.8, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00275897
PHY-3002 : Step(498): len = 13214, overlap = 7.25
PHY-3002 : Step(499): len = 13256.5, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00551794
PHY-3002 : Step(500): len = 13266.4, overlap = 6.25
PHY-3002 : Step(501): len = 13264.5, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14595.8, Over = 0
PHY-3001 : Final: Len = 14595.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21064, over cnt = 37(0%), over = 42, worst = 2
PHY-1002 : len = 21472, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 21592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029868s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (104.6%)

RUN-1003 : finish command "place" in  2.293918s wall, 3.375000s user + 1.187500s system = 4.562500s CPU (198.9%)

RUN-1004 : used memory is 389 MB, reserved memory is 359 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 117 to 94
PHY-1001 : Pin misalignment score is improved from 94 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 93
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 128 mslices, 128 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21064, over cnt = 37(0%), over = 42, worst = 2
PHY-1002 : len = 21472, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 21592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032965s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (142.2%)

PHY-1001 : End global routing;  0.148817s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (115.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028357s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (165.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 48672, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.310294s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (146.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48688
PHY-1001 : End DR Iter 1; 0.011641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.864067s wall, 1.765625s user + 0.343750s system = 2.109375s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.158770s wall, 2.109375s user + 0.359375s system = 2.468750s CPU (114.4%)

RUN-1004 : used memory is 401 MB, reserved memory is 372 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     5
  #input                4
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   509
  #lut only           186   out of    509   36.54%
  #reg only           220   out of    509   43.22%
  #lut&reg            103   out of    509   20.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4325
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 11777 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.152197s wall, 5.125000s user + 0.140625s system = 5.265625s CPU (244.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 391 MB, peak memory is 667 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.193711s wall, 2.187500s user + 0.109375s system = 2.296875s CPU (104.7%)

RUN-1004 : used memory is 504 MB, reserved memory is 473 MB, peak memory is 667 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.590119s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 533 MB, reserved memory is 504 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.334847s wall, 2.484375s user + 0.281250s system = 2.765625s CPU (29.6%)

RUN-1004 : used memory is 400 MB, reserved memory is 366 MB, peak memory is 667 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(158)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(159)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(159)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(159)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(159)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(160)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(160)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(160)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(160)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(160)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(160)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_data_0' is not allowed in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_data_0' is not allowed in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-8007 ERROR: ansi port 'rx_data' cannot be redeclared in source/rtl/my_uart_rx.v(10)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(198)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-8007 ERROR: cannot find port 'rx_data_3' on this module in source/rtl/uart_top.v(83)
HDL-1007 : 'my_uart_rx' is declared here in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: port 'rx_data3' remains unconnected for this instance in source/rtl/uart_top.v(84)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: rgb_tx is a black box
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(151)
HDL-5007 WARNING: net 'bps_start2' does not have a driver in source/rtl/uart_top.v(39)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-5007 WARNING: instantiate unknown module rgb_tx in source/rtl/uart_top.v(161)
HDL-8007 ERROR: rgb_tx is a black box
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: procedural assignment to a non-register 'led_r' is not permitted in source/rtl/rgb_tx.v(17)
HDL-8007 ERROR: procedural assignment to a non-register 'led_g' is not permitted in source/rtl/rgb_tx.v(18)
HDL-8007 ERROR: procedural assignment to a non-register 'led_b' is not permitted in source/rtl/rgb_tx.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(25)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: rgb_tx is an empty box in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "led_b" in source/rtl/rgb_tx.v(9)
SYN-5014 WARNING: the net's pin: pin "led_b" in source/rtl/rgb_tx.v(9)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "led_g" in source/rtl/rgb_tx.v(8)
SYN-5014 WARNING: the net's pin: pin "led_g" in source/rtl/rgb_tx.v(8)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "led_r" in source/rtl/rgb_tx.v(7)
SYN-5014 WARNING: the net's pin: pin "led_r" in source/rtl/rgb_tx.v(7)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1787/1679 useful/useless nets, 1602/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5692 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073523s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (148.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(502): len = 143562, overlap = 0
PHY-3002 : Step(503): len = 128716, overlap = 0
PHY-3002 : Step(504): len = 119457, overlap = 0
PHY-3002 : Step(505): len = 113704, overlap = 0
PHY-3002 : Step(506): len = 108309, overlap = 0
PHY-3002 : Step(507): len = 103063, overlap = 0
PHY-3002 : Step(508): len = 98844.5, overlap = 0
PHY-3002 : Step(509): len = 94290.7, overlap = 0
PHY-3002 : Step(510): len = 90578.3, overlap = 0
PHY-3002 : Step(511): len = 86320.5, overlap = 0
PHY-3002 : Step(512): len = 82706.7, overlap = 0
PHY-3002 : Step(513): len = 78608.4, overlap = 0
PHY-3002 : Step(514): len = 74796.3, overlap = 0
PHY-3002 : Step(515): len = 70949.8, overlap = 0
PHY-3002 : Step(516): len = 67297.1, overlap = 0
PHY-3002 : Step(517): len = 63864.8, overlap = 0
PHY-3002 : Step(518): len = 60519.5, overlap = 0
PHY-3002 : Step(519): len = 57080.7, overlap = 0
PHY-3002 : Step(520): len = 53913.6, overlap = 0
PHY-3002 : Step(521): len = 50610.4, overlap = 0
PHY-3002 : Step(522): len = 47980.1, overlap = 0
PHY-3002 : Step(523): len = 45408.8, overlap = 0
PHY-3002 : Step(524): len = 42953.1, overlap = 0
PHY-3002 : Step(525): len = 41026.4, overlap = 0
PHY-3002 : Step(526): len = 38529.5, overlap = 0
PHY-3002 : Step(527): len = 36587, overlap = 0
PHY-3002 : Step(528): len = 34746.3, overlap = 0
PHY-3002 : Step(529): len = 32453.6, overlap = 0.25
PHY-3002 : Step(530): len = 30754.8, overlap = 0.5
PHY-3002 : Step(531): len = 28731.8, overlap = 0.75
PHY-3002 : Step(532): len = 26906.5, overlap = 1.25
PHY-3002 : Step(533): len = 24868.1, overlap = 2
PHY-3002 : Step(534): len = 23534.7, overlap = 2.5
PHY-3002 : Step(535): len = 21792, overlap = 3.25
PHY-3002 : Step(536): len = 19759.1, overlap = 3.75
PHY-3002 : Step(537): len = 18495.7, overlap = 5.25
PHY-3002 : Step(538): len = 16768.4, overlap = 6
PHY-3002 : Step(539): len = 15209.7, overlap = 6.5
PHY-3002 : Step(540): len = 14319, overlap = 6.5
PHY-3002 : Step(541): len = 13579.1, overlap = 6.25
PHY-3002 : Step(542): len = 12348.3, overlap = 6
PHY-3002 : Step(543): len = 11763.7, overlap = 5.25
PHY-3002 : Step(544): len = 11487, overlap = 5.5
PHY-3002 : Step(545): len = 10159.9, overlap = 3.25
PHY-3002 : Step(546): len = 9579.6, overlap = 2.75
PHY-3002 : Step(547): len = 9294, overlap = 2.5
PHY-3002 : Step(548): len = 8498, overlap = 2.25
PHY-3002 : Step(549): len = 7948.3, overlap = 2.75
PHY-3002 : Step(550): len = 7588.6, overlap = 2.25
PHY-3002 : Step(551): len = 7322.2, overlap = 2.5
PHY-3002 : Step(552): len = 6926.3, overlap = 3.5
PHY-3002 : Step(553): len = 6795.2, overlap = 4
PHY-3002 : Step(554): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(555): len = 6568.3, overlap = 3.75
PHY-3002 : Step(556): len = 6453.9, overlap = 3.5
PHY-3002 : Step(557): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(558): len = 6282.8, overlap = 3.5
PHY-3002 : Step(559): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (324.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(560): len = 6219.1, overlap = 12.25
PHY-3002 : Step(561): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(562): len = 6162.9, overlap = 12.25
PHY-3002 : Step(563): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(564): len = 6141, overlap = 20.25
PHY-3002 : Step(565): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(566): len = 6125.3, overlap = 20
PHY-3002 : Step(567): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(568): len = 6351.3, overlap = 20.25
PHY-3002 : Step(569): len = 6822.9, overlap = 20.25
PHY-3002 : Step(570): len = 7699.4, overlap = 17.5
PHY-3002 : Step(571): len = 7583.9, overlap = 17.5
PHY-3002 : Step(572): len = 7666.1, overlap = 17.5
PHY-3002 : Step(573): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027802s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (224.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(574): len = 17068.9, overlap = 4.5
PHY-3002 : Step(575): len = 16956.8, overlap = 4.25
PHY-3002 : Step(576): len = 16449, overlap = 5.5
PHY-3002 : Step(577): len = 15724, overlap = 7.5
PHY-3002 : Step(578): len = 15521.6, overlap = 8.25
PHY-3002 : Step(579): len = 15461.7, overlap = 7
PHY-3002 : Step(580): len = 15271.3, overlap = 7
PHY-3002 : Step(581): len = 15213.3, overlap = 7.25
PHY-3002 : Step(582): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(583): len = 15363.1, overlap = 7.75
PHY-3002 : Step(584): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(585): len = 15464.1, overlap = 7.5
PHY-3002 : Step(586): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.3%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.2%)

RUN-1003 : finish command "place" in  1.843862s wall, 2.531250s user + 1.000000s system = 3.531250s CPU (191.5%)

RUN-1004 : used memory is 248 MB, reserved memory is 357 MB, peak memory is 667 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023740s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (197.5%)

PHY-1001 : End global routing;  0.118810s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (118.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031438s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.329124s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (142.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.020688s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011827s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (264.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.011329s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (275.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.348794s wall, 1.796875s user + 0.546875s system = 2.343750s CPU (99.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.599010s wall, 2.078125s user + 0.578125s system = 2.656250s CPU (102.2%)

RUN-1004 : used memory is 338 MB, reserved memory is 357 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12079 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.050645s wall, 5.140625s user + 0.062500s system = 5.203125s CPU (253.7%)

RUN-1004 : used memory is 360 MB, reserved memory is 381 MB, peak memory is 667 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "led_b" in source/rtl/rgb_tx.v(9)
SYN-5014 WARNING: the net's pin: pin "led_b" in source/rtl/rgb_tx.v(9)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "led_g" in source/rtl/rgb_tx.v(8)
SYN-5014 WARNING: the net's pin: pin "led_g" in source/rtl/rgb_tx.v(8)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3429/37 useful/useless nets, 3079/35 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 377 onehot mux instances.
SYN-1020 : Optimized 1644 distributor mux.
SYN-1016 : Merged 2314 instances.
SYN-1015 : Optimize round 1, 4990 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1217/609 useful/useless nets, 867/1668 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1702 better
SYN-1014 : Optimize round 3
SYN-1032 : 1206/0 useful/useless nets, 856/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 1205/0 useful/useless nets, 855/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          694
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 11
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                622
  #LATCH                0
#MACRO_ADD             30
#MACRO_EQ              31
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |72     |622    |62     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1223/0 useful/useless nets, 874/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1454/0 useful/useless nets, 1105/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 259 better
SYN-2501 : Optimize round 2
SYN-1032 : 1395/0 useful/useless nets, 1046/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1032 : 1874/0 useful/useless nets, 1525/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 161 (3.50), #lev = 3 (1.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 397 instances into 164 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1612/0 useful/useless nets, 1263/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 620 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 161 LUT to BLE ...
SYN-4008 : Packed 161 LUT and 92 SEQ to BLE.
SYN-4003 : Packing 527 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (527 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1549 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 627/830 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  620   out of  19600    3.16%
#le                  1007
  #lut only           387   out of   1007   38.43%
  #reg only           466   out of   1007   46.28%
  #lut&reg            154   out of   1007   15.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1007  |541   |620   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (332 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 518 instances
RUN-1001 : 252 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1243 nets
RUN-1001 : 799 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 516 instances, 505 slices, 30 macros(190 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3914, tnet num: 1241, tinst num: 516, tnode num: 5227, tedge num: 7220.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 664 clock pins, and constraint 1313 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.137758s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (113.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 346471
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.969082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(587): len = 273073, overlap = 0
PHY-3002 : Step(588): len = 227692, overlap = 0
PHY-3002 : Step(589): len = 212073, overlap = 0
PHY-3002 : Step(590): len = 201828, overlap = 0
PHY-3002 : Step(591): len = 192283, overlap = 0
PHY-3002 : Step(592): len = 183749, overlap = 0
PHY-3002 : Step(593): len = 175609, overlap = 0
PHY-3002 : Step(594): len = 168141, overlap = 0
PHY-3002 : Step(595): len = 161629, overlap = 0
PHY-3002 : Step(596): len = 155118, overlap = 0
PHY-3002 : Step(597): len = 148957, overlap = 0
PHY-3002 : Step(598): len = 142721, overlap = 0
PHY-3002 : Step(599): len = 136905, overlap = 0
PHY-3002 : Step(600): len = 131285, overlap = 0
PHY-3002 : Step(601): len = 125394, overlap = 0
PHY-3002 : Step(602): len = 120356, overlap = 0
PHY-3002 : Step(603): len = 115019, overlap = 0
PHY-3002 : Step(604): len = 110109, overlap = 0
PHY-3002 : Step(605): len = 104864, overlap = 0
PHY-3002 : Step(606): len = 100371, overlap = 0
PHY-3002 : Step(607): len = 95414, overlap = 0
PHY-3002 : Step(608): len = 91592.4, overlap = 0.25
PHY-3002 : Step(609): len = 87425.5, overlap = 0
PHY-3002 : Step(610): len = 83533.1, overlap = 0
PHY-3002 : Step(611): len = 80045.7, overlap = 0
PHY-3002 : Step(612): len = 76534.4, overlap = 0.25
PHY-3002 : Step(613): len = 72966.1, overlap = 0
PHY-3002 : Step(614): len = 69612.2, overlap = 0.75
PHY-3002 : Step(615): len = 66192.4, overlap = 0
PHY-3002 : Step(616): len = 62967.5, overlap = 1.25
PHY-3002 : Step(617): len = 59830, overlap = 0
PHY-3002 : Step(618): len = 56454.6, overlap = 1.5
PHY-3002 : Step(619): len = 53257.1, overlap = 0
PHY-3002 : Step(620): len = 50495.3, overlap = 2.25
PHY-3002 : Step(621): len = 47648.2, overlap = 0
PHY-3002 : Step(622): len = 44341.4, overlap = 4.25
PHY-3002 : Step(623): len = 41408.3, overlap = 4.25
PHY-3002 : Step(624): len = 39233.9, overlap = 5.75
PHY-3002 : Step(625): len = 36025.5, overlap = 6.25
PHY-3002 : Step(626): len = 33887.7, overlap = 7
PHY-3002 : Step(627): len = 31892.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108989
PHY-3002 : Step(628): len = 31413, overlap = 6.5
PHY-3002 : Step(629): len = 31715.1, overlap = 1.5
PHY-3002 : Step(630): len = 31365.3, overlap = 0.75
PHY-3002 : Step(631): len = 30550.8, overlap = 0.75
PHY-3002 : Step(632): len = 28966.4, overlap = 0.5
PHY-3002 : Step(633): len = 27056.9, overlap = 0
PHY-3002 : Step(634): len = 25543.3, overlap = 0.75
PHY-3002 : Step(635): len = 24231.7, overlap = 1.25
PHY-3002 : Step(636): len = 22927.7, overlap = 2.25
PHY-3002 : Step(637): len = 21572.9, overlap = 2.5
PHY-3002 : Step(638): len = 20083, overlap = 2.75
PHY-3002 : Step(639): len = 19160, overlap = 2.25
PHY-3002 : Step(640): len = 18448.6, overlap = 2.5
PHY-3002 : Step(641): len = 17584.2, overlap = 3.25
PHY-3002 : Step(642): len = 17191.1, overlap = 4
PHY-3002 : Step(643): len = 17010.6, overlap = 4.25
PHY-3002 : Step(644): len = 16697.5, overlap = 5.75
PHY-3002 : Step(645): len = 16444.8, overlap = 5.75
PHY-3002 : Step(646): len = 16147, overlap = 6.25
PHY-3002 : Step(647): len = 15932.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217979
PHY-3002 : Step(648): len = 15792.4, overlap = 6
PHY-3002 : Step(649): len = 15711.6, overlap = 6.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000435957
PHY-3002 : Step(650): len = 15526, overlap = 6
PHY-3002 : Step(651): len = 15724.6, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004827s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (647.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84429e-06
PHY-3002 : Step(652): len = 15539.8, overlap = 16
PHY-3002 : Step(653): len = 15427.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.68859e-06
PHY-3002 : Step(654): len = 15287.7, overlap = 16.25
PHY-3002 : Step(655): len = 15283.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13772e-05
PHY-3002 : Step(656): len = 15229.8, overlap = 16.25
PHY-3002 : Step(657): len = 15225, overlap = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.89982e-06
PHY-3002 : Step(658): len = 15251.6, overlap = 36.25
PHY-3002 : Step(659): len = 15350.2, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57996e-05
PHY-3002 : Step(660): len = 15354.8, overlap = 35.75
PHY-3002 : Step(661): len = 16512.8, overlap = 31.25
PHY-3002 : Step(662): len = 17936.2, overlap = 29.5
PHY-3002 : Step(663): len = 18173.7, overlap = 30.5
PHY-3002 : Step(664): len = 18587.9, overlap = 26
PHY-3002 : Step(665): len = 19029.9, overlap = 24
PHY-3002 : Step(666): len = 19086, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.15993e-05
PHY-3002 : Step(667): len = 19203.3, overlap = 23
PHY-3002 : Step(668): len = 20156.9, overlap = 20
PHY-3002 : Step(669): len = 20582.8, overlap = 18.75
PHY-3002 : Step(670): len = 20832.9, overlap = 19
PHY-3002 : Step(671): len = 21132.7, overlap = 19.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.31986e-05
PHY-3002 : Step(672): len = 21727.6, overlap = 19.25
PHY-3002 : Step(673): len = 22891.6, overlap = 18
PHY-3002 : Step(674): len = 23593.6, overlap = 17.25
PHY-3002 : Step(675): len = 24497.7, overlap = 17.5
PHY-3002 : Step(676): len = 24977.6, overlap = 18.25
PHY-3002 : Step(677): len = 25140.8, overlap = 17.5
PHY-3002 : Step(678): len = 25095.9, overlap = 17.25
PHY-3002 : Step(679): len = 25041.5, overlap = 17.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000126397
PHY-3002 : Step(680): len = 25518.6, overlap = 17.25
PHY-3002 : Step(681): len = 25841.1, overlap = 17
PHY-3002 : Step(682): len = 26101.6, overlap = 16.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000252794
PHY-3002 : Step(683): len = 26702.1, overlap = 14.75
PHY-3002 : Step(684): len = 27232.6, overlap = 14
PHY-3002 : Step(685): len = 27743.4, overlap = 14
PHY-3002 : Step(686): len = 27744.4, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063120s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (173.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00111033
PHY-3002 : Step(687): len = 33085.3, overlap = 4
PHY-3002 : Step(688): len = 32398.9, overlap = 6
PHY-3002 : Step(689): len = 31031.6, overlap = 9.25
PHY-3002 : Step(690): len = 30395.1, overlap = 11
PHY-3002 : Step(691): len = 30064.5, overlap = 12.75
PHY-3002 : Step(692): len = 29695.7, overlap = 12.75
PHY-3002 : Step(693): len = 29469.8, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00222066
PHY-3002 : Step(694): len = 29576.2, overlap = 13
PHY-3002 : Step(695): len = 29579.4, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00444133
PHY-3002 : Step(696): len = 29617.7, overlap = 13.25
PHY-3002 : Step(697): len = 29619, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008422s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31854.2, Over = 0
PHY-3001 : Final: Len = 31854.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 48824, over cnt = 49(0%), over = 73, worst = 4
PHY-1002 : len = 49592, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 49776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029155s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (321.6%)

RUN-1003 : finish command "place" in  2.582776s wall, 4.078125s user + 0.984375s system = 5.062500s CPU (196.0%)

RUN-1004 : used memory is 379 MB, reserved memory is 398 MB, peak memory is 667 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 193 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 151
PHY-1001 : Pin misalignment score is improved from 151 to 152
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 518 instances
RUN-1001 : 252 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1243 nets
RUN-1001 : 799 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 48824, over cnt = 49(0%), over = 73, worst = 4
PHY-1002 : len = 49592, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 49776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030943s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

PHY-1001 : End global routing;  0.138746s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (135.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.030041s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 101064, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.525046s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (154.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 101072, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.016373s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 101104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 101104
PHY-1001 : End DR Iter 2; 0.015510s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.128139s wall, 2.187500s user + 0.281250s system = 2.468750s CPU (116.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.455639s wall, 2.562500s user + 0.421875s system = 2.984375s CPU (121.5%)

RUN-1004 : used memory is 396 MB, reserved memory is 413 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  620   out of  19600    3.16%
#le                  1007
  #lut only           387   out of   1007   38.43%
  #reg only           466   out of   1007   46.28%
  #lut&reg            154   out of   1007   15.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 518
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1243, pip num: 8443
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 748 valid insts, and 22711 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.705322s wall, 8.109375s user + 0.281250s system = 8.390625s CPU (310.2%)

RUN-1004 : used memory is 402 MB, reserved memory is 416 MB, peak memory is 667 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.996735s wall, 1.968750s user + 0.140625s system = 2.109375s CPU (105.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 523 MB, peak memory is 667 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.500391s wall, 0.296875s user + 0.359375s system = 0.656250s CPU (10.1%)

RUN-1004 : used memory is 542 MB, reserved memory is 554 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.060751s wall, 2.406250s user + 0.546875s system = 2.953125s CPU (32.6%)

RUN-1004 : used memory is 429 MB, reserved memory is 436 MB, peak memory is 667 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: procedural assignment to a non-register 'led_r' is not permitted in source/rtl/rgb_tx.v(19)
HDL-8007 ERROR: procedural assignment to a non-register 'led_r' is not permitted in source/rtl/rgb_tx.v(20)
HDL-8007 ERROR: procedural assignment to a non-register 'led_r' is not permitted in source/rtl/rgb_tx.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(28)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: procedural assignment to a non-register 'led_r' is not permitted in source/rtl/rgb_tx.v(19)
HDL-8007 ERROR: procedural assignment to a non-register 'led_g' is not permitted in source/rtl/rgb_tx.v(20)
HDL-8007 ERROR: procedural assignment to a non-register 'led_b' is not permitted in source/rtl/rgb_tx.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(28)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: 'led_reg' is not declared in source/rtl/rgb_tx.v(19)
HDL-8007 ERROR: 'led_reg' is not declared in source/rtl/rgb_tx.v(23)
HDL-8007 ERROR: 'led_reg' is not declared in source/rtl/rgb_tx.v(24)
HDL-8007 ERROR: 'led_reg' is not declared in source/rtl/rgb_tx.v(25)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(28)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3471/2 useful/useless nets, 3121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1665 distributor mux.
SYN-1016 : Merged 2346 instances.
SYN-1015 : Optimize round 1, 4990 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1227/619 useful/useless nets, 877/1686 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1731 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/559 useful/useless nets, 461/395 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 955 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068786s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(698): len = 143562, overlap = 0
PHY-3002 : Step(699): len = 128716, overlap = 0
PHY-3002 : Step(700): len = 119457, overlap = 0
PHY-3002 : Step(701): len = 113704, overlap = 0
PHY-3002 : Step(702): len = 108309, overlap = 0
PHY-3002 : Step(703): len = 103063, overlap = 0
PHY-3002 : Step(704): len = 98844.5, overlap = 0
PHY-3002 : Step(705): len = 94290.7, overlap = 0
PHY-3002 : Step(706): len = 90578.3, overlap = 0
PHY-3002 : Step(707): len = 86320.5, overlap = 0
PHY-3002 : Step(708): len = 82706.7, overlap = 0
PHY-3002 : Step(709): len = 78608.4, overlap = 0
PHY-3002 : Step(710): len = 74796.3, overlap = 0
PHY-3002 : Step(711): len = 70949.8, overlap = 0
PHY-3002 : Step(712): len = 67297.1, overlap = 0
PHY-3002 : Step(713): len = 63864.8, overlap = 0
PHY-3002 : Step(714): len = 60519.5, overlap = 0
PHY-3002 : Step(715): len = 57080.7, overlap = 0
PHY-3002 : Step(716): len = 53913.6, overlap = 0
PHY-3002 : Step(717): len = 50610.4, overlap = 0
PHY-3002 : Step(718): len = 47980.1, overlap = 0
PHY-3002 : Step(719): len = 45408.8, overlap = 0
PHY-3002 : Step(720): len = 42953.1, overlap = 0
PHY-3002 : Step(721): len = 41026.4, overlap = 0
PHY-3002 : Step(722): len = 38529.5, overlap = 0
PHY-3002 : Step(723): len = 36587, overlap = 0
PHY-3002 : Step(724): len = 34746.3, overlap = 0
PHY-3002 : Step(725): len = 32453.6, overlap = 0.25
PHY-3002 : Step(726): len = 30754.8, overlap = 0.5
PHY-3002 : Step(727): len = 28731.8, overlap = 0.75
PHY-3002 : Step(728): len = 26906.5, overlap = 1.25
PHY-3002 : Step(729): len = 24868.1, overlap = 2
PHY-3002 : Step(730): len = 23534.7, overlap = 2.5
PHY-3002 : Step(731): len = 21792, overlap = 3.25
PHY-3002 : Step(732): len = 19759.1, overlap = 3.75
PHY-3002 : Step(733): len = 18495.7, overlap = 5.25
PHY-3002 : Step(734): len = 16768.4, overlap = 6
PHY-3002 : Step(735): len = 15209.7, overlap = 6.5
PHY-3002 : Step(736): len = 14319, overlap = 6.5
PHY-3002 : Step(737): len = 13579.1, overlap = 6.25
PHY-3002 : Step(738): len = 12348.3, overlap = 6
PHY-3002 : Step(739): len = 11763.7, overlap = 5.25
PHY-3002 : Step(740): len = 11487, overlap = 5.5
PHY-3002 : Step(741): len = 10159.9, overlap = 3.25
PHY-3002 : Step(742): len = 9579.6, overlap = 2.75
PHY-3002 : Step(743): len = 9294, overlap = 2.5
PHY-3002 : Step(744): len = 8498, overlap = 2.25
PHY-3002 : Step(745): len = 7948.3, overlap = 2.75
PHY-3002 : Step(746): len = 7588.6, overlap = 2.25
PHY-3002 : Step(747): len = 7322.2, overlap = 2.5
PHY-3002 : Step(748): len = 6926.3, overlap = 3.5
PHY-3002 : Step(749): len = 6795.2, overlap = 4
PHY-3002 : Step(750): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(751): len = 6568.3, overlap = 3.75
PHY-3002 : Step(752): len = 6453.9, overlap = 3.5
PHY-3002 : Step(753): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(754): len = 6282.8, overlap = 3.5
PHY-3002 : Step(755): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004603s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (678.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(756): len = 6219.1, overlap = 12.25
PHY-3002 : Step(757): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(758): len = 6162.9, overlap = 12.25
PHY-3002 : Step(759): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(760): len = 6141, overlap = 20.25
PHY-3002 : Step(761): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(762): len = 6125.3, overlap = 20
PHY-3002 : Step(763): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(764): len = 6351.3, overlap = 20.25
PHY-3002 : Step(765): len = 6822.9, overlap = 20.25
PHY-3002 : Step(766): len = 7699.4, overlap = 17.5
PHY-3002 : Step(767): len = 7583.9, overlap = 17.5
PHY-3002 : Step(768): len = 7666.1, overlap = 17.5
PHY-3002 : Step(769): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032307s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (145.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(770): len = 17068.9, overlap = 4.5
PHY-3002 : Step(771): len = 16956.8, overlap = 4.25
PHY-3002 : Step(772): len = 16449, overlap = 5.5
PHY-3002 : Step(773): len = 15724, overlap = 7.5
PHY-3002 : Step(774): len = 15521.6, overlap = 8.25
PHY-3002 : Step(775): len = 15461.7, overlap = 7
PHY-3002 : Step(776): len = 15271.3, overlap = 7
PHY-3002 : Step(777): len = 15213.3, overlap = 7.25
PHY-3002 : Step(778): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(779): len = 15363.1, overlap = 7.75
PHY-3002 : Step(780): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(781): len = 15464.1, overlap = 7.5
PHY-3002 : Step(782): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.1%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.6%)

RUN-1003 : finish command "place" in  1.874559s wall, 2.593750s user + 0.968750s system = 3.562500s CPU (190.0%)

RUN-1004 : used memory is 386 MB, reserved memory is 403 MB, peak memory is 667 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026726s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.9%)

PHY-1001 : End global routing;  0.125199s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (112.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022951s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.335355s wall, 0.359375s user + 0.125000s system = 0.484375s CPU (144.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.021194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011548s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.011372s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (274.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.808779s wall, 1.765625s user + 0.296875s system = 2.062500s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.068681s wall, 2.031250s user + 0.312500s system = 2.343750s CPU (113.3%)

RUN-1004 : used memory is 431 MB, reserved memory is 445 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4475
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12075 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.119405s wall, 5.156250s user + 0.093750s system = 5.250000s CPU (247.7%)

RUN-1004 : used memory is 436 MB, reserved memory is 450 MB, peak memory is 667 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.907964s wall, 1.906250s user + 0.046875s system = 1.953125s CPU (102.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 540 MB, peak memory is 667 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.623045s wall, 0.265625s user + 0.203125s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 537 MB, reserved memory is 555 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.080436s wall, 2.359375s user + 0.265625s system = 2.625000s CPU (28.9%)

RUN-1004 : used memory is 490 MB, reserved memory is 508 MB, peak memory is 667 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3471/2 useful/useless nets, 3121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1665 distributor mux.
SYN-1016 : Merged 2346 instances.
SYN-1015 : Optimize round 1, 4990 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1227/619 useful/useless nets, 877/1686 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1731 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/559 useful/useless nets, 461/395 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 955 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069881s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(783): len = 143562, overlap = 0
PHY-3002 : Step(784): len = 128716, overlap = 0
PHY-3002 : Step(785): len = 119457, overlap = 0
PHY-3002 : Step(786): len = 113704, overlap = 0
PHY-3002 : Step(787): len = 108309, overlap = 0
PHY-3002 : Step(788): len = 103063, overlap = 0
PHY-3002 : Step(789): len = 98844.5, overlap = 0
PHY-3002 : Step(790): len = 94290.7, overlap = 0
PHY-3002 : Step(791): len = 90578.3, overlap = 0
PHY-3002 : Step(792): len = 86320.5, overlap = 0
PHY-3002 : Step(793): len = 82706.7, overlap = 0
PHY-3002 : Step(794): len = 78608.4, overlap = 0
PHY-3002 : Step(795): len = 74796.3, overlap = 0
PHY-3002 : Step(796): len = 70949.8, overlap = 0
PHY-3002 : Step(797): len = 67297.1, overlap = 0
PHY-3002 : Step(798): len = 63864.8, overlap = 0
PHY-3002 : Step(799): len = 60519.5, overlap = 0
PHY-3002 : Step(800): len = 57080.7, overlap = 0
PHY-3002 : Step(801): len = 53913.6, overlap = 0
PHY-3002 : Step(802): len = 50610.4, overlap = 0
PHY-3002 : Step(803): len = 47980.1, overlap = 0
PHY-3002 : Step(804): len = 45408.8, overlap = 0
PHY-3002 : Step(805): len = 42953.1, overlap = 0
PHY-3002 : Step(806): len = 41026.4, overlap = 0
PHY-3002 : Step(807): len = 38529.5, overlap = 0
PHY-3002 : Step(808): len = 36587, overlap = 0
PHY-3002 : Step(809): len = 34746.3, overlap = 0
PHY-3002 : Step(810): len = 32453.6, overlap = 0.25
PHY-3002 : Step(811): len = 30754.8, overlap = 0.5
PHY-3002 : Step(812): len = 28731.8, overlap = 0.75
PHY-3002 : Step(813): len = 26906.5, overlap = 1.25
PHY-3002 : Step(814): len = 24868.1, overlap = 2
PHY-3002 : Step(815): len = 23534.7, overlap = 2.5
PHY-3002 : Step(816): len = 21792, overlap = 3.25
PHY-3002 : Step(817): len = 19759.1, overlap = 3.75
PHY-3002 : Step(818): len = 18495.7, overlap = 5.25
PHY-3002 : Step(819): len = 16768.4, overlap = 6
PHY-3002 : Step(820): len = 15209.7, overlap = 6.5
PHY-3002 : Step(821): len = 14319, overlap = 6.5
PHY-3002 : Step(822): len = 13579.1, overlap = 6.25
PHY-3002 : Step(823): len = 12348.3, overlap = 6
PHY-3002 : Step(824): len = 11763.7, overlap = 5.25
PHY-3002 : Step(825): len = 11487, overlap = 5.5
PHY-3002 : Step(826): len = 10159.9, overlap = 3.25
PHY-3002 : Step(827): len = 9579.6, overlap = 2.75
PHY-3002 : Step(828): len = 9294, overlap = 2.5
PHY-3002 : Step(829): len = 8498, overlap = 2.25
PHY-3002 : Step(830): len = 7948.3, overlap = 2.75
PHY-3002 : Step(831): len = 7588.6, overlap = 2.25
PHY-3002 : Step(832): len = 7322.2, overlap = 2.5
PHY-3002 : Step(833): len = 6926.3, overlap = 3.5
PHY-3002 : Step(834): len = 6795.2, overlap = 4
PHY-3002 : Step(835): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(836): len = 6568.3, overlap = 3.75
PHY-3002 : Step(837): len = 6453.9, overlap = 3.5
PHY-3002 : Step(838): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(839): len = 6282.8, overlap = 3.5
PHY-3002 : Step(840): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004579s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(841): len = 6219.1, overlap = 12.25
PHY-3002 : Step(842): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(843): len = 6162.9, overlap = 12.25
PHY-3002 : Step(844): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(845): len = 6141, overlap = 20.25
PHY-3002 : Step(846): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(847): len = 6125.3, overlap = 20
PHY-3002 : Step(848): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(849): len = 6351.3, overlap = 20.25
PHY-3002 : Step(850): len = 6822.9, overlap = 20.25
PHY-3002 : Step(851): len = 7699.4, overlap = 17.5
PHY-3002 : Step(852): len = 7583.9, overlap = 17.5
PHY-3002 : Step(853): len = 7666.1, overlap = 17.5
PHY-3002 : Step(854): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025802s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(855): len = 17068.9, overlap = 4.5
PHY-3002 : Step(856): len = 16956.8, overlap = 4.25
PHY-3002 : Step(857): len = 16449, overlap = 5.5
PHY-3002 : Step(858): len = 15724, overlap = 7.5
PHY-3002 : Step(859): len = 15521.6, overlap = 8.25
PHY-3002 : Step(860): len = 15461.7, overlap = 7
PHY-3002 : Step(861): len = 15271.3, overlap = 7
PHY-3002 : Step(862): len = 15213.3, overlap = 7.25
PHY-3002 : Step(863): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(864): len = 15363.1, overlap = 7.75
PHY-3002 : Step(865): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(866): len = 15464.1, overlap = 7.5
PHY-3002 : Step(867): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.1%)

RUN-1003 : finish command "place" in  1.781494s wall, 2.500000s user + 1.000000s system = 3.500000s CPU (196.5%)

RUN-1004 : used memory is 487 MB, reserved memory is 503 MB, peak memory is 667 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022044s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (283.5%)

PHY-1001 : End global routing;  0.116852s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.333180s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (182.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.023131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013018s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (240.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.012320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.785841s wall, 1.875000s user + 0.312500s system = 2.187500s CPU (122.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.030479s wall, 2.156250s user + 0.328125s system = 2.484375s CPU (122.4%)

RUN-1004 : used memory is 460 MB, reserved memory is 477 MB, peak memory is 717 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4475
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12075 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.055131s wall, 5.171875s user + 0.203125s system = 5.375000s CPU (261.5%)

RUN-1004 : used memory is 467 MB, reserved memory is 483 MB, peak memory is 717 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.911183s wall, 1.843750s user + 0.171875s system = 2.015625s CPU (105.5%)

RUN-1004 : used memory is 524 MB, reserved memory is 542 MB, peak memory is 717 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.620137s wall, 0.343750s user + 0.250000s system = 0.593750s CPU (9.0%)

RUN-1004 : used memory is 553 MB, reserved memory is 573 MB, peak memory is 717 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.084394s wall, 2.343750s user + 0.453125s system = 2.796875s CPU (30.8%)

RUN-1004 : used memory is 492 MB, reserved memory is 510 MB, peak memory is 717 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near 'led_rgb' in source/rtl/rgb_tx.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(29)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3467/2 useful/useless nets, 3117/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1665 distributor mux.
SYN-1016 : Merged 2346 instances.
SYN-1015 : Optimize round 1, 4988 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1225/616 useful/useless nets, 875/1686 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1728 better
SYN-1014 : Optimize round 3
SYN-1032 : 1208/0 useful/useless nets, 858/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 1207/0 useful/useless nets, 857/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          695
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 11
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                623
  #LATCH                0
#MACRO_ADD             30
#MACRO_EQ              32
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |72     |623    |63     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1226/0 useful/useless nets, 877/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1458/0 useful/useless nets, 1109/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 260 better
SYN-2501 : Optimize round 2
SYN-1032 : 1399/0 useful/useless nets, 1050/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1032 : 1878/0 useful/useless nets, 1529/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 161 (3.50), #lev = 3 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 399 instances into 165 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1614/0 useful/useless nets, 1265/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 622 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 161 LUT to BLE ...
SYN-4008 : Packed 161 LUT and 92 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1552 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 628/831 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1008  |541   |622   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (333 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 517 instances, 506 slices, 30 macros(190 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3919, tnet num: 1242, tinst num: 517, tnode num: 5234, tedge num: 7227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 666 clock pins, and constraint 1315 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.130407s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 335479
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(868): len = 275424, overlap = 0
PHY-3002 : Step(869): len = 244052, overlap = 0
PHY-3002 : Step(870): len = 228821, overlap = 0
PHY-3002 : Step(871): len = 217872, overlap = 0
PHY-3002 : Step(872): len = 210242, overlap = 0
PHY-3002 : Step(873): len = 202050, overlap = 0
PHY-3002 : Step(874): len = 195111, overlap = 0
PHY-3002 : Step(875): len = 186899, overlap = 0
PHY-3002 : Step(876): len = 179871, overlap = 0
PHY-3002 : Step(877): len = 172707, overlap = 0
PHY-3002 : Step(878): len = 166242, overlap = 0
PHY-3002 : Step(879): len = 159658, overlap = 0
PHY-3002 : Step(880): len = 153480, overlap = 0
PHY-3002 : Step(881): len = 146958, overlap = 0
PHY-3002 : Step(882): len = 140841, overlap = 0
PHY-3002 : Step(883): len = 134527, overlap = 0
PHY-3002 : Step(884): len = 128705, overlap = 0
PHY-3002 : Step(885): len = 123034, overlap = 0
PHY-3002 : Step(886): len = 117763, overlap = 0
PHY-3002 : Step(887): len = 111581, overlap = 0
PHY-3002 : Step(888): len = 106650, overlap = 0
PHY-3002 : Step(889): len = 101022, overlap = 0
PHY-3002 : Step(890): len = 95555.4, overlap = 0
PHY-3002 : Step(891): len = 90388.7, overlap = 0
PHY-3002 : Step(892): len = 85973.4, overlap = 0
PHY-3002 : Step(893): len = 80607.5, overlap = 0
PHY-3002 : Step(894): len = 76133.1, overlap = 0
PHY-3002 : Step(895): len = 71716.5, overlap = 0
PHY-3002 : Step(896): len = 67721.9, overlap = 0
PHY-3002 : Step(897): len = 63440.3, overlap = 0
PHY-3002 : Step(898): len = 59933.3, overlap = 0
PHY-3002 : Step(899): len = 56708.6, overlap = 0
PHY-3002 : Step(900): len = 52924.6, overlap = 0
PHY-3002 : Step(901): len = 49238.6, overlap = 0
PHY-3002 : Step(902): len = 46294.6, overlap = 0
PHY-3002 : Step(903): len = 43093.5, overlap = 0.25
PHY-3002 : Step(904): len = 38249.5, overlap = 1.25
PHY-3002 : Step(905): len = 35525.9, overlap = 1.75
PHY-3002 : Step(906): len = 32598.1, overlap = 2
PHY-3002 : Step(907): len = 28611.3, overlap = 2.75
PHY-3002 : Step(908): len = 26661.1, overlap = 3.25
PHY-3002 : Step(909): len = 25607.2, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3429e-05
PHY-3002 : Step(910): len = 25136.9, overlap = 3.75
PHY-3002 : Step(911): len = 26201, overlap = 0
PHY-3002 : Step(912): len = 25693, overlap = 0.25
PHY-3002 : Step(913): len = 25129.7, overlap = 0.25
PHY-3002 : Step(914): len = 24443.2, overlap = 0.75
PHY-3002 : Step(915): len = 23282.8, overlap = 1.5
PHY-3002 : Step(916): len = 22620.9, overlap = 3.25
PHY-3002 : Step(917): len = 21892, overlap = 3.75
PHY-3002 : Step(918): len = 21048, overlap = 3.5
PHY-3002 : Step(919): len = 20024.8, overlap = 4.5
PHY-3002 : Step(920): len = 19059.1, overlap = 5.5
PHY-3002 : Step(921): len = 18296.1, overlap = 6
PHY-3002 : Step(922): len = 17460.3, overlap = 6.75
PHY-3002 : Step(923): len = 16862.3, overlap = 7.75
PHY-3002 : Step(924): len = 16418.3, overlap = 7.5
PHY-3002 : Step(925): len = 16176.2, overlap = 7.25
PHY-3002 : Step(926): len = 15626.2, overlap = 7.5
PHY-3002 : Step(927): len = 15303.2, overlap = 7.5
PHY-3002 : Step(928): len = 14869.1, overlap = 7.5
PHY-3002 : Step(929): len = 14751, overlap = 7
PHY-3002 : Step(930): len = 14584.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106858
PHY-3002 : Step(931): len = 14348.4, overlap = 6.5
PHY-3002 : Step(932): len = 14099, overlap = 6.75
PHY-3002 : Step(933): len = 14110.4, overlap = 7.5
PHY-3002 : Step(934): len = 14217.6, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000213716
PHY-3002 : Step(935): len = 13929.9, overlap = 7
PHY-3002 : Step(936): len = 13872.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73881e-06
PHY-3002 : Step(937): len = 13609.7, overlap = 21
PHY-3002 : Step(938): len = 13530.2, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47761e-06
PHY-3002 : Step(939): len = 13298.3, overlap = 22
PHY-3002 : Step(940): len = 13298.3, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95523e-06
PHY-3002 : Step(941): len = 13242.7, overlap = 22
PHY-3002 : Step(942): len = 13242.7, overlap = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63049e-06
PHY-3002 : Step(943): len = 13259.7, overlap = 47
PHY-3002 : Step(944): len = 13468.5, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.26099e-06
PHY-3002 : Step(945): len = 13338.3, overlap = 46
PHY-3002 : Step(946): len = 13698.2, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31763e-05
PHY-3002 : Step(947): len = 13604.2, overlap = 45.25
PHY-3002 : Step(948): len = 15493.6, overlap = 38.75
PHY-3002 : Step(949): len = 16702.3, overlap = 36.5
PHY-3002 : Step(950): len = 16773.3, overlap = 34.75
PHY-3002 : Step(951): len = 17005.2, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63526e-05
PHY-3002 : Step(952): len = 17004.5, overlap = 31.75
PHY-3002 : Step(953): len = 18559.5, overlap = 27.25
PHY-3002 : Step(954): len = 20336.8, overlap = 23
PHY-3002 : Step(955): len = 20328.1, overlap = 22.5
PHY-3002 : Step(956): len = 20325.9, overlap = 22
PHY-3002 : Step(957): len = 20526.9, overlap = 22.5
PHY-3002 : Step(958): len = 20788.7, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.27051e-05
PHY-3002 : Step(959): len = 21304.9, overlap = 20.5
PHY-3002 : Step(960): len = 22228.5, overlap = 18.5
PHY-3002 : Step(961): len = 22957.9, overlap = 16
PHY-3002 : Step(962): len = 23057.8, overlap = 16
PHY-3002 : Step(963): len = 22842.1, overlap = 16
PHY-3002 : Step(964): len = 22604.9, overlap = 16.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00010541
PHY-3002 : Step(965): len = 23610.3, overlap = 14
PHY-3002 : Step(966): len = 23823.5, overlap = 13.5
PHY-3002 : Step(967): len = 24513.2, overlap = 14.25
PHY-3002 : Step(968): len = 25007.6, overlap = 13.75
PHY-3002 : Step(969): len = 25032.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056802s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (165.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000917723
PHY-3002 : Step(970): len = 30203.9, overlap = 5
PHY-3002 : Step(971): len = 29313.1, overlap = 5.5
PHY-3002 : Step(972): len = 28171.1, overlap = 7.5
PHY-3002 : Step(973): len = 27625.2, overlap = 10
PHY-3002 : Step(974): len = 27450.4, overlap = 10.75
PHY-3002 : Step(975): len = 27350.6, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183545
PHY-3002 : Step(976): len = 27631.2, overlap = 12.5
PHY-3002 : Step(977): len = 27705.1, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00367089
PHY-3002 : Step(978): len = 27819.5, overlap = 12.25
PHY-3002 : Step(979): len = 27838.3, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009004s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (347.1%)

PHY-3001 : Legalized: Len = 29736.4, Over = 0
PHY-3001 : Final: Len = 29736.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44976, over cnt = 39(0%), over = 49, worst = 2
PHY-1002 : len = 45376, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 45616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032717s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (143.3%)

RUN-1003 : finish command "place" in  2.706585s wall, 4.140625s user + 1.375000s system = 5.515625s CPU (203.8%)

RUN-1004 : used memory is 489 MB, reserved memory is 505 MB, peak memory is 717 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 189 to 154
PHY-1001 : Pin misalignment score is improved from 154 to 154
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44976, over cnt = 39(0%), over = 49, worst = 2
PHY-1002 : len = 45376, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 45616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033385s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (93.6%)

PHY-1001 : End global routing;  0.132306s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (118.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028033s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (167.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 99904, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.489523s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (159.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.017037s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (275.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 100000, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 100000
PHY-1001 : End DR Iter 2; 0.014005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.060594s wall, 2.156250s user + 0.265625s system = 2.421875s CPU (117.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.347148s wall, 2.453125s user + 0.281250s system = 2.734375s CPU (116.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 520 MB, peak memory is 727 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1244, pip num: 8295
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 752 valid insts, and 22380 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.022967s wall, 8.234375s user + 0.109375s system = 8.343750s CPU (276.0%)

RUN-1004 : used memory is 505 MB, reserved memory is 520 MB, peak memory is 727 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.958426s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (101.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 568 MB, peak memory is 727 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.599900s wall, 0.234375s user + 0.156250s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 579 MB, reserved memory is 599 MB, peak memory is 727 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.106145s wall, 2.359375s user + 0.234375s system = 2.593750s CPU (28.5%)

RUN-1004 : used memory is 520 MB, reserved memory is 538 MB, peak memory is 727 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: net 'w_z[15]' does not have a driver in source/rtl/my_uart_rx.v(29)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[0]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[0]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[10]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[11]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[12]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[13]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[14]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[15]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[1]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[1]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[2]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[3]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[4]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[5]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[6]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[7]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[8]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in source/rtl/my_uart_rx.v(191)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[9]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in source/rtl/my_uart_rx.v(209)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in source/rtl/my_uart_rx.v(191)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3354/2 useful/useless nets, 3019/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 368 onehot mux instances.
SYN-1020 : Optimized 1617 distributor mux.
SYN-1016 : Merged 2282 instances.
SYN-1015 : Optimize round 1, 4844 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1176/600 useful/useless nets, 841/1638 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 125 instances.
SYN-1015 : Optimize round 2, 1816 better
SYN-1014 : Optimize round 3
SYN-1032 : 1023/0 useful/useless nets, 688/0 useful/useless insts
SYN-1017 : Remove 9 const input seq instances
SYN-1002 :     my_uart_rx/reg15_b0
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     my_uart_rx/reg16_b0
SYN-1002 :     my_uart_rx/reg17_b0
SYN-1002 :     my_uart_rx/reg18_b0
SYN-1002 :     my_uart_rx/reg19_b0
SYN-1002 :     my_uart_rx/reg20_b0
SYN-1002 :     my_uart_rx/reg21_b0
SYN-1002 :     my_uart_rx/reg22_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 3, 33 better
SYN-1014 : Optimize round 4
SYN-1032 : 855/144 useful/useless nets, 655/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_rx/reg23_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 3 better
SYN-1014 : Optimize round 5
SYN-1032 : 853/1 useful/useless nets, 653/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_rx/reg13_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 2 better
SYN-1014 : Optimize round 6
SYN-1032 : 645/205 useful/useless nets, 460/190 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 6, 394 better
SYN-1014 : Optimize round 7
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073444s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(980): len = 143562, overlap = 0
PHY-3002 : Step(981): len = 128716, overlap = 0
PHY-3002 : Step(982): len = 119457, overlap = 0
PHY-3002 : Step(983): len = 113704, overlap = 0
PHY-3002 : Step(984): len = 108309, overlap = 0
PHY-3002 : Step(985): len = 103063, overlap = 0
PHY-3002 : Step(986): len = 98844.5, overlap = 0
PHY-3002 : Step(987): len = 94290.7, overlap = 0
PHY-3002 : Step(988): len = 90578.3, overlap = 0
PHY-3002 : Step(989): len = 86320.5, overlap = 0
PHY-3002 : Step(990): len = 82706.7, overlap = 0
PHY-3002 : Step(991): len = 78608.4, overlap = 0
PHY-3002 : Step(992): len = 74796.3, overlap = 0
PHY-3002 : Step(993): len = 70949.8, overlap = 0
PHY-3002 : Step(994): len = 67297.1, overlap = 0
PHY-3002 : Step(995): len = 63864.8, overlap = 0
PHY-3002 : Step(996): len = 60519.5, overlap = 0
PHY-3002 : Step(997): len = 57080.7, overlap = 0
PHY-3002 : Step(998): len = 53913.6, overlap = 0
PHY-3002 : Step(999): len = 50610.4, overlap = 0
PHY-3002 : Step(1000): len = 47980.1, overlap = 0
PHY-3002 : Step(1001): len = 45408.8, overlap = 0
PHY-3002 : Step(1002): len = 42953.1, overlap = 0
PHY-3002 : Step(1003): len = 41026.4, overlap = 0
PHY-3002 : Step(1004): len = 38529.5, overlap = 0
PHY-3002 : Step(1005): len = 36587, overlap = 0
PHY-3002 : Step(1006): len = 34746.3, overlap = 0
PHY-3002 : Step(1007): len = 32453.6, overlap = 0.25
PHY-3002 : Step(1008): len = 30754.8, overlap = 0.5
PHY-3002 : Step(1009): len = 28731.8, overlap = 0.75
PHY-3002 : Step(1010): len = 26906.5, overlap = 1.25
PHY-3002 : Step(1011): len = 24868.1, overlap = 2
PHY-3002 : Step(1012): len = 23534.7, overlap = 2.5
PHY-3002 : Step(1013): len = 21792, overlap = 3.25
PHY-3002 : Step(1014): len = 19759.1, overlap = 3.75
PHY-3002 : Step(1015): len = 18495.7, overlap = 5.25
PHY-3002 : Step(1016): len = 16768.4, overlap = 6
PHY-3002 : Step(1017): len = 15209.7, overlap = 6.5
PHY-3002 : Step(1018): len = 14319, overlap = 6.5
PHY-3002 : Step(1019): len = 13579.1, overlap = 6.25
PHY-3002 : Step(1020): len = 12348.3, overlap = 6
PHY-3002 : Step(1021): len = 11763.7, overlap = 5.25
PHY-3002 : Step(1022): len = 11487, overlap = 5.5
PHY-3002 : Step(1023): len = 10159.9, overlap = 3.25
PHY-3002 : Step(1024): len = 9579.6, overlap = 2.75
PHY-3002 : Step(1025): len = 9294, overlap = 2.5
PHY-3002 : Step(1026): len = 8498, overlap = 2.25
PHY-3002 : Step(1027): len = 7948.3, overlap = 2.75
PHY-3002 : Step(1028): len = 7588.6, overlap = 2.25
PHY-3002 : Step(1029): len = 7322.2, overlap = 2.5
PHY-3002 : Step(1030): len = 6926.3, overlap = 3.5
PHY-3002 : Step(1031): len = 6795.2, overlap = 4
PHY-3002 : Step(1032): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(1033): len = 6568.3, overlap = 3.75
PHY-3002 : Step(1034): len = 6453.9, overlap = 3.5
PHY-3002 : Step(1035): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(1036): len = 6282.8, overlap = 3.5
PHY-3002 : Step(1037): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(1038): len = 6219.1, overlap = 12.25
PHY-3002 : Step(1039): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(1040): len = 6162.9, overlap = 12.25
PHY-3002 : Step(1041): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(1042): len = 6141, overlap = 20.25
PHY-3002 : Step(1043): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(1044): len = 6125.3, overlap = 20
PHY-3002 : Step(1045): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(1046): len = 6351.3, overlap = 20.25
PHY-3002 : Step(1047): len = 6822.9, overlap = 20.25
PHY-3002 : Step(1048): len = 7699.4, overlap = 17.5
PHY-3002 : Step(1049): len = 7583.9, overlap = 17.5
PHY-3002 : Step(1050): len = 7666.1, overlap = 17.5
PHY-3002 : Step(1051): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026237s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (119.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(1052): len = 17068.9, overlap = 4.5
PHY-3002 : Step(1053): len = 16956.8, overlap = 4.25
PHY-3002 : Step(1054): len = 16449, overlap = 5.5
PHY-3002 : Step(1055): len = 15724, overlap = 7.5
PHY-3002 : Step(1056): len = 15521.6, overlap = 8.25
PHY-3002 : Step(1057): len = 15461.7, overlap = 7
PHY-3002 : Step(1058): len = 15271.3, overlap = 7
PHY-3002 : Step(1059): len = 15213.3, overlap = 7.25
PHY-3002 : Step(1060): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(1061): len = 15363.1, overlap = 7.75
PHY-3002 : Step(1062): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(1063): len = 15464.1, overlap = 7.5
PHY-3002 : Step(1064): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.6%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024400s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (384.2%)

RUN-1003 : finish command "place" in  1.727551s wall, 2.687500s user + 0.828125s system = 3.515625s CPU (203.5%)

RUN-1004 : used memory is 431 MB, reserved memory is 448 MB, peak memory is 727 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

PHY-1001 : End global routing;  0.122962s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (127.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021693s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.336129s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (158.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.020639s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.010798s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.770759s wall, 1.750000s user + 0.343750s system = 2.093750s CPU (118.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.028427s wall, 2.031250s user + 0.359375s system = 2.390625s CPU (117.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 498 MB, peak memory is 727 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12079 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.015764s wall, 5.125000s user + 0.140625s system = 5.265625s CPU (261.2%)

RUN-1004 : used memory is 480 MB, reserved memory is 500 MB, peak memory is 727 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.910226s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (100.6%)

RUN-1004 : used memory is 551 MB, reserved memory is 570 MB, peak memory is 727 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.605303s wall, 0.296875s user + 0.109375s system = 0.406250s CPU (6.2%)

RUN-1004 : used memory is 571 MB, reserved memory is 591 MB, peak memory is 727 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.059593s wall, 2.312500s user + 0.187500s system = 2.500000s CPU (27.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 532 MB, peak memory is 727 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3467/2 useful/useless nets, 3117/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1665 distributor mux.
SYN-1016 : Merged 2346 instances.
SYN-1015 : Optimize round 1, 4988 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1225/616 useful/useless nets, 875/1686 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1728 better
SYN-1014 : Optimize round 3
SYN-1032 : 1208/0 useful/useless nets, 858/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 1207/0 useful/useless nets, 857/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          695
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 11
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                623
  #LATCH                0
#MACRO_ADD             30
#MACRO_EQ              32
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |72     |623    |63     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1226/0 useful/useless nets, 877/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1458/0 useful/useless nets, 1109/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 260 better
SYN-2501 : Optimize round 2
SYN-1032 : 1399/0 useful/useless nets, 1050/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1032 : 1878/0 useful/useless nets, 1529/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 161 (3.50), #lev = 3 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 399 instances into 165 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1614/0 useful/useless nets, 1265/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 622 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 161 LUT to BLE ...
SYN-4008 : Packed 161 LUT and 92 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1552 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 628/831 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1008  |541   |622   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (333 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 517 instances, 506 slices, 30 macros(190 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3919, tnet num: 1242, tinst num: 517, tnode num: 5234, tedge num: 7227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 666 clock pins, and constraint 1315 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.137781s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (113.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 337459
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1065): len = 277259, overlap = 0
PHY-3002 : Step(1066): len = 245756, overlap = 0
PHY-3002 : Step(1067): len = 230483, overlap = 0
PHY-3002 : Step(1068): len = 219462, overlap = 0
PHY-3002 : Step(1069): len = 211799, overlap = 0
PHY-3002 : Step(1070): len = 203564, overlap = 0
PHY-3002 : Step(1071): len = 196593, overlap = 0
PHY-3002 : Step(1072): len = 188834, overlap = 0
PHY-3002 : Step(1073): len = 182176, overlap = 0
PHY-3002 : Step(1074): len = 174890, overlap = 0
PHY-3002 : Step(1075): len = 168327, overlap = 0
PHY-3002 : Step(1076): len = 161729, overlap = 0
PHY-3002 : Step(1077): len = 155525, overlap = 0
PHY-3002 : Step(1078): len = 148969, overlap = 0
PHY-3002 : Step(1079): len = 142793, overlap = 0
PHY-3002 : Step(1080): len = 136426, overlap = 0
PHY-3002 : Step(1081): len = 130553, overlap = 0
PHY-3002 : Step(1082): len = 124853, overlap = 0
PHY-3002 : Step(1083): len = 119558, overlap = 0
PHY-3002 : Step(1084): len = 113389, overlap = 0
PHY-3002 : Step(1085): len = 108385, overlap = 0
PHY-3002 : Step(1086): len = 102782, overlap = 0
PHY-3002 : Step(1087): len = 97191.9, overlap = 0
PHY-3002 : Step(1088): len = 92050.1, overlap = 0
PHY-3002 : Step(1089): len = 87486.6, overlap = 0
PHY-3002 : Step(1090): len = 82546.8, overlap = 0
PHY-3002 : Step(1091): len = 78675.8, overlap = 0
PHY-3002 : Step(1092): len = 74289.2, overlap = 0
PHY-3002 : Step(1093): len = 70048.4, overlap = 0
PHY-3002 : Step(1094): len = 66270.5, overlap = 0
PHY-3002 : Step(1095): len = 62643, overlap = 0
PHY-3002 : Step(1096): len = 57932.2, overlap = 0
PHY-3002 : Step(1097): len = 54796.1, overlap = 0
PHY-3002 : Step(1098): len = 51652.5, overlap = 0
PHY-3002 : Step(1099): len = 48539.5, overlap = 0
PHY-3002 : Step(1100): len = 44506.4, overlap = 0
PHY-3002 : Step(1101): len = 41402.2, overlap = 0.5
PHY-3002 : Step(1102): len = 38738.3, overlap = 0.75
PHY-3002 : Step(1103): len = 33100.1, overlap = 2
PHY-3002 : Step(1104): len = 30751.9, overlap = 1.5
PHY-3002 : Step(1105): len = 29226.5, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.61806e-05
PHY-3002 : Step(1106): len = 28733.8, overlap = 1
PHY-3002 : Step(1107): len = 29980.4, overlap = 0
PHY-3002 : Step(1108): len = 29514.8, overlap = 0.5
PHY-3002 : Step(1109): len = 28611.5, overlap = 0
PHY-3002 : Step(1110): len = 27423.9, overlap = 0
PHY-3002 : Step(1111): len = 25891.1, overlap = 0.75
PHY-3002 : Step(1112): len = 24435.3, overlap = 2.5
PHY-3002 : Step(1113): len = 23128.8, overlap = 4
PHY-3002 : Step(1114): len = 22028.3, overlap = 4
PHY-3002 : Step(1115): len = 21275, overlap = 4.5
PHY-3002 : Step(1116): len = 20011.6, overlap = 5.25
PHY-3002 : Step(1117): len = 19382.1, overlap = 4
PHY-3002 : Step(1118): len = 18874.5, overlap = 4.5
PHY-3002 : Step(1119): len = 18239.7, overlap = 5.75
PHY-3002 : Step(1120): len = 17608.2, overlap = 3.25
PHY-3002 : Step(1121): len = 17308.9, overlap = 2.75
PHY-3002 : Step(1122): len = 16706.7, overlap = 4.25
PHY-3002 : Step(1123): len = 16244.6, overlap = 4.25
PHY-3002 : Step(1124): len = 15809.2, overlap = 3.75
PHY-3002 : Step(1125): len = 15204.2, overlap = 4.25
PHY-3002 : Step(1126): len = 14851, overlap = 4.25
PHY-3002 : Step(1127): len = 14714.4, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172361
PHY-3002 : Step(1128): len = 14506.7, overlap = 3.75
PHY-3002 : Step(1129): len = 14191.5, overlap = 4.5
PHY-3002 : Step(1130): len = 14013.8, overlap = 4.25
PHY-3002 : Step(1131): len = 14050.2, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000344723
PHY-3002 : Step(1132): len = 13945.9, overlap = 4.25
PHY-3002 : Step(1133): len = 14022.2, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005757s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39495e-06
PHY-3002 : Step(1134): len = 13664.1, overlap = 18
PHY-3002 : Step(1135): len = 13619.5, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.78991e-06
PHY-3002 : Step(1136): len = 13444.3, overlap = 18.25
PHY-3002 : Step(1137): len = 13476.8, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.57981e-06
PHY-3002 : Step(1138): len = 13339.8, overlap = 18.75
PHY-3002 : Step(1139): len = 13339.8, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.38929e-06
PHY-3002 : Step(1140): len = 13283.6, overlap = 45.75
PHY-3002 : Step(1141): len = 13429.7, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.77859e-06
PHY-3002 : Step(1142): len = 13413.2, overlap = 46
PHY-3002 : Step(1143): len = 14216.7, overlap = 44.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59866e-05
PHY-3002 : Step(1144): len = 14078.7, overlap = 43.75
PHY-3002 : Step(1145): len = 15696.4, overlap = 40.5
PHY-3002 : Step(1146): len = 16965, overlap = 36.5
PHY-3002 : Step(1147): len = 17775.6, overlap = 35.25
PHY-3002 : Step(1148): len = 18471.7, overlap = 29.5
PHY-3002 : Step(1149): len = 18526.7, overlap = 27
PHY-3002 : Step(1150): len = 18709.3, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19731e-05
PHY-3002 : Step(1151): len = 18896.5, overlap = 23
PHY-3002 : Step(1152): len = 20251.7, overlap = 22.25
PHY-3002 : Step(1153): len = 21616.6, overlap = 21.25
PHY-3002 : Step(1154): len = 21405.8, overlap = 21
PHY-3002 : Step(1155): len = 21346, overlap = 21.25
PHY-3002 : Step(1156): len = 21348.3, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.39463e-05
PHY-3002 : Step(1157): len = 21793.3, overlap = 20.25
PHY-3002 : Step(1158): len = 22773.3, overlap = 17.75
PHY-3002 : Step(1159): len = 23714.5, overlap = 15.5
PHY-3002 : Step(1160): len = 23675.5, overlap = 16
PHY-3002 : Step(1161): len = 23521, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055424s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (141.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000451968
PHY-3002 : Step(1162): len = 29062.4, overlap = 9.75
PHY-3002 : Step(1163): len = 28427.7, overlap = 11.25
PHY-3002 : Step(1164): len = 27200.7, overlap = 17.5
PHY-3002 : Step(1165): len = 26542.2, overlap = 17.75
PHY-3002 : Step(1166): len = 26288.7, overlap = 19.75
PHY-3002 : Step(1167): len = 26101.8, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000903937
PHY-3002 : Step(1168): len = 26521.4, overlap = 19.5
PHY-3002 : Step(1169): len = 26620.6, overlap = 19.5
PHY-3002 : Step(1170): len = 26496.6, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00180787
PHY-3002 : Step(1171): len = 26689.2, overlap = 20
PHY-3002 : Step(1172): len = 26766.4, overlap = 19.25
PHY-3002 : Step(1173): len = 26766.4, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29062.4, Over = 0
PHY-3001 : Final: Len = 29062.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45144, over cnt = 56(0%), over = 74, worst = 2
PHY-1002 : len = 45992, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 46264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 46296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034676s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.2%)

RUN-1003 : finish command "place" in  2.633954s wall, 4.265625s user + 1.203125s system = 5.468750s CPU (207.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 530 MB, peak memory is 727 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 189 to 153
PHY-1001 : Pin misalignment score is improved from 153 to 153
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45144, over cnt = 56(0%), over = 74, worst = 2
PHY-1002 : len = 45992, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 46264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 46296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035992s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.8%)

PHY-1001 : End global routing;  0.134053s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (116.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029303s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 99944, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.514304s wall, 0.750000s user + 0.125000s system = 0.875000s CPU (170.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99960, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.018794s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 100008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 100040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 100040
PHY-1001 : End DR Iter 3; 0.012926s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.130186s wall, 2.281250s user + 0.328125s system = 2.609375s CPU (122.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.419485s wall, 2.593750s user + 0.390625s system = 2.984375s CPU (123.3%)

RUN-1004 : used memory is 533 MB, reserved memory is 550 MB, peak memory is 763 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1244, pip num: 8279
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 742 valid insts, and 22347 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.951241s wall, 8.046875s user + 0.109375s system = 8.156250s CPU (276.4%)

RUN-1004 : used memory is 534 MB, reserved memory is 550 MB, peak memory is 763 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.921215s wall, 1.906250s user + 0.078125s system = 1.984375s CPU (103.3%)

RUN-1004 : used memory is 577 MB, reserved memory is 595 MB, peak memory is 763 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.617537s wall, 0.234375s user + 0.406250s system = 0.640625s CPU (9.7%)

RUN-1004 : used memory is 605 MB, reserved memory is 626 MB, peak memory is 763 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.091140s wall, 2.281250s user + 0.531250s system = 2.812500s CPU (30.9%)

RUN-1004 : used memory is 548 MB, reserved memory is 567 MB, peak memory is 763 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u16
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3467/1137 useful/useless nets, 3117/982 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1297 distributor mux.
SYN-1016 : Merged 2346 instances.
SYN-1015 : Optimize round 1, 6737 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1225/616 useful/useless nets, 875/1686 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1728 better
SYN-1014 : Optimize round 3
SYN-1032 : 1208/0 useful/useless nets, 858/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 1207/0 useful/useless nets, 857/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          695
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 11
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                623
  #LATCH                0
#MACRO_ADD             30
#MACRO_EQ              32
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |72     |623    |63     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1226/0 useful/useless nets, 877/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1458/0 useful/useless nets, 1109/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 260 better
SYN-2501 : Optimize round 2
SYN-1032 : 1399/0 useful/useless nets, 1050/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1032 : 1878/0 useful/useless nets, 1529/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 161 (3.50), #lev = 3 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 399 instances into 165 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1614/0 useful/useless nets, 1265/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 622 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 161 LUT to BLE ...
SYN-4008 : Packed 161 LUT and 92 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1552 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 628/831 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1008  |541   |622   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (333 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 517 instances, 506 slices, 30 macros(190 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3919, tnet num: 1242, tinst num: 517, tnode num: 5234, tedge num: 7227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 666 clock pins, and constraint 1315 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.133915s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (128.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 335479
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1174): len = 275424, overlap = 0
PHY-3002 : Step(1175): len = 244052, overlap = 0
PHY-3002 : Step(1176): len = 228821, overlap = 0
PHY-3002 : Step(1177): len = 217872, overlap = 0
PHY-3002 : Step(1178): len = 210242, overlap = 0
PHY-3002 : Step(1179): len = 202050, overlap = 0
PHY-3002 : Step(1180): len = 195111, overlap = 0
PHY-3002 : Step(1181): len = 186899, overlap = 0
PHY-3002 : Step(1182): len = 179871, overlap = 0
PHY-3002 : Step(1183): len = 172707, overlap = 0
PHY-3002 : Step(1184): len = 166242, overlap = 0
PHY-3002 : Step(1185): len = 159658, overlap = 0
PHY-3002 : Step(1186): len = 153480, overlap = 0
PHY-3002 : Step(1187): len = 146958, overlap = 0
PHY-3002 : Step(1188): len = 140841, overlap = 0
PHY-3002 : Step(1189): len = 134527, overlap = 0
PHY-3002 : Step(1190): len = 128705, overlap = 0
PHY-3002 : Step(1191): len = 123034, overlap = 0
PHY-3002 : Step(1192): len = 117763, overlap = 0
PHY-3002 : Step(1193): len = 111581, overlap = 0
PHY-3002 : Step(1194): len = 106650, overlap = 0
PHY-3002 : Step(1195): len = 101022, overlap = 0
PHY-3002 : Step(1196): len = 95555.4, overlap = 0
PHY-3002 : Step(1197): len = 90388.7, overlap = 0
PHY-3002 : Step(1198): len = 85973.4, overlap = 0
PHY-3002 : Step(1199): len = 80607.5, overlap = 0
PHY-3002 : Step(1200): len = 76133.1, overlap = 0
PHY-3002 : Step(1201): len = 71716.5, overlap = 0
PHY-3002 : Step(1202): len = 67721.9, overlap = 0
PHY-3002 : Step(1203): len = 63440.3, overlap = 0
PHY-3002 : Step(1204): len = 59933.3, overlap = 0
PHY-3002 : Step(1205): len = 56708.6, overlap = 0
PHY-3002 : Step(1206): len = 52924.6, overlap = 0
PHY-3002 : Step(1207): len = 49238.6, overlap = 0
PHY-3002 : Step(1208): len = 46294.6, overlap = 0
PHY-3002 : Step(1209): len = 43093.5, overlap = 0.25
PHY-3002 : Step(1210): len = 38249.5, overlap = 1.25
PHY-3002 : Step(1211): len = 35525.9, overlap = 1.75
PHY-3002 : Step(1212): len = 32598.1, overlap = 2
PHY-3002 : Step(1213): len = 28611.3, overlap = 2.75
PHY-3002 : Step(1214): len = 26661.1, overlap = 3.25
PHY-3002 : Step(1215): len = 25607.2, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3429e-05
PHY-3002 : Step(1216): len = 25136.9, overlap = 3.75
PHY-3002 : Step(1217): len = 26201, overlap = 0
PHY-3002 : Step(1218): len = 25693, overlap = 0.25
PHY-3002 : Step(1219): len = 25129.7, overlap = 0.25
PHY-3002 : Step(1220): len = 24443.2, overlap = 0.75
PHY-3002 : Step(1221): len = 23282.8, overlap = 1.5
PHY-3002 : Step(1222): len = 22620.9, overlap = 3.25
PHY-3002 : Step(1223): len = 21892, overlap = 3.75
PHY-3002 : Step(1224): len = 21048, overlap = 3.5
PHY-3002 : Step(1225): len = 20024.8, overlap = 4.5
PHY-3002 : Step(1226): len = 19059.1, overlap = 5.5
PHY-3002 : Step(1227): len = 18296.1, overlap = 6
PHY-3002 : Step(1228): len = 17460.3, overlap = 6.75
PHY-3002 : Step(1229): len = 16862.3, overlap = 7.75
PHY-3002 : Step(1230): len = 16418.3, overlap = 7.5
PHY-3002 : Step(1231): len = 16176.2, overlap = 7.25
PHY-3002 : Step(1232): len = 15626.2, overlap = 7.5
PHY-3002 : Step(1233): len = 15303.2, overlap = 7.5
PHY-3002 : Step(1234): len = 14869.1, overlap = 7.5
PHY-3002 : Step(1235): len = 14751, overlap = 7
PHY-3002 : Step(1236): len = 14584.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106858
PHY-3002 : Step(1237): len = 14348.4, overlap = 6.5
PHY-3002 : Step(1238): len = 14099, overlap = 6.75
PHY-3002 : Step(1239): len = 14110.4, overlap = 7.5
PHY-3002 : Step(1240): len = 14217.6, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000213716
PHY-3002 : Step(1241): len = 13929.9, overlap = 7
PHY-3002 : Step(1242): len = 13872.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73881e-06
PHY-3002 : Step(1243): len = 13609.7, overlap = 21
PHY-3002 : Step(1244): len = 13530.2, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47761e-06
PHY-3002 : Step(1245): len = 13298.3, overlap = 22
PHY-3002 : Step(1246): len = 13298.3, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95523e-06
PHY-3002 : Step(1247): len = 13242.7, overlap = 22
PHY-3002 : Step(1248): len = 13242.7, overlap = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63049e-06
PHY-3002 : Step(1249): len = 13259.7, overlap = 47
PHY-3002 : Step(1250): len = 13468.5, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.26099e-06
PHY-3002 : Step(1251): len = 13338.3, overlap = 46
PHY-3002 : Step(1252): len = 13698.2, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31763e-05
PHY-3002 : Step(1253): len = 13604.2, overlap = 45.25
PHY-3002 : Step(1254): len = 15493.6, overlap = 38.75
PHY-3002 : Step(1255): len = 16702.3, overlap = 36.5
PHY-3002 : Step(1256): len = 16773.3, overlap = 34.75
PHY-3002 : Step(1257): len = 17005.2, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63526e-05
PHY-3002 : Step(1258): len = 17004.5, overlap = 31.75
PHY-3002 : Step(1259): len = 18559.5, overlap = 27.25
PHY-3002 : Step(1260): len = 20336.8, overlap = 23
PHY-3002 : Step(1261): len = 20328.1, overlap = 22.5
PHY-3002 : Step(1262): len = 20325.9, overlap = 22
PHY-3002 : Step(1263): len = 20526.9, overlap = 22.5
PHY-3002 : Step(1264): len = 20788.7, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.27051e-05
PHY-3002 : Step(1265): len = 21304.9, overlap = 20.5
PHY-3002 : Step(1266): len = 22228.5, overlap = 18.5
PHY-3002 : Step(1267): len = 22957.9, overlap = 16
PHY-3002 : Step(1268): len = 23057.8, overlap = 16
PHY-3002 : Step(1269): len = 22842.1, overlap = 16
PHY-3002 : Step(1270): len = 22604.9, overlap = 16.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00010541
PHY-3002 : Step(1271): len = 23610.3, overlap = 14
PHY-3002 : Step(1272): len = 23823.5, overlap = 13.5
PHY-3002 : Step(1273): len = 24513.2, overlap = 14.25
PHY-3002 : Step(1274): len = 25007.6, overlap = 13.75
PHY-3002 : Step(1275): len = 25032.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056752s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (110.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000917723
PHY-3002 : Step(1276): len = 30203.9, overlap = 5
PHY-3002 : Step(1277): len = 29313.1, overlap = 5.5
PHY-3002 : Step(1278): len = 28171.1, overlap = 7.5
PHY-3002 : Step(1279): len = 27625.2, overlap = 10
PHY-3002 : Step(1280): len = 27450.4, overlap = 10.75
PHY-3002 : Step(1281): len = 27350.6, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183545
PHY-3002 : Step(1282): len = 27631.2, overlap = 12.5
PHY-3002 : Step(1283): len = 27705.1, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00367089
PHY-3002 : Step(1284): len = 27819.5, overlap = 12.25
PHY-3002 : Step(1285): len = 27838.3, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009274s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.5%)

PHY-3001 : Legalized: Len = 29736.4, Over = 0
PHY-3001 : Final: Len = 29736.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44976, over cnt = 39(0%), over = 49, worst = 2
PHY-1002 : len = 45376, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 45616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032489s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (240.5%)

RUN-1003 : finish command "place" in  2.596512s wall, 3.906250s user + 1.484375s system = 5.390625s CPU (207.6%)

RUN-1004 : used memory is 535 MB, reserved memory is 566 MB, peak memory is 763 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 189 to 154
PHY-1001 : Pin misalignment score is improved from 154 to 154
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44976, over cnt = 39(0%), over = 49, worst = 2
PHY-1002 : len = 45376, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 45616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035455s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (132.2%)

PHY-1001 : End global routing;  0.134540s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (127.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029774s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 99904, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.488170s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (166.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.017454s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (179.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 100000, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 100000
PHY-1001 : End DR Iter 2; 0.014574s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.142442s wall, 2.218750s user + 0.312500s system = 2.531250s CPU (118.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.434899s wall, 2.515625s user + 0.343750s system = 2.859375s CPU (117.4%)

RUN-1004 : used memory is 541 MB, reserved memory is 581 MB, peak memory is 789 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1244, pip num: 8295
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 752 valid insts, and 22380 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.025157s wall, 8.265625s user + 0.109375s system = 8.375000s CPU (276.8%)

RUN-1004 : used memory is 541 MB, reserved memory is 581 MB, peak memory is 789 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: net 'G[0]' does not have a driver in source/rtl/my_uart_rx.v(28)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3" in source/rtl/my_uart_rx.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3467/9 useful/useless nets, 3117/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1665 distributor mux.
SYN-1016 : Merged 2346 instances.
SYN-1015 : Optimize round 1, 4988 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1225/616 useful/useless nets, 875/1686 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 1728 better
SYN-1014 : Optimize round 3
SYN-1032 : 1208/0 useful/useless nets, 858/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 1207/0 useful/useless nets, 857/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          695
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 11
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                623
  #LATCH                0
#MACRO_ADD             30
#MACRO_EQ              32
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |72     |623    |63     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1226/0 useful/useless nets, 877/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1458/0 useful/useless nets, 1109/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 260 better
SYN-2501 : Optimize round 2
SYN-1032 : 1399/0 useful/useless nets, 1050/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1032 : 1878/0 useful/useless nets, 1529/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 161 (3.50), #lev = 3 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 399 instances into 165 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1614/0 useful/useless nets, 1265/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 622 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 161 LUT to BLE ...
SYN-4008 : Packed 161 LUT and 92 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1552 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 628/831 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1008  |541   |622   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (333 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 517 instances, 506 slices, 30 macros(190 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3919, tnet num: 1242, tinst num: 517, tnode num: 5234, tedge num: 7227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 666 clock pins, and constraint 1315 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.124088s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (138.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 335479
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1286): len = 275424, overlap = 0
PHY-3002 : Step(1287): len = 244052, overlap = 0
PHY-3002 : Step(1288): len = 228821, overlap = 0
PHY-3002 : Step(1289): len = 217872, overlap = 0
PHY-3002 : Step(1290): len = 210242, overlap = 0
PHY-3002 : Step(1291): len = 202050, overlap = 0
PHY-3002 : Step(1292): len = 195111, overlap = 0
PHY-3002 : Step(1293): len = 186899, overlap = 0
PHY-3002 : Step(1294): len = 179871, overlap = 0
PHY-3002 : Step(1295): len = 172707, overlap = 0
PHY-3002 : Step(1296): len = 166242, overlap = 0
PHY-3002 : Step(1297): len = 159658, overlap = 0
PHY-3002 : Step(1298): len = 153480, overlap = 0
PHY-3002 : Step(1299): len = 146958, overlap = 0
PHY-3002 : Step(1300): len = 140841, overlap = 0
PHY-3002 : Step(1301): len = 134527, overlap = 0
PHY-3002 : Step(1302): len = 128705, overlap = 0
PHY-3002 : Step(1303): len = 123034, overlap = 0
PHY-3002 : Step(1304): len = 117763, overlap = 0
PHY-3002 : Step(1305): len = 111581, overlap = 0
PHY-3002 : Step(1306): len = 106650, overlap = 0
PHY-3002 : Step(1307): len = 101022, overlap = 0
PHY-3002 : Step(1308): len = 95555.4, overlap = 0
PHY-3002 : Step(1309): len = 90388.7, overlap = 0
PHY-3002 : Step(1310): len = 85973.4, overlap = 0
PHY-3002 : Step(1311): len = 80607.5, overlap = 0
PHY-3002 : Step(1312): len = 76133.1, overlap = 0
PHY-3002 : Step(1313): len = 71716.5, overlap = 0
PHY-3002 : Step(1314): len = 67721.9, overlap = 0
PHY-3002 : Step(1315): len = 63440.3, overlap = 0
PHY-3002 : Step(1316): len = 59933.3, overlap = 0
PHY-3002 : Step(1317): len = 56708.6, overlap = 0
PHY-3002 : Step(1318): len = 52924.6, overlap = 0
PHY-3002 : Step(1319): len = 49238.6, overlap = 0
PHY-3002 : Step(1320): len = 46294.6, overlap = 0
PHY-3002 : Step(1321): len = 43093.5, overlap = 0.25
PHY-3002 : Step(1322): len = 38249.5, overlap = 1.25
PHY-3002 : Step(1323): len = 35525.9, overlap = 1.75
PHY-3002 : Step(1324): len = 32598.1, overlap = 2
PHY-3002 : Step(1325): len = 28611.3, overlap = 2.75
PHY-3002 : Step(1326): len = 26661.1, overlap = 3.25
PHY-3002 : Step(1327): len = 25607.2, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3429e-05
PHY-3002 : Step(1328): len = 25136.9, overlap = 3.75
PHY-3002 : Step(1329): len = 26201, overlap = 0
PHY-3002 : Step(1330): len = 25693, overlap = 0.25
PHY-3002 : Step(1331): len = 25129.7, overlap = 0.25
PHY-3002 : Step(1332): len = 24443.2, overlap = 0.75
PHY-3002 : Step(1333): len = 23282.8, overlap = 1.5
PHY-3002 : Step(1334): len = 22620.9, overlap = 3.25
PHY-3002 : Step(1335): len = 21892, overlap = 3.75
PHY-3002 : Step(1336): len = 21048, overlap = 3.5
PHY-3002 : Step(1337): len = 20024.8, overlap = 4.5
PHY-3002 : Step(1338): len = 19059.1, overlap = 5.5
PHY-3002 : Step(1339): len = 18296.1, overlap = 6
PHY-3002 : Step(1340): len = 17460.3, overlap = 6.75
PHY-3002 : Step(1341): len = 16862.3, overlap = 7.75
PHY-3002 : Step(1342): len = 16418.3, overlap = 7.5
PHY-3002 : Step(1343): len = 16176.2, overlap = 7.25
PHY-3002 : Step(1344): len = 15626.2, overlap = 7.5
PHY-3002 : Step(1345): len = 15303.2, overlap = 7.5
PHY-3002 : Step(1346): len = 14869.1, overlap = 7.5
PHY-3002 : Step(1347): len = 14751, overlap = 7
PHY-3002 : Step(1348): len = 14584.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106858
PHY-3002 : Step(1349): len = 14348.4, overlap = 6.5
PHY-3002 : Step(1350): len = 14099, overlap = 6.75
PHY-3002 : Step(1351): len = 14110.4, overlap = 7.5
PHY-3002 : Step(1352): len = 14217.6, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000213716
PHY-3002 : Step(1353): len = 13929.9, overlap = 7
PHY-3002 : Step(1354): len = 13872.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004645s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73881e-06
PHY-3002 : Step(1355): len = 13609.7, overlap = 21
PHY-3002 : Step(1356): len = 13530.2, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47761e-06
PHY-3002 : Step(1357): len = 13298.3, overlap = 22
PHY-3002 : Step(1358): len = 13298.3, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95523e-06
PHY-3002 : Step(1359): len = 13242.7, overlap = 22
PHY-3002 : Step(1360): len = 13242.7, overlap = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63049e-06
PHY-3002 : Step(1361): len = 13259.7, overlap = 47
PHY-3002 : Step(1362): len = 13468.5, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.26099e-06
PHY-3002 : Step(1363): len = 13338.3, overlap = 46
PHY-3002 : Step(1364): len = 13698.2, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31763e-05
PHY-3002 : Step(1365): len = 13604.2, overlap = 45.25
PHY-3002 : Step(1366): len = 15493.6, overlap = 38.75
PHY-3002 : Step(1367): len = 16702.3, overlap = 36.5
PHY-3002 : Step(1368): len = 16773.3, overlap = 34.75
PHY-3002 : Step(1369): len = 17005.2, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63526e-05
PHY-3002 : Step(1370): len = 17004.5, overlap = 31.75
PHY-3002 : Step(1371): len = 18559.5, overlap = 27.25
PHY-3002 : Step(1372): len = 20336.8, overlap = 23
PHY-3002 : Step(1373): len = 20328.1, overlap = 22.5
PHY-3002 : Step(1374): len = 20325.9, overlap = 22
PHY-3002 : Step(1375): len = 20526.9, overlap = 22.5
PHY-3002 : Step(1376): len = 20788.7, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.27051e-05
PHY-3002 : Step(1377): len = 21304.9, overlap = 20.5
PHY-3002 : Step(1378): len = 22228.5, overlap = 18.5
PHY-3002 : Step(1379): len = 22957.9, overlap = 16
PHY-3002 : Step(1380): len = 23057.8, overlap = 16
PHY-3002 : Step(1381): len = 22842.1, overlap = 16
PHY-3002 : Step(1382): len = 22604.9, overlap = 16.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00010541
PHY-3002 : Step(1383): len = 23610.3, overlap = 14
PHY-3002 : Step(1384): len = 23823.5, overlap = 13.5
PHY-3002 : Step(1385): len = 24513.2, overlap = 14.25
PHY-3002 : Step(1386): len = 25007.6, overlap = 13.75
PHY-3002 : Step(1387): len = 25032.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057683s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (108.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000917723
PHY-3002 : Step(1388): len = 30203.9, overlap = 5
PHY-3002 : Step(1389): len = 29313.1, overlap = 5.5
PHY-3002 : Step(1390): len = 28171.1, overlap = 7.5
PHY-3002 : Step(1391): len = 27625.2, overlap = 10
PHY-3002 : Step(1392): len = 27450.4, overlap = 10.75
PHY-3002 : Step(1393): len = 27350.6, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183545
PHY-3002 : Step(1394): len = 27631.2, overlap = 12.5
PHY-3002 : Step(1395): len = 27705.1, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00367089
PHY-3002 : Step(1396): len = 27819.5, overlap = 12.25
PHY-3002 : Step(1397): len = 27838.3, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.3%)

PHY-3001 : Legalized: Len = 29736.4, Over = 0
PHY-3001 : Final: Len = 29736.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44976, over cnt = 39(0%), over = 49, worst = 2
PHY-1002 : len = 45376, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 45616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029099s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.4%)

RUN-1003 : finish command "place" in  2.602929s wall, 4.234375s user + 1.187500s system = 5.421875s CPU (208.3%)

RUN-1004 : used memory is 530 MB, reserved memory is 581 MB, peak memory is 789 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 189 to 154
PHY-1001 : Pin misalignment score is improved from 154 to 154
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 519 instances
RUN-1001 : 253 mslices, 253 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44976, over cnt = 39(0%), over = 49, worst = 2
PHY-1002 : len = 45376, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 45616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033834s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (138.5%)

PHY-1001 : End global routing;  0.131815s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (130.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029652s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 99904, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.490420s wall, 0.718750s user + 0.078125s system = 0.796875s CPU (162.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016893s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (185.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 100000, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 100000
PHY-1001 : End DR Iter 2; 0.012812s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.053665s wall, 2.187500s user + 0.234375s system = 2.421875s CPU (117.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.337742s wall, 2.484375s user + 0.265625s system = 2.750000s CPU (117.6%)

RUN-1004 : used memory is 542 MB, reserved memory is 593 MB, peak memory is 789 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  541   out of  19600    2.76%
#reg                  622   out of  19600    3.17%
#le                  1008
  #lut only           386   out of   1008   38.29%
  #reg only           467   out of   1008   46.33%
  #lut&reg            155   out of   1008   15.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1244, pip num: 8295
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 752 valid insts, and 22380 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.983097s wall, 8.265625s user + 0.093750s system = 8.359375s CPU (280.2%)

RUN-1004 : used memory is 542 MB, reserved memory is 593 MB, peak memory is 789 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.908955s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (102.3%)

RUN-1004 : used memory is 579 MB, reserved memory is 631 MB, peak memory is 789 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.604082s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 608 MB, reserved memory is 662 MB, peak memory is 789 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.065696s wall, 2.296875s user + 0.203125s system = 2.500000s CPU (27.6%)

RUN-1004 : used memory is 548 MB, reserved memory is 600 MB, peak memory is 789 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: net 'G[0]' does not have a driver in source/rtl/my_uart_rx.v(28)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3" in source/rtl/my_uart_rx.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1790/1686 useful/useless nets, 1605/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5695 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/318 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068075s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (137.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1398): len = 143562, overlap = 0
PHY-3002 : Step(1399): len = 128716, overlap = 0
PHY-3002 : Step(1400): len = 119457, overlap = 0
PHY-3002 : Step(1401): len = 113704, overlap = 0
PHY-3002 : Step(1402): len = 108309, overlap = 0
PHY-3002 : Step(1403): len = 103063, overlap = 0
PHY-3002 : Step(1404): len = 98844.5, overlap = 0
PHY-3002 : Step(1405): len = 94290.7, overlap = 0
PHY-3002 : Step(1406): len = 90578.3, overlap = 0
PHY-3002 : Step(1407): len = 86320.5, overlap = 0
PHY-3002 : Step(1408): len = 82706.7, overlap = 0
PHY-3002 : Step(1409): len = 78608.4, overlap = 0
PHY-3002 : Step(1410): len = 74796.3, overlap = 0
PHY-3002 : Step(1411): len = 70949.8, overlap = 0
PHY-3002 : Step(1412): len = 67297.1, overlap = 0
PHY-3002 : Step(1413): len = 63864.8, overlap = 0
PHY-3002 : Step(1414): len = 60519.5, overlap = 0
PHY-3002 : Step(1415): len = 57080.7, overlap = 0
PHY-3002 : Step(1416): len = 53913.6, overlap = 0
PHY-3002 : Step(1417): len = 50610.4, overlap = 0
PHY-3002 : Step(1418): len = 47980.1, overlap = 0
PHY-3002 : Step(1419): len = 45408.8, overlap = 0
PHY-3002 : Step(1420): len = 42953.1, overlap = 0
PHY-3002 : Step(1421): len = 41026.4, overlap = 0
PHY-3002 : Step(1422): len = 38529.5, overlap = 0
PHY-3002 : Step(1423): len = 36587, overlap = 0
PHY-3002 : Step(1424): len = 34746.3, overlap = 0
PHY-3002 : Step(1425): len = 32453.6, overlap = 0.25
PHY-3002 : Step(1426): len = 30754.8, overlap = 0.5
PHY-3002 : Step(1427): len = 28731.8, overlap = 0.75
PHY-3002 : Step(1428): len = 26906.5, overlap = 1.25
PHY-3002 : Step(1429): len = 24868.1, overlap = 2
PHY-3002 : Step(1430): len = 23534.7, overlap = 2.5
PHY-3002 : Step(1431): len = 21792, overlap = 3.25
PHY-3002 : Step(1432): len = 19759.1, overlap = 3.75
PHY-3002 : Step(1433): len = 18495.7, overlap = 5.25
PHY-3002 : Step(1434): len = 16768.4, overlap = 6
PHY-3002 : Step(1435): len = 15209.7, overlap = 6.5
PHY-3002 : Step(1436): len = 14319, overlap = 6.5
PHY-3002 : Step(1437): len = 13579.1, overlap = 6.25
PHY-3002 : Step(1438): len = 12348.3, overlap = 6
PHY-3002 : Step(1439): len = 11763.7, overlap = 5.25
PHY-3002 : Step(1440): len = 11487, overlap = 5.5
PHY-3002 : Step(1441): len = 10159.9, overlap = 3.25
PHY-3002 : Step(1442): len = 9579.6, overlap = 2.75
PHY-3002 : Step(1443): len = 9294, overlap = 2.5
PHY-3002 : Step(1444): len = 8498, overlap = 2.25
PHY-3002 : Step(1445): len = 7948.3, overlap = 2.75
PHY-3002 : Step(1446): len = 7588.6, overlap = 2.25
PHY-3002 : Step(1447): len = 7322.2, overlap = 2.5
PHY-3002 : Step(1448): len = 6926.3, overlap = 3.5
PHY-3002 : Step(1449): len = 6795.2, overlap = 4
PHY-3002 : Step(1450): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(1451): len = 6568.3, overlap = 3.75
PHY-3002 : Step(1452): len = 6453.9, overlap = 3.5
PHY-3002 : Step(1453): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(1454): len = 6282.8, overlap = 3.5
PHY-3002 : Step(1455): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(1456): len = 6219.1, overlap = 12.25
PHY-3002 : Step(1457): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(1458): len = 6162.9, overlap = 12.25
PHY-3002 : Step(1459): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(1460): len = 6141, overlap = 20.25
PHY-3002 : Step(1461): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(1462): len = 6125.3, overlap = 20
PHY-3002 : Step(1463): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(1464): len = 6351.3, overlap = 20.25
PHY-3002 : Step(1465): len = 6822.9, overlap = 20.25
PHY-3002 : Step(1466): len = 7699.4, overlap = 17.5
PHY-3002 : Step(1467): len = 7583.9, overlap = 17.5
PHY-3002 : Step(1468): len = 7666.1, overlap = 17.5
PHY-3002 : Step(1469): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026769s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(1470): len = 17068.9, overlap = 4.5
PHY-3002 : Step(1471): len = 16956.8, overlap = 4.25
PHY-3002 : Step(1472): len = 16449, overlap = 5.5
PHY-3002 : Step(1473): len = 15724, overlap = 7.5
PHY-3002 : Step(1474): len = 15521.6, overlap = 8.25
PHY-3002 : Step(1475): len = 15461.7, overlap = 7
PHY-3002 : Step(1476): len = 15271.3, overlap = 7
PHY-3002 : Step(1477): len = 15213.3, overlap = 7.25
PHY-3002 : Step(1478): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(1479): len = 15363.1, overlap = 7.75
PHY-3002 : Step(1480): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(1481): len = 15464.1, overlap = 7.5
PHY-3002 : Step(1482): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008096s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.0%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021784s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.5%)

RUN-1003 : finish command "place" in  1.801055s wall, 2.687500s user + 0.921875s system = 3.609375s CPU (200.4%)

RUN-1004 : used memory is 531 MB, reserved memory is 584 MB, peak memory is 789 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026814s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.3%)

PHY-1001 : End global routing;  0.118716s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (118.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.359810s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (152.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.022307s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (140.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012020s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.011772s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (265.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.837729s wall, 1.859375s user + 0.281250s system = 2.140625s CPU (116.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.082714s wall, 2.125000s user + 0.312500s system = 2.437500s CPU (117.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 615 MB, peak memory is 789 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12079 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.976624s wall, 5.015625s user + 0.093750s system = 5.109375s CPU (258.5%)

RUN-1004 : used memory is 562 MB, reserved memory is 615 MB, peak memory is 789 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.895705s wall, 1.828125s user + 0.125000s system = 1.953125s CPU (103.0%)

RUN-1004 : used memory is 617 MB, reserved memory is 672 MB, peak memory is 789 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.610489s wall, 0.281250s user + 0.265625s system = 0.546875s CPU (8.3%)

RUN-1004 : used memory is 646 MB, reserved memory is 703 MB, peak memory is 789 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.057006s wall, 2.250000s user + 0.468750s system = 2.718750s CPU (30.0%)

RUN-1004 : used memory is 585 MB, reserved memory is 640 MB, peak memory is 789 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u16
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3462/1142 useful/useless nets, 3109/990 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 381 onehot mux instances.
SYN-1020 : Optimized 1315 distributor mux.
SYN-1016 : Merged 2327 instances.
SYN-1015 : Optimize round 1, 6745 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/1191 useful/useless nets, 472/2094 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 2705 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067651s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1483): len = 143562, overlap = 0
PHY-3002 : Step(1484): len = 128716, overlap = 0
PHY-3002 : Step(1485): len = 119457, overlap = 0
PHY-3002 : Step(1486): len = 113704, overlap = 0
PHY-3002 : Step(1487): len = 108309, overlap = 0
PHY-3002 : Step(1488): len = 103063, overlap = 0
PHY-3002 : Step(1489): len = 98844.5, overlap = 0
PHY-3002 : Step(1490): len = 94290.7, overlap = 0
PHY-3002 : Step(1491): len = 90578.3, overlap = 0
PHY-3002 : Step(1492): len = 86320.5, overlap = 0
PHY-3002 : Step(1493): len = 82706.7, overlap = 0
PHY-3002 : Step(1494): len = 78608.4, overlap = 0
PHY-3002 : Step(1495): len = 74796.3, overlap = 0
PHY-3002 : Step(1496): len = 70949.8, overlap = 0
PHY-3002 : Step(1497): len = 67297.1, overlap = 0
PHY-3002 : Step(1498): len = 63864.8, overlap = 0
PHY-3002 : Step(1499): len = 60519.5, overlap = 0
PHY-3002 : Step(1500): len = 57080.7, overlap = 0
PHY-3002 : Step(1501): len = 53913.6, overlap = 0
PHY-3002 : Step(1502): len = 50610.4, overlap = 0
PHY-3002 : Step(1503): len = 47980.1, overlap = 0
PHY-3002 : Step(1504): len = 45408.8, overlap = 0
PHY-3002 : Step(1505): len = 42953.1, overlap = 0
PHY-3002 : Step(1506): len = 41026.4, overlap = 0
PHY-3002 : Step(1507): len = 38529.5, overlap = 0
PHY-3002 : Step(1508): len = 36587, overlap = 0
PHY-3002 : Step(1509): len = 34746.3, overlap = 0
PHY-3002 : Step(1510): len = 32453.6, overlap = 0.25
PHY-3002 : Step(1511): len = 30754.8, overlap = 0.5
PHY-3002 : Step(1512): len = 28731.8, overlap = 0.75
PHY-3002 : Step(1513): len = 26906.5, overlap = 1.25
PHY-3002 : Step(1514): len = 24868.1, overlap = 2
PHY-3002 : Step(1515): len = 23534.7, overlap = 2.5
PHY-3002 : Step(1516): len = 21792, overlap = 3.25
PHY-3002 : Step(1517): len = 19759.1, overlap = 3.75
PHY-3002 : Step(1518): len = 18495.7, overlap = 5.25
PHY-3002 : Step(1519): len = 16768.4, overlap = 6
PHY-3002 : Step(1520): len = 15209.7, overlap = 6.5
PHY-3002 : Step(1521): len = 14319, overlap = 6.5
PHY-3002 : Step(1522): len = 13579.1, overlap = 6.25
PHY-3002 : Step(1523): len = 12348.3, overlap = 6
PHY-3002 : Step(1524): len = 11763.7, overlap = 5.25
PHY-3002 : Step(1525): len = 11487, overlap = 5.5
PHY-3002 : Step(1526): len = 10159.9, overlap = 3.25
PHY-3002 : Step(1527): len = 9579.6, overlap = 2.75
PHY-3002 : Step(1528): len = 9294, overlap = 2.5
PHY-3002 : Step(1529): len = 8498, overlap = 2.25
PHY-3002 : Step(1530): len = 7948.3, overlap = 2.75
PHY-3002 : Step(1531): len = 7588.6, overlap = 2.25
PHY-3002 : Step(1532): len = 7322.2, overlap = 2.5
PHY-3002 : Step(1533): len = 6926.3, overlap = 3.5
PHY-3002 : Step(1534): len = 6795.2, overlap = 4
PHY-3002 : Step(1535): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(1536): len = 6568.3, overlap = 3.75
PHY-3002 : Step(1537): len = 6453.9, overlap = 3.5
PHY-3002 : Step(1538): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(1539): len = 6282.8, overlap = 3.5
PHY-3002 : Step(1540): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006233s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (250.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(1541): len = 6219.1, overlap = 12.25
PHY-3002 : Step(1542): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(1543): len = 6162.9, overlap = 12.25
PHY-3002 : Step(1544): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(1545): len = 6141, overlap = 20.25
PHY-3002 : Step(1546): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(1547): len = 6125.3, overlap = 20
PHY-3002 : Step(1548): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(1549): len = 6351.3, overlap = 20.25
PHY-3002 : Step(1550): len = 6822.9, overlap = 20.25
PHY-3002 : Step(1551): len = 7699.4, overlap = 17.5
PHY-3002 : Step(1552): len = 7583.9, overlap = 17.5
PHY-3002 : Step(1553): len = 7666.1, overlap = 17.5
PHY-3002 : Step(1554): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027492s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(1555): len = 17068.9, overlap = 4.5
PHY-3002 : Step(1556): len = 16956.8, overlap = 4.25
PHY-3002 : Step(1557): len = 16449, overlap = 5.5
PHY-3002 : Step(1558): len = 15724, overlap = 7.5
PHY-3002 : Step(1559): len = 15521.6, overlap = 8.25
PHY-3002 : Step(1560): len = 15461.7, overlap = 7
PHY-3002 : Step(1561): len = 15271.3, overlap = 7
PHY-3002 : Step(1562): len = 15213.3, overlap = 7.25
PHY-3002 : Step(1563): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(1564): len = 15363.1, overlap = 7.75
PHY-3002 : Step(1565): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(1566): len = 15464.1, overlap = 7.5
PHY-3002 : Step(1567): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.7%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022977s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (204.0%)

RUN-1003 : finish command "place" in  1.851788s wall, 2.968750s user + 0.859375s system = 3.828125s CPU (206.7%)

RUN-1004 : used memory is 592 MB, reserved memory is 643 MB, peak memory is 789 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028426s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (109.9%)

PHY-1001 : End global routing;  0.121066s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (142.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023459s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.336554s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (157.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.022478s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (278.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013671s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (228.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.011867s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (263.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.757762s wall, 1.828125s user + 0.312500s system = 2.140625s CPU (121.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.012156s wall, 2.062500s user + 0.375000s system = 2.437500s CPU (121.1%)

RUN-1004 : used memory is 610 MB, reserved memory is 662 MB, peak memory is 829 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12079 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.002117s wall, 5.078125s user + 0.093750s system = 5.171875s CPU (258.3%)

RUN-1004 : used memory is 611 MB, reserved memory is 662 MB, peak memory is 829 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.880757s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (102.2%)

RUN-1004 : used memory is 643 MB, reserved memory is 695 MB, peak memory is 829 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.617648s wall, 0.328125s user + 0.187500s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 666 MB, reserved memory is 721 MB, peak memory is 829 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.048209s wall, 2.359375s user + 0.312500s system = 2.671875s CPU (29.5%)

RUN-1004 : used memory is 609 MB, reserved memory is 662 MB, peak memory is 829 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u16
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3462/1142 useful/useless nets, 3109/990 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 381 onehot mux instances.
SYN-1020 : Optimized 1315 distributor mux.
SYN-1016 : Merged 2327 instances.
SYN-1015 : Optimize round 1, 6745 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/1191 useful/useless nets, 472/2094 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 2705 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076828s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (162.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1568): len = 143562, overlap = 0
PHY-3002 : Step(1569): len = 128716, overlap = 0
PHY-3002 : Step(1570): len = 119457, overlap = 0
PHY-3002 : Step(1571): len = 113704, overlap = 0
PHY-3002 : Step(1572): len = 108309, overlap = 0
PHY-3002 : Step(1573): len = 103063, overlap = 0
PHY-3002 : Step(1574): len = 98844.5, overlap = 0
PHY-3002 : Step(1575): len = 94290.7, overlap = 0
PHY-3002 : Step(1576): len = 90578.3, overlap = 0
PHY-3002 : Step(1577): len = 86320.5, overlap = 0
PHY-3002 : Step(1578): len = 82706.7, overlap = 0
PHY-3002 : Step(1579): len = 78608.4, overlap = 0
PHY-3002 : Step(1580): len = 74796.3, overlap = 0
PHY-3002 : Step(1581): len = 70949.8, overlap = 0
PHY-3002 : Step(1582): len = 67297.1, overlap = 0
PHY-3002 : Step(1583): len = 63864.8, overlap = 0
PHY-3002 : Step(1584): len = 60519.5, overlap = 0
PHY-3002 : Step(1585): len = 57080.7, overlap = 0
PHY-3002 : Step(1586): len = 53913.6, overlap = 0
PHY-3002 : Step(1587): len = 50610.4, overlap = 0
PHY-3002 : Step(1588): len = 47980.1, overlap = 0
PHY-3002 : Step(1589): len = 45408.8, overlap = 0
PHY-3002 : Step(1590): len = 42953.1, overlap = 0
PHY-3002 : Step(1591): len = 41026.4, overlap = 0
PHY-3002 : Step(1592): len = 38529.5, overlap = 0
PHY-3002 : Step(1593): len = 36587, overlap = 0
PHY-3002 : Step(1594): len = 34746.3, overlap = 0
PHY-3002 : Step(1595): len = 32453.6, overlap = 0.25
PHY-3002 : Step(1596): len = 30754.8, overlap = 0.5
PHY-3002 : Step(1597): len = 28731.8, overlap = 0.75
PHY-3002 : Step(1598): len = 26906.5, overlap = 1.25
PHY-3002 : Step(1599): len = 24868.1, overlap = 2
PHY-3002 : Step(1600): len = 23534.7, overlap = 2.5
PHY-3002 : Step(1601): len = 21792, overlap = 3.25
PHY-3002 : Step(1602): len = 19759.1, overlap = 3.75
PHY-3002 : Step(1603): len = 18495.7, overlap = 5.25
PHY-3002 : Step(1604): len = 16768.4, overlap = 6
PHY-3002 : Step(1605): len = 15209.7, overlap = 6.5
PHY-3002 : Step(1606): len = 14319, overlap = 6.5
PHY-3002 : Step(1607): len = 13579.1, overlap = 6.25
PHY-3002 : Step(1608): len = 12348.3, overlap = 6
PHY-3002 : Step(1609): len = 11763.7, overlap = 5.25
PHY-3002 : Step(1610): len = 11487, overlap = 5.5
PHY-3002 : Step(1611): len = 10159.9, overlap = 3.25
PHY-3002 : Step(1612): len = 9579.6, overlap = 2.75
PHY-3002 : Step(1613): len = 9294, overlap = 2.5
PHY-3002 : Step(1614): len = 8498, overlap = 2.25
PHY-3002 : Step(1615): len = 7948.3, overlap = 2.75
PHY-3002 : Step(1616): len = 7588.6, overlap = 2.25
PHY-3002 : Step(1617): len = 7322.2, overlap = 2.5
PHY-3002 : Step(1618): len = 6926.3, overlap = 3.5
PHY-3002 : Step(1619): len = 6795.2, overlap = 4
PHY-3002 : Step(1620): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(1621): len = 6568.3, overlap = 3.75
PHY-3002 : Step(1622): len = 6453.9, overlap = 3.5
PHY-3002 : Step(1623): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(1624): len = 6282.8, overlap = 3.5
PHY-3002 : Step(1625): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004996s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(1626): len = 6219.1, overlap = 12.25
PHY-3002 : Step(1627): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(1628): len = 6162.9, overlap = 12.25
PHY-3002 : Step(1629): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(1630): len = 6141, overlap = 20.25
PHY-3002 : Step(1631): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(1632): len = 6125.3, overlap = 20
PHY-3002 : Step(1633): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(1634): len = 6351.3, overlap = 20.25
PHY-3002 : Step(1635): len = 6822.9, overlap = 20.25
PHY-3002 : Step(1636): len = 7699.4, overlap = 17.5
PHY-3002 : Step(1637): len = 7583.9, overlap = 17.5
PHY-3002 : Step(1638): len = 7666.1, overlap = 17.5
PHY-3002 : Step(1639): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027291s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (171.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(1640): len = 17068.9, overlap = 4.5
PHY-3002 : Step(1641): len = 16956.8, overlap = 4.25
PHY-3002 : Step(1642): len = 16449, overlap = 5.5
PHY-3002 : Step(1643): len = 15724, overlap = 7.5
PHY-3002 : Step(1644): len = 15521.6, overlap = 8.25
PHY-3002 : Step(1645): len = 15461.7, overlap = 7
PHY-3002 : Step(1646): len = 15271.3, overlap = 7
PHY-3002 : Step(1647): len = 15213.3, overlap = 7.25
PHY-3002 : Step(1648): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(1649): len = 15363.1, overlap = 7.75
PHY-3002 : Step(1650): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(1651): len = 15464.1, overlap = 7.5
PHY-3002 : Step(1652): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.1%)

RUN-1003 : finish command "place" in  1.804356s wall, 2.859375s user + 0.875000s system = 3.734375s CPU (207.0%)

RUN-1004 : used memory is 608 MB, reserved memory is 660 MB, peak memory is 829 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028700s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.9%)

PHY-1001 : End global routing;  0.114475s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023106s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.336007s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (139.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.024328s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012195s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (256.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.012729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (245.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.760077s wall, 1.812500s user + 0.171875s system = 1.984375s CPU (112.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.007053s wall, 2.093750s user + 0.171875s system = 2.265625s CPU (112.9%)

RUN-1004 : used memory is 586 MB, reserved memory is 637 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12079 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.028761s wall, 5.125000s user + 0.171875s system = 5.296875s CPU (261.1%)

RUN-1004 : used memory is 589 MB, reserved memory is 639 MB, peak memory is 844 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.878601s wall, 1.859375s user + 0.078125s system = 1.937500s CPU (103.1%)

RUN-1004 : used memory is 631 MB, reserved memory is 682 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.592000s wall, 0.390625s user + 0.406250s system = 0.796875s CPU (12.1%)

RUN-1004 : used memory is 655 MB, reserved memory is 707 MB, peak memory is 844 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.024345s wall, 2.406250s user + 0.546875s system = 2.953125s CPU (32.7%)

RUN-1004 : used memory is 600 MB, reserved memory is 654 MB, peak memory is 844 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-8007 ERROR: illegal character in binary number in source/rtl/my_uart_rx.v(196)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(220)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u16
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3462/1142 useful/useless nets, 3109/990 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 381 onehot mux instances.
SYN-1020 : Optimized 1315 distributor mux.
SYN-1016 : Merged 2327 instances.
SYN-1015 : Optimize round 1, 6745 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 657/1191 useful/useless nets, 472/2094 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 2705 better
SYN-1014 : Optimize round 3
SYN-1032 : 646/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 96 (3.51), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 860/0 useful/useless nets, 676/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 331/439 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (175 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2084, tnet num: 654, tinst num: 273, tnode num: 2774, tedge num: 3844.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 350 clock pins, and constraint 690 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071611s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (152.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192378
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1653): len = 143562, overlap = 0
PHY-3002 : Step(1654): len = 128716, overlap = 0
PHY-3002 : Step(1655): len = 119457, overlap = 0
PHY-3002 : Step(1656): len = 113704, overlap = 0
PHY-3002 : Step(1657): len = 108309, overlap = 0
PHY-3002 : Step(1658): len = 103063, overlap = 0
PHY-3002 : Step(1659): len = 98844.5, overlap = 0
PHY-3002 : Step(1660): len = 94290.7, overlap = 0
PHY-3002 : Step(1661): len = 90578.3, overlap = 0
PHY-3002 : Step(1662): len = 86320.5, overlap = 0
PHY-3002 : Step(1663): len = 82706.7, overlap = 0
PHY-3002 : Step(1664): len = 78608.4, overlap = 0
PHY-3002 : Step(1665): len = 74796.3, overlap = 0
PHY-3002 : Step(1666): len = 70949.8, overlap = 0
PHY-3002 : Step(1667): len = 67297.1, overlap = 0
PHY-3002 : Step(1668): len = 63864.8, overlap = 0
PHY-3002 : Step(1669): len = 60519.5, overlap = 0
PHY-3002 : Step(1670): len = 57080.7, overlap = 0
PHY-3002 : Step(1671): len = 53913.6, overlap = 0
PHY-3002 : Step(1672): len = 50610.4, overlap = 0
PHY-3002 : Step(1673): len = 47980.1, overlap = 0
PHY-3002 : Step(1674): len = 45408.8, overlap = 0
PHY-3002 : Step(1675): len = 42953.1, overlap = 0
PHY-3002 : Step(1676): len = 41026.4, overlap = 0
PHY-3002 : Step(1677): len = 38529.5, overlap = 0
PHY-3002 : Step(1678): len = 36587, overlap = 0
PHY-3002 : Step(1679): len = 34746.3, overlap = 0
PHY-3002 : Step(1680): len = 32453.6, overlap = 0.25
PHY-3002 : Step(1681): len = 30754.8, overlap = 0.5
PHY-3002 : Step(1682): len = 28731.8, overlap = 0.75
PHY-3002 : Step(1683): len = 26906.5, overlap = 1.25
PHY-3002 : Step(1684): len = 24868.1, overlap = 2
PHY-3002 : Step(1685): len = 23534.7, overlap = 2.5
PHY-3002 : Step(1686): len = 21792, overlap = 3.25
PHY-3002 : Step(1687): len = 19759.1, overlap = 3.75
PHY-3002 : Step(1688): len = 18495.7, overlap = 5.25
PHY-3002 : Step(1689): len = 16768.4, overlap = 6
PHY-3002 : Step(1690): len = 15209.7, overlap = 6.5
PHY-3002 : Step(1691): len = 14319, overlap = 6.5
PHY-3002 : Step(1692): len = 13579.1, overlap = 6.25
PHY-3002 : Step(1693): len = 12348.3, overlap = 6
PHY-3002 : Step(1694): len = 11763.7, overlap = 5.25
PHY-3002 : Step(1695): len = 11487, overlap = 5.5
PHY-3002 : Step(1696): len = 10159.9, overlap = 3.25
PHY-3002 : Step(1697): len = 9579.6, overlap = 2.75
PHY-3002 : Step(1698): len = 9294, overlap = 2.5
PHY-3002 : Step(1699): len = 8498, overlap = 2.25
PHY-3002 : Step(1700): len = 7948.3, overlap = 2.75
PHY-3002 : Step(1701): len = 7588.6, overlap = 2.25
PHY-3002 : Step(1702): len = 7322.2, overlap = 2.5
PHY-3002 : Step(1703): len = 6926.3, overlap = 3.5
PHY-3002 : Step(1704): len = 6795.2, overlap = 4
PHY-3002 : Step(1705): len = 6684.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000564497
PHY-3002 : Step(1706): len = 6568.3, overlap = 3.75
PHY-3002 : Step(1707): len = 6453.9, overlap = 3.5
PHY-3002 : Step(1708): len = 6322.7, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112899
PHY-3002 : Step(1709): len = 6282.8, overlap = 3.5
PHY-3002 : Step(1710): len = 6282.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005021s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (622.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7424e-06
PHY-3002 : Step(1711): len = 6219.1, overlap = 12.25
PHY-3002 : Step(1712): len = 6226, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4848e-06
PHY-3002 : Step(1713): len = 6162.9, overlap = 12.25
PHY-3002 : Step(1714): len = 6182.3, overlap = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93516e-06
PHY-3002 : Step(1715): len = 6141, overlap = 20.25
PHY-3002 : Step(1716): len = 6239.5, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87031e-06
PHY-3002 : Step(1717): len = 6125.3, overlap = 20
PHY-3002 : Step(1718): len = 6413.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64732e-05
PHY-3002 : Step(1719): len = 6351.3, overlap = 20.25
PHY-3002 : Step(1720): len = 6822.9, overlap = 20.25
PHY-3002 : Step(1721): len = 7699.4, overlap = 17.5
PHY-3002 : Step(1722): len = 7583.9, overlap = 17.5
PHY-3002 : Step(1723): len = 7666.1, overlap = 17.5
PHY-3002 : Step(1724): len = 7781.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032468s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (144.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501526
PHY-3002 : Step(1725): len = 17068.9, overlap = 4.5
PHY-3002 : Step(1726): len = 16956.8, overlap = 4.25
PHY-3002 : Step(1727): len = 16449, overlap = 5.5
PHY-3002 : Step(1728): len = 15724, overlap = 7.5
PHY-3002 : Step(1729): len = 15521.6, overlap = 8.25
PHY-3002 : Step(1730): len = 15461.7, overlap = 7
PHY-3002 : Step(1731): len = 15271.3, overlap = 7
PHY-3002 : Step(1732): len = 15213.3, overlap = 7.25
PHY-3002 : Step(1733): len = 15208, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100305
PHY-3002 : Step(1734): len = 15363.1, overlap = 7.75
PHY-3002 : Step(1735): len = 15382.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0020061
PHY-3002 : Step(1736): len = 15464.1, overlap = 7.5
PHY-3002 : Step(1737): len = 15507, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008380s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17025, Over = 0
PHY-3001 : Final: Len = 17025, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021212s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.3%)

RUN-1003 : finish command "place" in  1.810461s wall, 2.609375s user + 0.937500s system = 3.546875s CPU (195.9%)

RUN-1004 : used memory is 572 MB, reserved memory is 636 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 656 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22912, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 23168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023191s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (134.7%)

PHY-1001 : End global routing;  0.118832s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (131.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023071s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (135.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53000, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.346848s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (121.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.022977s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (272.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52920
PHY-1001 : End DR Iter 3; 0.010638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.831346s wall, 1.750000s user + 0.281250s system = 2.031250s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.087372s wall, 2.046875s user + 0.296875s system = 2.343750s CPU (112.3%)

RUN-1004 : used memory is 591 MB, reserved memory is 655 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   523
  #lut only           200   out of    523   38.24%
  #reg only           234   out of    523   44.74%
  #lut&reg             89   out of    523   17.02%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 656, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 477 valid insts, and 12079 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.017946s wall, 5.000000s user + 0.125000s system = 5.125000s CPU (254.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 655 MB, peak memory is 844 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.908663s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (102.3%)

RUN-1004 : used memory is 644 MB, reserved memory is 707 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.677944s wall, 0.437500s user + 0.265625s system = 0.703125s CPU (10.5%)

RUN-1004 : used memory is 657 MB, reserved memory is 721 MB, peak memory is 844 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.138446s wall, 2.453125s user + 0.453125s system = 2.906250s CPU (31.8%)

RUN-1004 : used memory is 608 MB, reserved memory is 672 MB, peak memory is 844 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 256/3213 useful/useless nets, 221/2896 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 27 distributor mux.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 1, 6213 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 177/50 useful/useless nets, 142/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 59 better
SYN-1014 : Optimize round 3
SYN-1032 : 176/0 useful/useless nets, 141/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           83
  #and                 12
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 60
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               7
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |23     |60     |12     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 190/0 useful/useless nets, 156/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 267/0 useful/useless nets, 233/0 useful/useless insts
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 76 better
SYN-2501 : Optimize round 2
SYN-1032 : 259/0 useful/useless nets, 225/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 311/0 useful/useless nets, 277/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 66 (3.61), #lev = 3 (2.41)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 164 instances into 68 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 209/0 useful/useless nets, 175/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 59 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 6 SEQ (80 nodes)...
SYN-4005 : Packed 6 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 79/105 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   94   out of  19600    0.48%
#reg                   59   out of  19600    0.30%
#le                   107
  #lut only            48   out of    107   44.86%
  #reg only            13   out of    107   12.15%
  #lut&reg             46   out of    107   42.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |107   |94    |59    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (40 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 66 instances
RUN-1001 : 27 mslices, 27 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 146 nets
RUN-1001 : 82 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 64 instances, 54 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 544, tnet num: 144, tinst num: 64, tnode num: 695, tedge num: 915.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 151 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019954s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49353
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1738): len = 34369.7, overlap = 0
PHY-3002 : Step(1739): len = 24971.5, overlap = 0
PHY-3002 : Step(1740): len = 21236, overlap = 0
PHY-3002 : Step(1741): len = 18665.1, overlap = 0
PHY-3002 : Step(1742): len = 16269.1, overlap = 0
PHY-3002 : Step(1743): len = 13569.8, overlap = 0
PHY-3002 : Step(1744): len = 11743.7, overlap = 0
PHY-3002 : Step(1745): len = 10934.9, overlap = 0
PHY-3002 : Step(1746): len = 9645, overlap = 0
PHY-3002 : Step(1747): len = 8863.4, overlap = 0
PHY-3002 : Step(1748): len = 7956.3, overlap = 0
PHY-3002 : Step(1749): len = 7328, overlap = 0
PHY-3002 : Step(1750): len = 6680.7, overlap = 0
PHY-3002 : Step(1751): len = 5935.9, overlap = 0
PHY-3002 : Step(1752): len = 5156.3, overlap = 0
PHY-3002 : Step(1753): len = 4582.4, overlap = 0
PHY-3002 : Step(1754): len = 4066.8, overlap = 0
PHY-3002 : Step(1755): len = 3908.1, overlap = 0
PHY-3002 : Step(1756): len = 3836.7, overlap = 0
PHY-3002 : Step(1757): len = 3933.8, overlap = 0
PHY-3002 : Step(1758): len = 3836.4, overlap = 0
PHY-3002 : Step(1759): len = 3827.3, overlap = 0
PHY-3002 : Step(1760): len = 3690, overlap = 0
PHY-3002 : Step(1761): len = 3653.8, overlap = 0
PHY-3002 : Step(1762): len = 3495.4, overlap = 0
PHY-3002 : Step(1763): len = 3436.1, overlap = 0
PHY-3002 : Step(1764): len = 3436.1, overlap = 0
PHY-3002 : Step(1765): len = 3407, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1766): len = 3367.8, overlap = 0
PHY-3002 : Step(1767): len = 3366.2, overlap = 0
PHY-3002 : Step(1768): len = 3369.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263626
PHY-3002 : Step(1769): len = 3391.8, overlap = 3.5
PHY-3002 : Step(1770): len = 3435.7, overlap = 3.75
PHY-3002 : Step(1771): len = 3480, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019113s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1772): len = 4441.4, overlap = 1.5
PHY-3002 : Step(1773): len = 4125.8, overlap = 2
PHY-3002 : Step(1774): len = 3786.3, overlap = 2.25
PHY-3002 : Step(1775): len = 3503.1, overlap = 3.5
PHY-3002 : Step(1776): len = 3417.1, overlap = 3
PHY-3002 : Step(1777): len = 3413.3, overlap = 3
PHY-3002 : Step(1778): len = 3353, overlap = 3.25
PHY-3002 : Step(1779): len = 3347, overlap = 3
PHY-3002 : Step(1780): len = 3290, overlap = 2.75
PHY-3002 : Step(1781): len = 3265.9, overlap = 3
PHY-3002 : Step(1782): len = 3247.8, overlap = 2.5
PHY-3002 : Step(1783): len = 3246.4, overlap = 2.75
PHY-3002 : Step(1784): len = 3219.5, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00407223
PHY-3002 : Step(1785): len = 3209.2, overlap = 2.75
PHY-3002 : Step(1786): len = 3196.4, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4121, Over = 0
PHY-3001 : Final: Len = 4121, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5496, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 5528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018213s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.8%)

RUN-1003 : finish command "place" in  1.007920s wall, 1.625000s user + 0.453125s system = 2.078125s CPU (206.2%)

RUN-1004 : used memory is 603 MB, reserved memory is 671 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 81 to 55
PHY-1001 : Pin misalignment score is improved from 55 to 55
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 66 instances
RUN-1001 : 27 mslices, 27 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 146 nets
RUN-1001 : 82 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5496, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 5528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021987s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (213.2%)

PHY-1001 : End global routing;  0.111487s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (140.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018821s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 20464, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.196116s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (143.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 20456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20456
PHY-1001 : End DR Iter 2; 0.006554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.500079s wall, 1.531250s user + 0.187500s system = 1.718750s CPU (114.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.721076s wall, 1.750000s user + 0.234375s system = 1.984375s CPU (115.3%)

RUN-1004 : used memory is 621 MB, reserved memory is 689 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   94   out of  19600    0.48%
#reg                   59   out of  19600    0.30%
#le                   107
  #lut only            48   out of    107   44.86%
  #reg only            13   out of    107   12.15%
  #lut&reg             46   out of    107   42.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 66
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 146, pip num: 1296
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 314 valid insts, and 3399 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.222879s wall, 2.921875s user + 0.093750s system = 3.015625s CPU (246.6%)

RUN-1004 : used memory is 622 MB, reserved memory is 689 MB, peak memory is 844 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 256/3213 useful/useless nets, 221/2896 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 27 distributor mux.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 1, 6213 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 177/50 useful/useless nets, 142/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 59 better
SYN-1014 : Optimize round 3
SYN-1032 : 176/0 useful/useless nets, 141/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           83
  #and                 12
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 60
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               7
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |23     |60     |12     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 190/0 useful/useless nets, 156/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 267/0 useful/useless nets, 233/0 useful/useless insts
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 76 better
SYN-2501 : Optimize round 2
SYN-1032 : 259/0 useful/useless nets, 225/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 311/0 useful/useless nets, 277/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 66 (3.61), #lev = 3 (2.41)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 164 instances into 68 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 209/0 useful/useless nets, 175/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 59 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 66 LUT to BLE ...
SYN-4008 : Packed 66 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 6 SEQ (80 nodes)...
SYN-4005 : Packed 6 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 79/105 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   94   out of  19600    0.48%
#reg                   59   out of  19600    0.30%
#le                   107
  #lut only            48   out of    107   44.86%
  #reg only            13   out of    107   12.15%
  #lut&reg             46   out of    107   42.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |107   |94    |59    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (40 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 66 instances
RUN-1001 : 27 mslices, 27 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 146 nets
RUN-1001 : 82 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 64 instances, 54 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 544, tnet num: 144, tinst num: 64, tnode num: 695, tedge num: 915.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 151 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49353
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1787): len = 34369.7, overlap = 0
PHY-3002 : Step(1788): len = 24971.5, overlap = 0
PHY-3002 : Step(1789): len = 21236, overlap = 0
PHY-3002 : Step(1790): len = 18665.1, overlap = 0
PHY-3002 : Step(1791): len = 16269.1, overlap = 0
PHY-3002 : Step(1792): len = 13569.8, overlap = 0
PHY-3002 : Step(1793): len = 11743.7, overlap = 0
PHY-3002 : Step(1794): len = 10934.9, overlap = 0
PHY-3002 : Step(1795): len = 9645, overlap = 0
PHY-3002 : Step(1796): len = 8863.4, overlap = 0
PHY-3002 : Step(1797): len = 7956.3, overlap = 0
PHY-3002 : Step(1798): len = 7328, overlap = 0
PHY-3002 : Step(1799): len = 6680.7, overlap = 0
PHY-3002 : Step(1800): len = 5935.9, overlap = 0
PHY-3002 : Step(1801): len = 5156.3, overlap = 0
PHY-3002 : Step(1802): len = 4582.4, overlap = 0
PHY-3002 : Step(1803): len = 4066.8, overlap = 0
PHY-3002 : Step(1804): len = 3908.1, overlap = 0
PHY-3002 : Step(1805): len = 3836.7, overlap = 0
PHY-3002 : Step(1806): len = 3933.8, overlap = 0
PHY-3002 : Step(1807): len = 3836.4, overlap = 0
PHY-3002 : Step(1808): len = 3827.3, overlap = 0
PHY-3002 : Step(1809): len = 3690, overlap = 0
PHY-3002 : Step(1810): len = 3653.8, overlap = 0
PHY-3002 : Step(1811): len = 3495.4, overlap = 0
PHY-3002 : Step(1812): len = 3436.1, overlap = 0
PHY-3002 : Step(1813): len = 3436.1, overlap = 0
PHY-3002 : Step(1814): len = 3407, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1815): len = 3367.8, overlap = 0
PHY-3002 : Step(1816): len = 3366.2, overlap = 0
PHY-3002 : Step(1817): len = 3369.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263626
PHY-3002 : Step(1818): len = 3391.8, overlap = 3.5
PHY-3002 : Step(1819): len = 3435.7, overlap = 3.75
PHY-3002 : Step(1820): len = 3480, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020962s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (149.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1821): len = 4441.4, overlap = 1.5
PHY-3002 : Step(1822): len = 4125.8, overlap = 2
PHY-3002 : Step(1823): len = 3786.3, overlap = 2.25
PHY-3002 : Step(1824): len = 3503.1, overlap = 3.5
PHY-3002 : Step(1825): len = 3417.1, overlap = 3
PHY-3002 : Step(1826): len = 3413.3, overlap = 3
PHY-3002 : Step(1827): len = 3353, overlap = 3.25
PHY-3002 : Step(1828): len = 3347, overlap = 3
PHY-3002 : Step(1829): len = 3290, overlap = 2.75
PHY-3002 : Step(1830): len = 3265.9, overlap = 3
PHY-3002 : Step(1831): len = 3247.8, overlap = 2.5
PHY-3002 : Step(1832): len = 3246.4, overlap = 2.75
PHY-3002 : Step(1833): len = 3219.5, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00407223
PHY-3002 : Step(1834): len = 3209.2, overlap = 2.75
PHY-3002 : Step(1835): len = 3196.4, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008883s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.9%)

PHY-3001 : Legalized: Len = 4121, Over = 0
PHY-3001 : Final: Len = 4121, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5496, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 5528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017782s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (175.7%)

RUN-1003 : finish command "place" in  1.079593s wall, 1.468750s user + 0.546875s system = 2.015625s CPU (186.7%)

RUN-1004 : used memory is 622 MB, reserved memory is 688 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 81 to 55
PHY-1001 : Pin misalignment score is improved from 55 to 55
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 66 instances
RUN-1001 : 27 mslices, 27 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 146 nets
RUN-1001 : 82 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5496, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 5528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024551s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (190.9%)

PHY-1001 : End global routing;  0.121566s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (154.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020625s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 20464, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.206147s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (144.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 20456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20456
PHY-1001 : End DR Iter 2; 0.014983s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.697091s wall, 1.609375s user + 0.156250s system = 1.765625s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.929945s wall, 1.921875s user + 0.156250s system = 2.078125s CPU (107.7%)

RUN-1004 : used memory is 629 MB, reserved memory is 695 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   94   out of  19600    0.48%
#reg                   59   out of  19600    0.30%
#le                   107
  #lut only            48   out of    107   44.86%
  #reg only            13   out of    107   12.15%
  #lut&reg             46   out of    107   42.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 66
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 146, pip num: 1296
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 314 valid insts, and 3399 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.288888s wall, 3.031250s user + 0.109375s system = 3.140625s CPU (243.7%)

RUN-1004 : used memory is 629 MB, reserved memory is 695 MB, peak memory is 844 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.103245s wall, 2.125000s user + 0.031250s system = 2.156250s CPU (102.5%)

RUN-1004 : used memory is 671 MB, reserved memory is 737 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.588639s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 679 MB, reserved memory is 745 MB, peak memory is 844 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.242597s wall, 2.546875s user + 0.062500s system = 2.609375s CPU (28.2%)

RUN-1004 : used memory is 633 MB, reserved memory is 700 MB, peak memory is 844 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 697/2812 useful/useless nets, 662/2495 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 9 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 442 instances.
SYN-1015 : Optimize round 1, 6165 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 292/135 useful/useless nets, 257/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 311 better
SYN-1014 : Optimize round 3
SYN-1032 : 291/0 useful/useless nets, 256/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          188
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                148
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |148    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 305/0 useful/useless nets, 271/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 439/0 useful/useless nets, 405/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 409/0 useful/useless nets, 375/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 461/0 useful/useless nets, 427/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 82 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 226 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 313/0 useful/useless nets, 279/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 107 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (107 nodes)...
SYN-4004 : #1: Packed 18 SEQ (221 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 171/197 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  110   out of  19600    0.56%
#reg                  147   out of  19600    0.75%
#le                   199
  #lut only            52   out of    199   26.13%
  #reg only            89   out of    199   44.72%
  #lut&reg             58   out of    199   29.15%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |199   |110   |147   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (89 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 115 instances
RUN-1001 : 51 mslices, 52 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 173 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 113 instances, 103 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 897, tnet num: 248, tinst num: 113, tnode num: 1241, tedge num: 1452.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 178 clock pins, and constraint 344 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027129s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (172.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59012.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1836): len = 38841.1, overlap = 0
PHY-3002 : Step(1837): len = 28882.4, overlap = 0
PHY-3002 : Step(1838): len = 23605.5, overlap = 0
PHY-3002 : Step(1839): len = 21071.9, overlap = 0
PHY-3002 : Step(1840): len = 18766.7, overlap = 0
PHY-3002 : Step(1841): len = 17350.9, overlap = 0
PHY-3002 : Step(1842): len = 15681.3, overlap = 0
PHY-3002 : Step(1843): len = 13790.5, overlap = 0
PHY-3002 : Step(1844): len = 12395.5, overlap = 0
PHY-3002 : Step(1845): len = 11201.2, overlap = 0
PHY-3002 : Step(1846): len = 9886.2, overlap = 0
PHY-3002 : Step(1847): len = 8896.5, overlap = 0
PHY-3002 : Step(1848): len = 8005.6, overlap = 0
PHY-3002 : Step(1849): len = 7262.4, overlap = 0
PHY-3002 : Step(1850): len = 6758.5, overlap = 0
PHY-3002 : Step(1851): len = 6304.5, overlap = 0
PHY-3002 : Step(1852): len = 6010.1, overlap = 0
PHY-3002 : Step(1853): len = 5512, overlap = 0
PHY-3002 : Step(1854): len = 5241.8, overlap = 0
PHY-3002 : Step(1855): len = 4795, overlap = 0
PHY-3002 : Step(1856): len = 4572, overlap = 0
PHY-3002 : Step(1857): len = 4314.1, overlap = 0
PHY-3002 : Step(1858): len = 4116.7, overlap = 0
PHY-3002 : Step(1859): len = 3900.6, overlap = 0
PHY-3002 : Step(1860): len = 3804.8, overlap = 0
PHY-3002 : Step(1861): len = 3714.2, overlap = 0
PHY-3002 : Step(1862): len = 3714.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1863): len = 3672, overlap = 3
PHY-3002 : Step(1864): len = 3659.2, overlap = 3
PHY-3002 : Step(1865): len = 3654.4, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.29269e-05
PHY-3002 : Step(1866): len = 3632.9, overlap = 10.75
PHY-3002 : Step(1867): len = 3658.3, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58537e-05
PHY-3002 : Step(1868): len = 3694, overlap = 9
PHY-3002 : Step(1869): len = 3796.4, overlap = 8.5
PHY-3002 : Step(1870): len = 3791, overlap = 8.25
PHY-3002 : Step(1871): len = 3754.2, overlap = 8.75
PHY-3002 : Step(1872): len = 3754.2, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171707
PHY-3002 : Step(1873): len = 3758.2, overlap = 8.5
PHY-3002 : Step(1874): len = 3785.7, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019140s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (244.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1875): len = 5188.1, overlap = 1.75
PHY-3002 : Step(1876): len = 4742.4, overlap = 2.75
PHY-3002 : Step(1877): len = 4442.2, overlap = 5.75
PHY-3002 : Step(1878): len = 4250.2, overlap = 8
PHY-3002 : Step(1879): len = 4117.1, overlap = 11.5
PHY-3002 : Step(1880): len = 4101.2, overlap = 11
PHY-3002 : Step(1881): len = 3966.8, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144399
PHY-3002 : Step(1882): len = 3934, overlap = 12
PHY-3002 : Step(1883): len = 3932.8, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000288799
PHY-3002 : Step(1884): len = 3905.7, overlap = 11.25
PHY-3002 : Step(1885): len = 3936.5, overlap = 10.5
PHY-3002 : Step(1886): len = 3932.8, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5657.8, Over = 0
PHY-3001 : Final: Len = 5657.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8552, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 8680, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019929s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (313.6%)

RUN-1003 : finish command "place" in  1.187252s wall, 1.718750s user + 0.687500s system = 2.406250s CPU (202.7%)

RUN-1004 : used memory is 634 MB, reserved memory is 700 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 68
PHY-1001 : Pin misalignment score is improved from 68 to 69
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 115 instances
RUN-1001 : 51 mslices, 52 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 173 nets have 2 pins
RUN-1001 : 56 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8552, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 8680, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023218s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (269.2%)

PHY-1001 : End global routing;  0.105213s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020369s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 27416, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.164681s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (161.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 27424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 27424
PHY-1001 : End DR Iter 1; 0.008532s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.460829s wall, 1.437500s user + 0.234375s system = 1.671875s CPU (114.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.681575s wall, 1.671875s user + 0.250000s system = 1.921875s CPU (114.3%)

RUN-1004 : used memory is 647 MB, reserved memory is 713 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  110   out of  19600    0.56%
#reg                  147   out of  19600    0.75%
#le                   199
  #lut only            52   out of    199   26.13%
  #reg only            89   out of    199   44.72%
  #lut&reg             58   out of    199   29.15%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 115
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 2032
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 347 valid insts, and 4919 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.361520s wall, 3.328125s user + 0.093750s system = 3.421875s CPU (251.3%)

RUN-1004 : used memory is 648 MB, reserved memory is 713 MB, peak memory is 850 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.082145s wall, 2.093750s user + 0.078125s system = 2.171875s CPU (104.3%)

RUN-1004 : used memory is 680 MB, reserved memory is 747 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.582285s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (7.4%)

RUN-1004 : used memory is 687 MB, reserved memory is 755 MB, peak memory is 850 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.230682s wall, 2.703125s user + 0.171875s system = 2.875000s CPU (31.1%)

RUN-1004 : used memory is 642 MB, reserved memory is 710 MB, peak memory is 850 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data3' in source/rtl/uart_top.v(83)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 697/2812 useful/useless nets, 662/2495 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 9 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 442 instances.
SYN-1015 : Optimize round 1, 6165 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 292/135 useful/useless nets, 257/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 312 better
SYN-1014 : Optimize round 3
SYN-1032 : 160/129 useful/useless nets, 125/130 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 259 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 246/0 useful/useless nets, 212/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 292/0 useful/useless nets, 258/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.60), #lev = 3 (2.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 155 instances into 65 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 196/0 useful/useless nets, 162/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 63 LUT to BLE ...
SYN-4008 : Packed 63 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 69/95 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |97    |91    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (34 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 61 instances
RUN-1001 : 25 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 133 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 59 instances, 49 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 496, tnet num: 131, tinst num: 59, tnode num: 624, tedge num: 842.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 68 clock pins, and constraint 128 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016570s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 44470.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1887): len = 29944.7, overlap = 0
PHY-3002 : Step(1888): len = 22200.3, overlap = 0
PHY-3002 : Step(1889): len = 17129.2, overlap = 0
PHY-3002 : Step(1890): len = 13808.9, overlap = 0
PHY-3002 : Step(1891): len = 11665.1, overlap = 0
PHY-3002 : Step(1892): len = 10309.3, overlap = 0
PHY-3002 : Step(1893): len = 9435.6, overlap = 0
PHY-3002 : Step(1894): len = 8863.1, overlap = 0
PHY-3002 : Step(1895): len = 8243.7, overlap = 0
PHY-3002 : Step(1896): len = 7721.3, overlap = 0
PHY-3002 : Step(1897): len = 7220.2, overlap = 0
PHY-3002 : Step(1898): len = 6474.7, overlap = 0
PHY-3002 : Step(1899): len = 5637.8, overlap = 0
PHY-3002 : Step(1900): len = 5028.6, overlap = 0
PHY-3002 : Step(1901): len = 4671, overlap = 0
PHY-3002 : Step(1902): len = 4303.5, overlap = 0
PHY-3002 : Step(1903): len = 4013.7, overlap = 0
PHY-3002 : Step(1904): len = 3874.5, overlap = 0
PHY-3002 : Step(1905): len = 3790, overlap = 0
PHY-3002 : Step(1906): len = 3792.4, overlap = 0
PHY-3002 : Step(1907): len = 3690.8, overlap = 0
PHY-3002 : Step(1908): len = 3624.5, overlap = 0
PHY-3002 : Step(1909): len = 3452.4, overlap = 0
PHY-3002 : Step(1910): len = 3355.4, overlap = 0
PHY-3002 : Step(1911): len = 3297.1, overlap = 0
PHY-3002 : Step(1912): len = 3353.3, overlap = 0
PHY-3002 : Step(1913): len = 3286.8, overlap = 0
PHY-3002 : Step(1914): len = 3226.1, overlap = 0
PHY-3002 : Step(1915): len = 3226.1, overlap = 0
PHY-3002 : Step(1916): len = 3198, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1917): len = 3143.3, overlap = 0
PHY-3002 : Step(1918): len = 3142.6, overlap = 0
PHY-3002 : Step(1919): len = 3146.8, overlap = 0
PHY-3002 : Step(1920): len = 3099.5, overlap = 0
PHY-3002 : Step(1921): len = 3049.9, overlap = 0
PHY-3002 : Step(1922): len = 3020.1, overlap = 0
PHY-3002 : Step(1923): len = 3019.4, overlap = 0
PHY-3002 : Step(1924): len = 2931.6, overlap = 0
PHY-3002 : Step(1925): len = 2920.3, overlap = 0
PHY-3002 : Step(1926): len = 2911.6, overlap = 0
PHY-3002 : Step(1927): len = 2883.5, overlap = 0
PHY-3002 : Step(1928): len = 2856.2, overlap = 0
PHY-3002 : Step(1929): len = 2895.1, overlap = 0
PHY-3002 : Step(1930): len = 2890.6, overlap = 0
PHY-3002 : Step(1931): len = 2855.2, overlap = 0
PHY-3002 : Step(1932): len = 2846.1, overlap = 0
PHY-3002 : Step(1933): len = 2826.1, overlap = 0
PHY-3002 : Step(1934): len = 2787.2, overlap = 0
PHY-3002 : Step(1935): len = 2784.7, overlap = 0
PHY-3002 : Step(1936): len = 2785, overlap = 0
PHY-3002 : Step(1937): len = 2770.9, overlap = 0
PHY-3002 : Step(1938): len = 2727.6, overlap = 0
PHY-3002 : Step(1939): len = 2721.6, overlap = 0
PHY-3002 : Step(1940): len = 2717.4, overlap = 0
PHY-3002 : Step(1941): len = 2635.7, overlap = 0
PHY-3002 : Step(1942): len = 2580.2, overlap = 0
PHY-3002 : Step(1943): len = 2542.9, overlap = 0
PHY-3002 : Step(1944): len = 2532.6, overlap = 0
PHY-3002 : Step(1945): len = 2545.5, overlap = 0
PHY-3002 : Step(1946): len = 2512.5, overlap = 0
PHY-3002 : Step(1947): len = 2505, overlap = 0
PHY-3002 : Step(1948): len = 2508.9, overlap = 0
PHY-3002 : Step(1949): len = 2504.9, overlap = 0
PHY-3002 : Step(1950): len = 2503.6, overlap = 0
PHY-3002 : Step(1951): len = 2499.8, overlap = 0
PHY-3002 : Step(1952): len = 2471.8, overlap = 0
PHY-3002 : Step(1953): len = 2447.3, overlap = 0
PHY-3002 : Step(1954): len = 2445.8, overlap = 0
PHY-3002 : Step(1955): len = 2436.4, overlap = 0
PHY-3002 : Step(1956): len = 2430.8, overlap = 0
PHY-3002 : Step(1957): len = 2414.3, overlap = 0
PHY-3002 : Step(1958): len = 2413.2, overlap = 0
PHY-3002 : Step(1959): len = 2421.5, overlap = 0
PHY-3002 : Step(1960): len = 2402.2, overlap = 0
PHY-3002 : Step(1961): len = 2412.6, overlap = 0
PHY-3002 : Step(1962): len = 2412.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.77437e-05
PHY-3002 : Step(1963): len = 2406.5, overlap = 3.5
PHY-3002 : Step(1964): len = 2406.5, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.96149e-05
PHY-3002 : Step(1965): len = 2457.5, overlap = 3
PHY-3002 : Step(1966): len = 2482.3, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015923
PHY-3002 : Step(1967): len = 2463.3, overlap = 3.25
PHY-3002 : Step(1968): len = 2513.5, overlap = 3
PHY-3002 : Step(1969): len = 2497.4, overlap = 3.25
PHY-3002 : Step(1970): len = 2478.1, overlap = 3
PHY-3002 : Step(1971): len = 2478.1, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016074s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (194.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1972): len = 3438.1, overlap = 0.25
PHY-3002 : Step(1973): len = 3018.4, overlap = 1.25
PHY-3002 : Step(1974): len = 2808.8, overlap = 1.75
PHY-3002 : Step(1975): len = 2659.5, overlap = 1.75
PHY-3002 : Step(1976): len = 2626.7, overlap = 1.75
PHY-3002 : Step(1977): len = 2593.1, overlap = 1.75
PHY-3002 : Step(1978): len = 2586.3, overlap = 1.75
PHY-3002 : Step(1979): len = 2583.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006961s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3471.4, Over = 0
PHY-3001 : Final: Len = 3471.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6992, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019631s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (238.8%)

RUN-1003 : finish command "place" in  1.580577s wall, 2.203125s user + 0.984375s system = 3.187500s CPU (201.7%)

RUN-1004 : used memory is 641 MB, reserved memory is 708 MB, peak memory is 850 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 79 to 55
PHY-1001 : Pin misalignment score is improved from 55 to 56
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 61 instances
RUN-1001 : 25 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 133 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6992, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022898s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (204.7%)

PHY-1001 : End global routing;  0.105452s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.186640s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (175.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16472
PHY-1001 : End DR Iter 1; 0.011649s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (536.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.493554s wall, 1.796875s user + 0.171875s system = 1.968750s CPU (131.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.707859s wall, 2.046875s user + 0.171875s system = 2.218750s CPU (129.9%)

RUN-1004 : used memory is 656 MB, reserved memory is 723 MB, peak memory is 865 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 61
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 133, pip num: 1153
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 283 valid insts, and 3110 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.098564s wall, 2.703125s user + 0.093750s system = 2.796875s CPU (254.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 723 MB, peak memory is 865 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.085184s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (109.4%)

RUN-1004 : used memory is 689 MB, reserved memory is 757 MB, peak memory is 865 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.588774s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (7.4%)

RUN-1004 : used memory is 697 MB, reserved memory is 765 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.231277s wall, 2.734375s user + 0.218750s system = 2.953125s CPU (32.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 723 MB, peak memory is 865 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 718/2783 useful/useless nets, 683/2466 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 297 distributor mux.
SYN-1016 : Merged 457 instances.
SYN-1015 : Optimize round 1, 6139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 305/137 useful/useless nets, 270/306 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 330 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/128 useful/useless nets, 126/128 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 256 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 246/0 useful/useless nets, 212/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 292/0 useful/useless nets, 258/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 155 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (34 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 620, tedge num: 836.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 68 clock pins, and constraint 128 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012493s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (250.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43362.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1980): len = 27390.5, overlap = 0
PHY-3002 : Step(1981): len = 19529.9, overlap = 0
PHY-3002 : Step(1982): len = 14780.4, overlap = 0
PHY-3002 : Step(1983): len = 12415.1, overlap = 0
PHY-3002 : Step(1984): len = 10536.5, overlap = 0
PHY-3002 : Step(1985): len = 9475, overlap = 0
PHY-3002 : Step(1986): len = 8758.3, overlap = 0
PHY-3002 : Step(1987): len = 8244.6, overlap = 0
PHY-3002 : Step(1988): len = 7547.8, overlap = 0
PHY-3002 : Step(1989): len = 6730.2, overlap = 0
PHY-3002 : Step(1990): len = 6365.9, overlap = 0
PHY-3002 : Step(1991): len = 5720, overlap = 0
PHY-3002 : Step(1992): len = 5130.3, overlap = 0
PHY-3002 : Step(1993): len = 4652.7, overlap = 0
PHY-3002 : Step(1994): len = 4102.5, overlap = 0
PHY-3002 : Step(1995): len = 3799.2, overlap = 0
PHY-3002 : Step(1996): len = 3635.2, overlap = 0
PHY-3002 : Step(1997): len = 3549.2, overlap = 0
PHY-3002 : Step(1998): len = 3534.2, overlap = 0
PHY-3002 : Step(1999): len = 3520.4, overlap = 0
PHY-3002 : Step(2000): len = 3387.7, overlap = 0
PHY-3002 : Step(2001): len = 3334.3, overlap = 0
PHY-3002 : Step(2002): len = 3218.8, overlap = 0
PHY-3002 : Step(2003): len = 3216.3, overlap = 0
PHY-3002 : Step(2004): len = 3210.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (303.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2005): len = 3131.4, overlap = 0
PHY-3002 : Step(2006): len = 3132.1, overlap = 0
PHY-3002 : Step(2007): len = 3117.7, overlap = 0
PHY-3002 : Step(2008): len = 3102.6, overlap = 0
PHY-3002 : Step(2009): len = 3108.5, overlap = 0
PHY-3002 : Step(2010): len = 3116, overlap = 0
PHY-3002 : Step(2011): len = 3109, overlap = 0
PHY-3002 : Step(2012): len = 3086.9, overlap = 0
PHY-3002 : Step(2013): len = 3091.6, overlap = 0
PHY-3002 : Step(2014): len = 3086.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128563
PHY-3002 : Step(2015): len = 3087.4, overlap = 4
PHY-3002 : Step(2016): len = 3143.8, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000257126
PHY-3002 : Step(2017): len = 3245.3, overlap = 3
PHY-3002 : Step(2018): len = 3334.8, overlap = 2.25
PHY-3002 : Step(2019): len = 3307, overlap = 1.5
PHY-3002 : Step(2020): len = 3312.3, overlap = 2
PHY-3002 : Step(2021): len = 3274.1, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000514251
PHY-3002 : Step(2022): len = 3251.3, overlap = 2.25
PHY-3002 : Step(2023): len = 3252.1, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017047s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (183.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2024): len = 4099.8, overlap = 1.5
PHY-3002 : Step(2025): len = 3686.9, overlap = 3.5
PHY-3002 : Step(2026): len = 3445.7, overlap = 3.25
PHY-3002 : Step(2027): len = 3319.3, overlap = 2
PHY-3002 : Step(2028): len = 3227.3, overlap = 2.25
PHY-3002 : Step(2029): len = 3209.9, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000246908
PHY-3002 : Step(2030): len = 3201.3, overlap = 2.25
PHY-3002 : Step(2031): len = 3201.3, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000493816
PHY-3002 : Step(2032): len = 3189.8, overlap = 2.25
PHY-3002 : Step(2033): len = 3193.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007177s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4095.2, Over = 0
PHY-3001 : Final: Len = 4095.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6560, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 6624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016046s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (194.8%)

RUN-1003 : finish command "place" in  1.090425s wall, 1.656250s user + 0.531250s system = 2.187500s CPU (200.6%)

RUN-1004 : used memory is 637 MB, reserved memory is 722 MB, peak memory is 865 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 79 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6560, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 6624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016826s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (92.9%)

PHY-1001 : End global routing;  0.100785s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (124.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020175s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 21056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21056
PHY-1001 : End Routed; 0.218150s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (136.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.490877s wall, 1.500000s user + 0.156250s system = 1.656250s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.703209s wall, 1.718750s user + 0.203125s system = 1.921875s CPU (112.8%)

RUN-1004 : used memory is 654 MB, reserved memory is 739 MB, peak memory is 865 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1239
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 326 valid insts, and 3278 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.380806s wall, 3.546875s user + 0.078125s system = 3.625000s CPU (262.5%)

RUN-1004 : used memory is 655 MB, reserved memory is 739 MB, peak memory is 865 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 732/2777 useful/useless nets, 697/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 464 instances.
SYN-1015 : Optimize round 1, 6150 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 307/141 useful/useless nets, 272/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 331 better
SYN-1014 : Optimize round 3
SYN-1032 : 307/0 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          203
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                163
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              18
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |163    |23     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 321/0 useful/useless nets, 287/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 464/0 useful/useless nets, 430/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 434/0 useful/useless nets, 400/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 486/0 useful/useless nets, 452/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 90 (3.62), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 236 instances into 94 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 338/0 useful/useless nets, 304/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 162 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 92 LUT to BLE ...
SYN-4008 : Packed 92 LUT and 41 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 25 SEQ (328 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 96 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/214 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  120   out of  19600    0.61%
#reg                  162   out of  19600    0.83%
#le                   216
  #lut only            54   out of    216   25.00%
  #reg only            96   out of    216   44.44%
  #lut&reg             66   out of    216   30.56%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |216   |120   |162   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 124 instances
RUN-1001 : 56 mslices, 56 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 274 nets
RUN-1001 : 182 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 122 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 991, tnet num: 272, tinst num: 122, tnode num: 1368, tedge num: 1599.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028065s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (167.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64283.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2034): len = 43640.6, overlap = 0
PHY-3002 : Step(2035): len = 32810.1, overlap = 0
PHY-3002 : Step(2036): len = 27294.4, overlap = 0
PHY-3002 : Step(2037): len = 23787.8, overlap = 0
PHY-3002 : Step(2038): len = 20715, overlap = 0
PHY-3002 : Step(2039): len = 18932.9, overlap = 0
PHY-3002 : Step(2040): len = 17090.9, overlap = 0
PHY-3002 : Step(2041): len = 14786, overlap = 0
PHY-3002 : Step(2042): len = 13161.2, overlap = 0
PHY-3002 : Step(2043): len = 12096.1, overlap = 0
PHY-3002 : Step(2044): len = 10168.7, overlap = 0
PHY-3002 : Step(2045): len = 9232.1, overlap = 0
PHY-3002 : Step(2046): len = 8740.2, overlap = 0
PHY-3002 : Step(2047): len = 8367.4, overlap = 0
PHY-3002 : Step(2048): len = 7850.8, overlap = 0
PHY-3002 : Step(2049): len = 7452.3, overlap = 0
PHY-3002 : Step(2050): len = 7061.6, overlap = 0
PHY-3002 : Step(2051): len = 6794.1, overlap = 0
PHY-3002 : Step(2052): len = 6367.4, overlap = 0
PHY-3002 : Step(2053): len = 6249.8, overlap = 0
PHY-3002 : Step(2054): len = 6238.7, overlap = 0
PHY-3002 : Step(2055): len = 6007.6, overlap = 0
PHY-3002 : Step(2056): len = 5784.6, overlap = 0
PHY-3002 : Step(2057): len = 5714.2, overlap = 0
PHY-3002 : Step(2058): len = 5649.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2059): len = 5634, overlap = 1
PHY-3002 : Step(2060): len = 5645.2, overlap = 1
PHY-3002 : Step(2061): len = 5637.7, overlap = 4.25
PHY-3002 : Step(2062): len = 5565.7, overlap = 7.25
PHY-3002 : Step(2063): len = 5315.7, overlap = 7
PHY-3002 : Step(2064): len = 5270.8, overlap = 7
PHY-3002 : Step(2065): len = 5119.7, overlap = 7.25
PHY-3002 : Step(2066): len = 5083.2, overlap = 7.25
PHY-3002 : Step(2067): len = 5002.7, overlap = 7.5
PHY-3002 : Step(2068): len = 4931.1, overlap = 7.25
PHY-3002 : Step(2069): len = 4903.8, overlap = 6.75
PHY-3002 : Step(2070): len = 4796, overlap = 4.25
PHY-3002 : Step(2071): len = 4768.4, overlap = 1.25
PHY-3002 : Step(2072): len = 4777.6, overlap = 1.75
PHY-3002 : Step(2073): len = 4677.6, overlap = 2.5
PHY-3002 : Step(2074): len = 4625.7, overlap = 5.25
PHY-3002 : Step(2075): len = 4605.1, overlap = 5.5
PHY-3002 : Step(2076): len = 4547.5, overlap = 3.75
PHY-3002 : Step(2077): len = 4572.1, overlap = 2
PHY-3002 : Step(2078): len = 4543, overlap = 2.75
PHY-3002 : Step(2079): len = 4457.2, overlap = 9.25
PHY-3002 : Step(2080): len = 4385.1, overlap = 9
PHY-3002 : Step(2081): len = 4332.1, overlap = 8.5
PHY-3002 : Step(2082): len = 4323, overlap = 8.5
PHY-3002 : Step(2083): len = 4300.1, overlap = 8.25
PHY-3002 : Step(2084): len = 4128.1, overlap = 8.25
PHY-3002 : Step(2085): len = 4091.7, overlap = 7.75
PHY-3002 : Step(2086): len = 4087.7, overlap = 7.5
PHY-3002 : Step(2087): len = 4016.4, overlap = 1.5
PHY-3002 : Step(2088): len = 3926.2, overlap = 4.75
PHY-3002 : Step(2089): len = 3905.9, overlap = 5.25
PHY-3002 : Step(2090): len = 3891.1, overlap = 5
PHY-3002 : Step(2091): len = 3880.1, overlap = 3.75
PHY-3002 : Step(2092): len = 3647.3, overlap = 8.25
PHY-3002 : Step(2093): len = 3528.4, overlap = 10.5
PHY-3002 : Step(2094): len = 3514.1, overlap = 10.75
PHY-3002 : Step(2095): len = 3527.2, overlap = 10.5
PHY-3002 : Step(2096): len = 3474.3, overlap = 7.5
PHY-3002 : Step(2097): len = 3463.3, overlap = 7.5
PHY-3002 : Step(2098): len = 3489.1, overlap = 10.75
PHY-3002 : Step(2099): len = 3503.3, overlap = 10.5
PHY-3002 : Step(2100): len = 3603.1, overlap = 10.75
PHY-3002 : Step(2101): len = 3473.2, overlap = 11.25
PHY-3002 : Step(2102): len = 3424.4, overlap = 11
PHY-3002 : Step(2103): len = 3493.1, overlap = 10.25
PHY-3002 : Step(2104): len = 3430.9, overlap = 10
PHY-3002 : Step(2105): len = 3408.9, overlap = 10
PHY-3002 : Step(2106): len = 3398.6, overlap = 7.75
PHY-3002 : Step(2107): len = 3355.8, overlap = 7.5
PHY-3002 : Step(2108): len = 3372.9, overlap = 6
PHY-3002 : Step(2109): len = 3427.1, overlap = 1
PHY-3002 : Step(2110): len = 3410.2, overlap = 6.25
PHY-3002 : Step(2111): len = 3322.3, overlap = 5.25
PHY-3002 : Step(2112): len = 3301.4, overlap = 1.75
PHY-3002 : Step(2113): len = 3274.1, overlap = 1.25
PHY-3002 : Step(2114): len = 3286.8, overlap = 7.75
PHY-3002 : Step(2115): len = 3272.8, overlap = 9
PHY-3002 : Step(2116): len = 3183.1, overlap = 10.5
PHY-3002 : Step(2117): len = 3221.1, overlap = 9.75
PHY-3002 : Step(2118): len = 3157.8, overlap = 8.25
PHY-3002 : Step(2119): len = 3141.3, overlap = 7.25
PHY-3002 : Step(2120): len = 3112.1, overlap = 7.25
PHY-3002 : Step(2121): len = 3080.4, overlap = 7.25
PHY-3002 : Step(2122): len = 3082.9, overlap = 6.5
PHY-3002 : Step(2123): len = 3052.2, overlap = 6.5
PHY-3002 : Step(2124): len = 2960.1, overlap = 6.25
PHY-3002 : Step(2125): len = 2929.4, overlap = 6.25
PHY-3002 : Step(2126): len = 2933.4, overlap = 6
PHY-3002 : Step(2127): len = 2935.7, overlap = 5
PHY-3002 : Step(2128): len = 2946.8, overlap = 7
PHY-3002 : Step(2129): len = 2878.5, overlap = 5.75
PHY-3002 : Step(2130): len = 2759.5, overlap = 5
PHY-3002 : Step(2131): len = 2743.2, overlap = 7
PHY-3002 : Step(2132): len = 2763.2, overlap = 4.5
PHY-3002 : Step(2133): len = 2712.4, overlap = 3.75
PHY-3002 : Step(2134): len = 2607.6, overlap = 2.25
PHY-3002 : Step(2135): len = 2600.1, overlap = 3.75
PHY-3002 : Step(2136): len = 2557.1, overlap = 5
PHY-3002 : Step(2137): len = 2522.5, overlap = 5.75
PHY-3002 : Step(2138): len = 2508.6, overlap = 3.5
PHY-3002 : Step(2139): len = 2457.1, overlap = 8.25
PHY-3002 : Step(2140): len = 2338, overlap = 8.25
PHY-3002 : Step(2141): len = 2308.7, overlap = 8.25
PHY-3002 : Step(2142): len = 2270.1, overlap = 8.25
PHY-3002 : Step(2143): len = 2270.3, overlap = 8.25
PHY-3002 : Step(2144): len = 2270.3, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.33489e-06
PHY-3002 : Step(2145): len = 2250.4, overlap = 13
PHY-3002 : Step(2146): len = 2262.8, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86698e-05
PHY-3002 : Step(2147): len = 2308.3, overlap = 11.75
PHY-3002 : Step(2148): len = 2359.1, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.73396e-05
PHY-3002 : Step(2149): len = 2372.3, overlap = 11.5
PHY-3002 : Step(2150): len = 2588.7, overlap = 11
PHY-3002 : Step(2151): len = 2611.2, overlap = 10.25
PHY-3002 : Step(2152): len = 2600.2, overlap = 10.5
PHY-3002 : Step(2153): len = 2623, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.46791e-05
PHY-3002 : Step(2154): len = 2610.3, overlap = 10.75
PHY-3002 : Step(2155): len = 2620, overlap = 10.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00011546
PHY-3002 : Step(2156): len = 2644.8, overlap = 10.25
PHY-3002 : Step(2157): len = 2676.7, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194736
PHY-3002 : Step(2158): len = 2719.6, overlap = 9
PHY-3002 : Step(2159): len = 2768.9, overlap = 8.5
PHY-3002 : Step(2160): len = 2820.4, overlap = 7.5
PHY-3002 : Step(2161): len = 2871.8, overlap = 6.25
PHY-3002 : Step(2162): len = 2867.9, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018562s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.108124
PHY-3002 : Step(2163): len = 4591.6, overlap = 1
PHY-3002 : Step(2164): len = 4459.8, overlap = 2.5
PHY-3002 : Step(2165): len = 4249, overlap = 3
PHY-3002 : Step(2166): len = 3888.3, overlap = 3
PHY-3002 : Step(2167): len = 3860.3, overlap = 3
PHY-3002 : Step(2168): len = 3860.3, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.180818
PHY-3002 : Step(2169): len = 3852.6, overlap = 3
PHY-3002 : Step(2170): len = 3671.1, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4722.6, Over = 0
PHY-3001 : Final: Len = 4722.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6496, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 6760, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019822s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.8%)

RUN-1003 : finish command "place" in  2.307453s wall, 3.718750s user + 1.187500s system = 4.906250s CPU (212.6%)

RUN-1004 : used memory is 655 MB, reserved memory is 739 MB, peak memory is 865 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 81 to 66
PHY-1001 : Pin misalignment score is improved from 66 to 65
PHY-1001 : Pin misalignment score is improved from 65 to 65
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 124 instances
RUN-1001 : 56 mslices, 56 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 274 nets
RUN-1001 : 182 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6496, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 6760, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023608s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (198.6%)

PHY-1001 : End global routing;  0.109139s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (128.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.010867s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 17408, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.107665s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (159.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009016s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17400, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17400
PHY-1001 : End DR Iter 2; 0.009207s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (339.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.442644s wall, 1.390625s user + 0.218750s system = 1.609375s CPU (111.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.676692s wall, 1.656250s user + 0.234375s system = 1.890625s CPU (112.8%)

RUN-1004 : used memory is 663 MB, reserved memory is 748 MB, peak memory is 868 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  120   out of  19600    0.61%
#reg                  162   out of  19600    0.83%
#le                   216
  #lut only            54   out of    216   25.00%
  #reg only            96   out of    216   44.44%
  #lut&reg             66   out of    216   30.56%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 124
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 274, pip num: 1873
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 204 valid insts, and 4642 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.133687s wall, 2.171875s user + 0.140625s system = 2.312500s CPU (204.0%)

RUN-1004 : used memory is 663 MB, reserved memory is 748 MB, peak memory is 868 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.940461s wall, 1.921875s user + 0.140625s system = 2.062500s CPU (106.3%)

RUN-1004 : used memory is 696 MB, reserved memory is 781 MB, peak memory is 868 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.639863s wall, 0.359375s user + 0.218750s system = 0.578125s CPU (8.7%)

RUN-1004 : used memory is 704 MB, reserved memory is 791 MB, peak memory is 868 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.144422s wall, 2.437500s user + 0.390625s system = 2.828125s CPU (30.9%)

RUN-1004 : used memory is 662 MB, reserved memory is 749 MB, peak memory is 868 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1827/2777 useful/useless nets, 1639/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 196 onehot mux instances.
SYN-1020 : Optimized 497 distributor mux.
SYN-1016 : Merged 1188 instances.
SYN-1015 : Optimize round 1, 7426 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 678/321 useful/useless nets, 490/871 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 898 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/501 useful/useless nets, 126/348 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 849 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 246/0 useful/useless nets, 212/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 292/0 useful/useless nets, 258/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 155 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 491, tnet num: 130, tinst num: 58, tnode num: 616, tedge num: 835.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014442s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (216.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45302.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2171): len = 27544.6, overlap = 0
PHY-3002 : Step(2172): len = 19641.2, overlap = 0
PHY-3002 : Step(2173): len = 15557.1, overlap = 0
PHY-3002 : Step(2174): len = 13026.3, overlap = 0
PHY-3002 : Step(2175): len = 10963.9, overlap = 0
PHY-3002 : Step(2176): len = 9521.4, overlap = 0
PHY-3002 : Step(2177): len = 8642.6, overlap = 0
PHY-3002 : Step(2178): len = 7969.4, overlap = 0
PHY-3002 : Step(2179): len = 7113.8, overlap = 0
PHY-3002 : Step(2180): len = 6572, overlap = 0
PHY-3002 : Step(2181): len = 5909.1, overlap = 0
PHY-3002 : Step(2182): len = 5674.1, overlap = 0
PHY-3002 : Step(2183): len = 5227.3, overlap = 0
PHY-3002 : Step(2184): len = 5152.3, overlap = 0
PHY-3002 : Step(2185): len = 4857, overlap = 0
PHY-3002 : Step(2186): len = 4506.5, overlap = 0
PHY-3002 : Step(2187): len = 4157.9, overlap = 0
PHY-3002 : Step(2188): len = 3986.1, overlap = 0
PHY-3002 : Step(2189): len = 3862.4, overlap = 0
PHY-3002 : Step(2190): len = 3713.3, overlap = 0
PHY-3002 : Step(2191): len = 3658.1, overlap = 0
PHY-3002 : Step(2192): len = 3571, overlap = 0
PHY-3002 : Step(2193): len = 3477.4, overlap = 0
PHY-3002 : Step(2194): len = 3441.8, overlap = 0
PHY-3002 : Step(2195): len = 3300.8, overlap = 0
PHY-3002 : Step(2196): len = 3297, overlap = 0
PHY-3002 : Step(2197): len = 3282.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005226s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (598.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2198): len = 3192.1, overlap = 0
PHY-3002 : Step(2199): len = 3187, overlap = 0
PHY-3002 : Step(2200): len = 3183.4, overlap = 0
PHY-3002 : Step(2201): len = 3179, overlap = 0
PHY-3002 : Step(2202): len = 3066.8, overlap = 0
PHY-3002 : Step(2203): len = 3053.5, overlap = 0
PHY-3002 : Step(2204): len = 2997.8, overlap = 0
PHY-3002 : Step(2205): len = 2980.1, overlap = 0
PHY-3002 : Step(2206): len = 2965.6, overlap = 0
PHY-3002 : Step(2207): len = 2971.4, overlap = 0
PHY-3002 : Step(2208): len = 2969.9, overlap = 0
PHY-3002 : Step(2209): len = 2963.4, overlap = 0
PHY-3002 : Step(2210): len = 2978, overlap = 0
PHY-3002 : Step(2211): len = 2962.9, overlap = 0
PHY-3002 : Step(2212): len = 2930.8, overlap = 0
PHY-3002 : Step(2213): len = 2940.1, overlap = 0
PHY-3002 : Step(2214): len = 2944.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2215): len = 2911.7, overlap = 1.5
PHY-3002 : Step(2216): len = 2921.4, overlap = 1.5
PHY-3002 : Step(2217): len = 2921.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024040s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (195.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2218): len = 4001.5, overlap = 0.5
PHY-3002 : Step(2219): len = 3536.6, overlap = 1
PHY-3002 : Step(2220): len = 3247.9, overlap = 1.75
PHY-3002 : Step(2221): len = 3069.5, overlap = 2
PHY-3002 : Step(2222): len = 2987, overlap = 1.5
PHY-3002 : Step(2223): len = 2977, overlap = 1.5
PHY-3002 : Step(2224): len = 2953.5, overlap = 1.5
PHY-3002 : Step(2225): len = 2953.5, overlap = 1.5
PHY-3002 : Step(2226): len = 2941.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008056s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (387.9%)

PHY-3001 : Legalized: Len = 3853.2, Over = 0
PHY-3001 : Final: Len = 3853.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.5%)

RUN-1003 : finish command "place" in  1.244065s wall, 1.859375s user + 0.562500s system = 2.421875s CPU (194.7%)

RUN-1004 : used memory is 662 MB, reserved memory is 749 MB, peak memory is 868 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 65 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 51
PHY-1001 : Pin misalignment score is improved from 51 to 51
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011339s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.8%)

PHY-1001 : End global routing;  0.110495s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020309s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 18448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.208752s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (112.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18464
PHY-1001 : End DR Iter 1; 0.006409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.575160s wall, 1.453125s user + 0.187500s system = 1.640625s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.800592s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (105.0%)

RUN-1004 : used memory is 680 MB, reserved memory is 767 MB, peak memory is 895 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1177
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 307 valid insts, and 3160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.292408s wall, 2.984375s user + 0.093750s system = 3.078125s CPU (238.2%)

RUN-1004 : used memory is 681 MB, reserved memory is 767 MB, peak memory is 895 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.061969s wall, 2.062500s user + 0.125000s system = 2.187500s CPU (106.1%)

RUN-1004 : used memory is 714 MB, reserved memory is 801 MB, peak memory is 895 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.601860s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 722 MB, reserved memory is 810 MB, peak memory is 895 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.209037s wall, 2.500000s user + 0.281250s system = 2.781250s CPU (30.2%)

RUN-1004 : used memory is 680 MB, reserved memory is 768 MB, peak memory is 895 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: net 'G[7]' does not have a driver in source/rtl/my_uart_rx.v(28)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 196/3273 useful/useless nets, 161/2956 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 6263 better
SYN-1014 : Optimize round 2
SYN-1032 : 160/27 useful/useless nets, 125/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 159/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           67
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 50
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |50     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 172/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 239/0 useful/useless nets, 205/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 277/0 useful/useless nets, 243/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 60 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 140 instances into 62 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 193/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (8 nodes)...
SYN-4004 : #1: Packed 2 SEQ (21 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 67/93 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |95    |89    |48    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 485, tnet num: 128, tinst num: 58, tnode num: 610, tedge num: 826.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018612s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (167.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42565.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2227): len = 28154.9, overlap = 0
PHY-3002 : Step(2228): len = 19974.8, overlap = 0
PHY-3002 : Step(2229): len = 15613.4, overlap = 0
PHY-3002 : Step(2230): len = 13084.6, overlap = 0
PHY-3002 : Step(2231): len = 11098.5, overlap = 0
PHY-3002 : Step(2232): len = 9852.5, overlap = 0
PHY-3002 : Step(2233): len = 8841.1, overlap = 0
PHY-3002 : Step(2234): len = 7932.9, overlap = 0
PHY-3002 : Step(2235): len = 7392.6, overlap = 0
PHY-3002 : Step(2236): len = 6819.1, overlap = 0
PHY-3002 : Step(2237): len = 6053.7, overlap = 0
PHY-3002 : Step(2238): len = 5313.2, overlap = 0
PHY-3002 : Step(2239): len = 5006.4, overlap = 0
PHY-3002 : Step(2240): len = 4631.9, overlap = 0
PHY-3002 : Step(2241): len = 4516, overlap = 0
PHY-3002 : Step(2242): len = 4368.4, overlap = 0
PHY-3002 : Step(2243): len = 4244.1, overlap = 0
PHY-3002 : Step(2244): len = 3895.5, overlap = 0
PHY-3002 : Step(2245): len = 3665.9, overlap = 0
PHY-3002 : Step(2246): len = 3440.4, overlap = 0
PHY-3002 : Step(2247): len = 3389.5, overlap = 0
PHY-3002 : Step(2248): len = 3418.5, overlap = 0
PHY-3002 : Step(2249): len = 3415.9, overlap = 0
PHY-3002 : Step(2250): len = 3243, overlap = 0
PHY-3002 : Step(2251): len = 3154.8, overlap = 0
PHY-3002 : Step(2252): len = 3158.2, overlap = 0
PHY-3002 : Step(2253): len = 3106, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2254): len = 3008.1, overlap = 0
PHY-3002 : Step(2255): len = 2974.1, overlap = 0
PHY-3002 : Step(2256): len = 2962.8, overlap = 0
PHY-3002 : Step(2257): len = 2934.5, overlap = 0
PHY-3002 : Step(2258): len = 2931.3, overlap = 0
PHY-3002 : Step(2259): len = 2913.7, overlap = 0
PHY-3002 : Step(2260): len = 2873.7, overlap = 0
PHY-3002 : Step(2261): len = 2857.7, overlap = 0
PHY-3002 : Step(2262): len = 2821.5, overlap = 0
PHY-3002 : Step(2263): len = 2755.3, overlap = 0
PHY-3002 : Step(2264): len = 2739.7, overlap = 0
PHY-3002 : Step(2265): len = 2700.8, overlap = 0
PHY-3002 : Step(2266): len = 2689.1, overlap = 0
PHY-3002 : Step(2267): len = 2698.1, overlap = 0
PHY-3002 : Step(2268): len = 2628.1, overlap = 0
PHY-3002 : Step(2269): len = 2616.3, overlap = 0
PHY-3002 : Step(2270): len = 2616.3, overlap = 0
PHY-3002 : Step(2271): len = 2600.9, overlap = 0
PHY-3002 : Step(2272): len = 2610.7, overlap = 0
PHY-3002 : Step(2273): len = 2610.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2274): len = 2598.9, overlap = 2.75
PHY-3002 : Step(2275): len = 2598.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017208s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2276): len = 3944.7, overlap = 0.25
PHY-3002 : Step(2277): len = 3470.6, overlap = 1.25
PHY-3002 : Step(2278): len = 3148.2, overlap = 2.5
PHY-3002 : Step(2279): len = 2894.1, overlap = 2.25
PHY-3002 : Step(2280): len = 2748.8, overlap = 2.25
PHY-3002 : Step(2281): len = 2695.3, overlap = 2.5
PHY-3002 : Step(2282): len = 2686.8, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0070117
PHY-3002 : Step(2283): len = 2664.4, overlap = 2.75
PHY-3002 : Step(2284): len = 2641, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007400s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3964.8, Over = 0
PHY-3001 : Final: Len = 3964.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026322s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.4%)

RUN-1003 : finish command "place" in  1.372728s wall, 2.046875s user + 0.750000s system = 2.796875s CPU (203.7%)

RUN-1004 : used memory is 661 MB, reserved memory is 767 MB, peak memory is 895 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 64 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 52
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019670s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.4%)

PHY-1001 : End global routing;  0.138670s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (78.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019209s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 17808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.219268s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (128.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013145s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (118.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17824, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17824
PHY-1001 : End DR Iter 2; 0.012595s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (248.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.633787s wall, 1.593750s user + 0.203125s system = 1.796875s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.887040s wall, 1.859375s user + 0.203125s system = 2.062500s CPU (109.3%)

RUN-1004 : used memory is 683 MB, reserved memory is 790 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1175
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 308 valid insts, and 3146 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.184691s wall, 2.812500s user + 0.046875s system = 2.859375s CPU (241.4%)

RUN-1004 : used memory is 684 MB, reserved memory is 790 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.036182s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (102.1%)

RUN-1004 : used memory is 716 MB, reserved memory is 823 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.605520s wall, 0.265625s user + 0.250000s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 724 MB, reserved memory is 831 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.185648s wall, 2.406250s user + 0.375000s system = 2.781250s CPU (30.3%)

RUN-1004 : used memory is 682 MB, reserved memory is 789 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: net 'G[7]' does not have a driver in source/rtl/my_uart_rx.v(28)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 196/3273 useful/useless nets, 161/2956 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 6263 better
SYN-1014 : Optimize round 2
SYN-1032 : 160/27 useful/useless nets, 125/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 159/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           67
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 50
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |50     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 172/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 239/0 useful/useless nets, 205/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 277/0 useful/useless nets, 243/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 60 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 140 instances into 62 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 193/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (8 nodes)...
SYN-4004 : #1: Packed 2 SEQ (21 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 67/93 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |95    |89    |48    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 485, tnet num: 128, tinst num: 58, tnode num: 610, tedge num: 826.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017346s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (180.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42565.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2285): len = 28154.9, overlap = 0
PHY-3002 : Step(2286): len = 19974.8, overlap = 0
PHY-3002 : Step(2287): len = 15613.4, overlap = 0
PHY-3002 : Step(2288): len = 13084.6, overlap = 0
PHY-3002 : Step(2289): len = 11098.5, overlap = 0
PHY-3002 : Step(2290): len = 9852.5, overlap = 0
PHY-3002 : Step(2291): len = 8841.1, overlap = 0
PHY-3002 : Step(2292): len = 7932.9, overlap = 0
PHY-3002 : Step(2293): len = 7392.6, overlap = 0
PHY-3002 : Step(2294): len = 6819.1, overlap = 0
PHY-3002 : Step(2295): len = 6053.7, overlap = 0
PHY-3002 : Step(2296): len = 5313.2, overlap = 0
PHY-3002 : Step(2297): len = 5006.4, overlap = 0
PHY-3002 : Step(2298): len = 4631.9, overlap = 0
PHY-3002 : Step(2299): len = 4516, overlap = 0
PHY-3002 : Step(2300): len = 4368.4, overlap = 0
PHY-3002 : Step(2301): len = 4244.1, overlap = 0
PHY-3002 : Step(2302): len = 3895.5, overlap = 0
PHY-3002 : Step(2303): len = 3665.9, overlap = 0
PHY-3002 : Step(2304): len = 3440.4, overlap = 0
PHY-3002 : Step(2305): len = 3389.5, overlap = 0
PHY-3002 : Step(2306): len = 3418.5, overlap = 0
PHY-3002 : Step(2307): len = 3415.9, overlap = 0
PHY-3002 : Step(2308): len = 3243, overlap = 0
PHY-3002 : Step(2309): len = 3154.8, overlap = 0
PHY-3002 : Step(2310): len = 3158.2, overlap = 0
PHY-3002 : Step(2311): len = 3106, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005485s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (569.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2312): len = 3008.1, overlap = 0
PHY-3002 : Step(2313): len = 2974.1, overlap = 0
PHY-3002 : Step(2314): len = 2962.8, overlap = 0
PHY-3002 : Step(2315): len = 2934.5, overlap = 0
PHY-3002 : Step(2316): len = 2931.3, overlap = 0
PHY-3002 : Step(2317): len = 2913.7, overlap = 0
PHY-3002 : Step(2318): len = 2873.7, overlap = 0
PHY-3002 : Step(2319): len = 2857.7, overlap = 0
PHY-3002 : Step(2320): len = 2821.5, overlap = 0
PHY-3002 : Step(2321): len = 2755.3, overlap = 0
PHY-3002 : Step(2322): len = 2739.7, overlap = 0
PHY-3002 : Step(2323): len = 2700.8, overlap = 0
PHY-3002 : Step(2324): len = 2689.1, overlap = 0
PHY-3002 : Step(2325): len = 2698.1, overlap = 0
PHY-3002 : Step(2326): len = 2628.1, overlap = 0
PHY-3002 : Step(2327): len = 2616.3, overlap = 0
PHY-3002 : Step(2328): len = 2616.3, overlap = 0
PHY-3002 : Step(2329): len = 2600.9, overlap = 0
PHY-3002 : Step(2330): len = 2610.7, overlap = 0
PHY-3002 : Step(2331): len = 2610.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2332): len = 2598.9, overlap = 2.75
PHY-3002 : Step(2333): len = 2598.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017961s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (174.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2334): len = 3944.7, overlap = 0.25
PHY-3002 : Step(2335): len = 3470.6, overlap = 1.25
PHY-3002 : Step(2336): len = 3148.2, overlap = 2.5
PHY-3002 : Step(2337): len = 2894.1, overlap = 2.25
PHY-3002 : Step(2338): len = 2748.8, overlap = 2.25
PHY-3002 : Step(2339): len = 2695.3, overlap = 2.5
PHY-3002 : Step(2340): len = 2686.8, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0070117
PHY-3002 : Step(2341): len = 2664.4, overlap = 2.75
PHY-3002 : Step(2342): len = 2641, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3964.8, Over = 0
PHY-3001 : Final: Len = 3964.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022793s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.6%)

RUN-1003 : finish command "place" in  1.391876s wall, 1.937500s user + 0.765625s system = 2.703125s CPU (194.2%)

RUN-1004 : used memory is 680 MB, reserved memory is 785 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 64 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 52
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020126s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (388.2%)

PHY-1001 : End global routing;  0.141363s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (154.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023049s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (135.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 17808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.212640s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (110.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17824, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17824
PHY-1001 : End DR Iter 2; 0.013730s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (341.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.633733s wall, 1.578125s user + 0.218750s system = 1.796875s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.890715s wall, 1.890625s user + 0.234375s system = 2.125000s CPU (112.4%)

RUN-1004 : used memory is 694 MB, reserved memory is 800 MB, peak memory is 904 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1175
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 308 valid insts, and 3146 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.189503s wall, 2.750000s user + 0.062500s system = 2.812500s CPU (236.4%)

RUN-1004 : used memory is 694 MB, reserved memory is 799 MB, peak memory is 904 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.083646s wall, 2.015625s user + 0.093750s system = 2.109375s CPU (101.2%)

RUN-1004 : used memory is 727 MB, reserved memory is 832 MB, peak memory is 904 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.563854s wall, 0.296875s user + 0.140625s system = 0.437500s CPU (6.7%)

RUN-1004 : used memory is 734 MB, reserved memory is 841 MB, peak memory is 904 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.212190s wall, 2.484375s user + 0.265625s system = 2.750000s CPU (29.9%)

RUN-1004 : used memory is 692 MB, reserved memory is 799 MB, peak memory is 904 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: net 'G[7]' does not have a driver in source/rtl/my_uart_rx.v(28)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 196/3273 useful/useless nets, 161/2956 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 6263 better
SYN-1014 : Optimize round 2
SYN-1032 : 160/27 useful/useless nets, 125/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 159/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           67
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 50
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |50     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 172/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 239/0 useful/useless nets, 205/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 277/0 useful/useless nets, 243/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 60 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 140 instances into 62 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 193/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (8 nodes)...
SYN-4004 : #1: Packed 2 SEQ (21 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 67/93 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |95    |89    |48    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 485, tnet num: 128, tinst num: 58, tnode num: 610, tedge num: 826.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015378s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (203.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42565.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2343): len = 28154.9, overlap = 0
PHY-3002 : Step(2344): len = 19974.8, overlap = 0
PHY-3002 : Step(2345): len = 15613.4, overlap = 0
PHY-3002 : Step(2346): len = 13084.6, overlap = 0
PHY-3002 : Step(2347): len = 11098.5, overlap = 0
PHY-3002 : Step(2348): len = 9852.5, overlap = 0
PHY-3002 : Step(2349): len = 8841.1, overlap = 0
PHY-3002 : Step(2350): len = 7932.9, overlap = 0
PHY-3002 : Step(2351): len = 7392.6, overlap = 0
PHY-3002 : Step(2352): len = 6819.1, overlap = 0
PHY-3002 : Step(2353): len = 6053.7, overlap = 0
PHY-3002 : Step(2354): len = 5313.2, overlap = 0
PHY-3002 : Step(2355): len = 5006.4, overlap = 0
PHY-3002 : Step(2356): len = 4631.9, overlap = 0
PHY-3002 : Step(2357): len = 4516, overlap = 0
PHY-3002 : Step(2358): len = 4368.4, overlap = 0
PHY-3002 : Step(2359): len = 4244.1, overlap = 0
PHY-3002 : Step(2360): len = 3895.5, overlap = 0
PHY-3002 : Step(2361): len = 3665.9, overlap = 0
PHY-3002 : Step(2362): len = 3440.4, overlap = 0
PHY-3002 : Step(2363): len = 3389.5, overlap = 0
PHY-3002 : Step(2364): len = 3418.5, overlap = 0
PHY-3002 : Step(2365): len = 3415.9, overlap = 0
PHY-3002 : Step(2366): len = 3243, overlap = 0
PHY-3002 : Step(2367): len = 3154.8, overlap = 0
PHY-3002 : Step(2368): len = 3158.2, overlap = 0
PHY-3002 : Step(2369): len = 3106, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005334s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2370): len = 3008.1, overlap = 0
PHY-3002 : Step(2371): len = 2974.1, overlap = 0
PHY-3002 : Step(2372): len = 2962.8, overlap = 0
PHY-3002 : Step(2373): len = 2934.5, overlap = 0
PHY-3002 : Step(2374): len = 2931.3, overlap = 0
PHY-3002 : Step(2375): len = 2913.7, overlap = 0
PHY-3002 : Step(2376): len = 2873.7, overlap = 0
PHY-3002 : Step(2377): len = 2857.7, overlap = 0
PHY-3002 : Step(2378): len = 2821.5, overlap = 0
PHY-3002 : Step(2379): len = 2755.3, overlap = 0
PHY-3002 : Step(2380): len = 2739.7, overlap = 0
PHY-3002 : Step(2381): len = 2700.8, overlap = 0
PHY-3002 : Step(2382): len = 2689.1, overlap = 0
PHY-3002 : Step(2383): len = 2698.1, overlap = 0
PHY-3002 : Step(2384): len = 2628.1, overlap = 0
PHY-3002 : Step(2385): len = 2616.3, overlap = 0
PHY-3002 : Step(2386): len = 2616.3, overlap = 0
PHY-3002 : Step(2387): len = 2600.9, overlap = 0
PHY-3002 : Step(2388): len = 2610.7, overlap = 0
PHY-3002 : Step(2389): len = 2610.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2390): len = 2598.9, overlap = 2.75
PHY-3002 : Step(2391): len = 2598.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017761s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2392): len = 3944.7, overlap = 0.25
PHY-3002 : Step(2393): len = 3470.6, overlap = 1.25
PHY-3002 : Step(2394): len = 3148.2, overlap = 2.5
PHY-3002 : Step(2395): len = 2894.1, overlap = 2.25
PHY-3002 : Step(2396): len = 2748.8, overlap = 2.25
PHY-3002 : Step(2397): len = 2695.3, overlap = 2.5
PHY-3002 : Step(2398): len = 2686.8, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0070117
PHY-3002 : Step(2399): len = 2664.4, overlap = 2.75
PHY-3002 : Step(2400): len = 2641, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.5%)

PHY-3001 : Legalized: Len = 3964.8, Over = 0
PHY-3001 : Final: Len = 3964.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024377s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (256.4%)

RUN-1003 : finish command "place" in  1.326800s wall, 1.812500s user + 0.718750s system = 2.531250s CPU (190.8%)

RUN-1004 : used memory is 693 MB, reserved memory is 799 MB, peak memory is 904 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 64 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 52
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024584s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (254.2%)

PHY-1001 : End global routing;  0.141451s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (132.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019883s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (157.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 17808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.229195s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (122.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011002s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17824, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17824
PHY-1001 : End DR Iter 2; 0.013380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.674863s wall, 1.578125s user + 0.187500s system = 1.765625s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.931304s wall, 1.875000s user + 0.234375s system = 2.109375s CPU (109.2%)

RUN-1004 : used memory is 710 MB, reserved memory is 817 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1175
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 308 valid insts, and 3146 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.235615s wall, 2.921875s user + 0.171875s system = 3.093750s CPU (250.4%)

RUN-1004 : used memory is 710 MB, reserved memory is 817 MB, peak memory is 921 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.073460s wall, 2.093750s user + 0.109375s system = 2.203125s CPU (106.3%)

RUN-1004 : used memory is 744 MB, reserved memory is 851 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.596236s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (6.2%)

RUN-1004 : used memory is 752 MB, reserved memory is 859 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.212634s wall, 2.562500s user + 0.203125s system = 2.765625s CPU (30.0%)

RUN-1004 : used memory is 710 MB, reserved memory is 817 MB, peak memory is 921 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: net 'G[7]' does not have a driver in source/rtl/my_uart_rx.v(28)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[0]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[1]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[2]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[3]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[4]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[5]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[6]" in source/rtl/my_uart_rx.v(10)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5014 WARNING: the net's pin: pin "rx_data3[7]" in source/rtl/my_uart_rx.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 196/3273 useful/useless nets, 161/2956 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 6263 better
SYN-1014 : Optimize round 2
SYN-1032 : 160/27 useful/useless nets, 125/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 159/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           67
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 50
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |50     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 172/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 239/0 useful/useless nets, 205/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 277/0 useful/useless nets, 243/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 60 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 140 instances into 62 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 193/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (8 nodes)...
SYN-4004 : #1: Packed 2 SEQ (21 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 67/93 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |95    |89    |48    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 485, tnet num: 128, tinst num: 58, tnode num: 610, tedge num: 826.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014166s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (220.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42565.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2401): len = 28154.9, overlap = 0
PHY-3002 : Step(2402): len = 19974.8, overlap = 0
PHY-3002 : Step(2403): len = 15613.4, overlap = 0
PHY-3002 : Step(2404): len = 13084.6, overlap = 0
PHY-3002 : Step(2405): len = 11098.5, overlap = 0
PHY-3002 : Step(2406): len = 9852.5, overlap = 0
PHY-3002 : Step(2407): len = 8841.1, overlap = 0
PHY-3002 : Step(2408): len = 7932.9, overlap = 0
PHY-3002 : Step(2409): len = 7392.6, overlap = 0
PHY-3002 : Step(2410): len = 6819.1, overlap = 0
PHY-3002 : Step(2411): len = 6053.7, overlap = 0
PHY-3002 : Step(2412): len = 5313.2, overlap = 0
PHY-3002 : Step(2413): len = 5006.4, overlap = 0
PHY-3002 : Step(2414): len = 4631.9, overlap = 0
PHY-3002 : Step(2415): len = 4516, overlap = 0
PHY-3002 : Step(2416): len = 4368.4, overlap = 0
PHY-3002 : Step(2417): len = 4244.1, overlap = 0
PHY-3002 : Step(2418): len = 3895.5, overlap = 0
PHY-3002 : Step(2419): len = 3665.9, overlap = 0
PHY-3002 : Step(2420): len = 3440.4, overlap = 0
PHY-3002 : Step(2421): len = 3389.5, overlap = 0
PHY-3002 : Step(2422): len = 3418.5, overlap = 0
PHY-3002 : Step(2423): len = 3415.9, overlap = 0
PHY-3002 : Step(2424): len = 3243, overlap = 0
PHY-3002 : Step(2425): len = 3154.8, overlap = 0
PHY-3002 : Step(2426): len = 3158.2, overlap = 0
PHY-3002 : Step(2427): len = 3106, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2428): len = 3008.1, overlap = 0
PHY-3002 : Step(2429): len = 2974.1, overlap = 0
PHY-3002 : Step(2430): len = 2962.8, overlap = 0
PHY-3002 : Step(2431): len = 2934.5, overlap = 0
PHY-3002 : Step(2432): len = 2931.3, overlap = 0
PHY-3002 : Step(2433): len = 2913.7, overlap = 0
PHY-3002 : Step(2434): len = 2873.7, overlap = 0
PHY-3002 : Step(2435): len = 2857.7, overlap = 0
PHY-3002 : Step(2436): len = 2821.5, overlap = 0
PHY-3002 : Step(2437): len = 2755.3, overlap = 0
PHY-3002 : Step(2438): len = 2739.7, overlap = 0
PHY-3002 : Step(2439): len = 2700.8, overlap = 0
PHY-3002 : Step(2440): len = 2689.1, overlap = 0
PHY-3002 : Step(2441): len = 2698.1, overlap = 0
PHY-3002 : Step(2442): len = 2628.1, overlap = 0
PHY-3002 : Step(2443): len = 2616.3, overlap = 0
PHY-3002 : Step(2444): len = 2616.3, overlap = 0
PHY-3002 : Step(2445): len = 2600.9, overlap = 0
PHY-3002 : Step(2446): len = 2610.7, overlap = 0
PHY-3002 : Step(2447): len = 2610.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2448): len = 2598.9, overlap = 2.75
PHY-3002 : Step(2449): len = 2598.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2450): len = 3944.7, overlap = 0.25
PHY-3002 : Step(2451): len = 3470.6, overlap = 1.25
PHY-3002 : Step(2452): len = 3148.2, overlap = 2.5
PHY-3002 : Step(2453): len = 2894.1, overlap = 2.25
PHY-3002 : Step(2454): len = 2748.8, overlap = 2.25
PHY-3002 : Step(2455): len = 2695.3, overlap = 2.5
PHY-3002 : Step(2456): len = 2686.8, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0070117
PHY-3002 : Step(2457): len = 2664.4, overlap = 2.75
PHY-3002 : Step(2458): len = 2641, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006870s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (227.4%)

PHY-3001 : Legalized: Len = 3964.8, Over = 0
PHY-3001 : Final: Len = 3964.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023239s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (403.4%)

RUN-1003 : finish command "place" in  1.138535s wall, 1.671875s user + 0.546875s system = 2.218750s CPU (194.9%)

RUN-1004 : used memory is 695 MB, reserved memory is 816 MB, peak memory is 921 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 64 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 52
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5736, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.103814s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (90.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016856s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (185.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 17808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.176006s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (142.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007809s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17824, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17824
PHY-1001 : End DR Iter 2; 0.008029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.479739s wall, 1.390625s user + 0.234375s system = 1.625000s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.692250s wall, 1.609375s user + 0.250000s system = 1.859375s CPU (109.9%)

RUN-1004 : used memory is 717 MB, reserved memory is 838 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1175
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 308 valid insts, and 3146 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.130705s wall, 2.718750s user + 0.078125s system = 2.796875s CPU (247.4%)

RUN-1004 : used memory is 717 MB, reserved memory is 838 MB, peak memory is 921 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.050388s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (103.6%)

RUN-1004 : used memory is 750 MB, reserved memory is 872 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.623524s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 758 MB, reserved memory is 881 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.219679s wall, 2.437500s user + 0.203125s system = 2.640625s CPU (28.6%)

RUN-1004 : used memory is 716 MB, reserved memory is 839 MB, peak memory is 921 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1831/2777 useful/useless nets, 1643/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 196 onehot mux instances.
SYN-1020 : Optimized 513 distributor mux.
SYN-1016 : Merged 1188 instances.
SYN-1015 : Optimize round 1, 7442 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 682/321 useful/useless nets, 494/867 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 894 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/505 useful/useless nets, 126/352 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 857 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 246/0 useful/useless nets, 212/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 292/0 useful/useless nets, 258/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 155 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 491, tnet num: 130, tinst num: 58, tnode num: 616, tedge num: 835.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013127s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (238.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45302.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2459): len = 27544.6, overlap = 0
PHY-3002 : Step(2460): len = 19641.2, overlap = 0
PHY-3002 : Step(2461): len = 15557.1, overlap = 0
PHY-3002 : Step(2462): len = 13026.3, overlap = 0
PHY-3002 : Step(2463): len = 10963.9, overlap = 0
PHY-3002 : Step(2464): len = 9521.4, overlap = 0
PHY-3002 : Step(2465): len = 8642.6, overlap = 0
PHY-3002 : Step(2466): len = 7969.4, overlap = 0
PHY-3002 : Step(2467): len = 7113.8, overlap = 0
PHY-3002 : Step(2468): len = 6572, overlap = 0
PHY-3002 : Step(2469): len = 5909.1, overlap = 0
PHY-3002 : Step(2470): len = 5674.1, overlap = 0
PHY-3002 : Step(2471): len = 5227.3, overlap = 0
PHY-3002 : Step(2472): len = 5152.3, overlap = 0
PHY-3002 : Step(2473): len = 4857, overlap = 0
PHY-3002 : Step(2474): len = 4506.5, overlap = 0
PHY-3002 : Step(2475): len = 4157.9, overlap = 0
PHY-3002 : Step(2476): len = 3986.1, overlap = 0
PHY-3002 : Step(2477): len = 3862.4, overlap = 0
PHY-3002 : Step(2478): len = 3713.3, overlap = 0
PHY-3002 : Step(2479): len = 3658.1, overlap = 0
PHY-3002 : Step(2480): len = 3571, overlap = 0
PHY-3002 : Step(2481): len = 3477.4, overlap = 0
PHY-3002 : Step(2482): len = 3441.8, overlap = 0
PHY-3002 : Step(2483): len = 3300.8, overlap = 0
PHY-3002 : Step(2484): len = 3297, overlap = 0
PHY-3002 : Step(2485): len = 3282.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2486): len = 3192.1, overlap = 0
PHY-3002 : Step(2487): len = 3187, overlap = 0
PHY-3002 : Step(2488): len = 3183.4, overlap = 0
PHY-3002 : Step(2489): len = 3179, overlap = 0
PHY-3002 : Step(2490): len = 3066.8, overlap = 0
PHY-3002 : Step(2491): len = 3053.5, overlap = 0
PHY-3002 : Step(2492): len = 2997.8, overlap = 0
PHY-3002 : Step(2493): len = 2980.1, overlap = 0
PHY-3002 : Step(2494): len = 2965.6, overlap = 0
PHY-3002 : Step(2495): len = 2971.4, overlap = 0
PHY-3002 : Step(2496): len = 2969.9, overlap = 0
PHY-3002 : Step(2497): len = 2963.4, overlap = 0
PHY-3002 : Step(2498): len = 2978, overlap = 0
PHY-3002 : Step(2499): len = 2962.9, overlap = 0
PHY-3002 : Step(2500): len = 2930.8, overlap = 0
PHY-3002 : Step(2501): len = 2940.1, overlap = 0
PHY-3002 : Step(2502): len = 2944.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2503): len = 2911.7, overlap = 1.5
PHY-3002 : Step(2504): len = 2921.4, overlap = 1.5
PHY-3002 : Step(2505): len = 2921.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022134s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (141.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2506): len = 4001.5, overlap = 0.5
PHY-3002 : Step(2507): len = 3536.6, overlap = 1
PHY-3002 : Step(2508): len = 3247.9, overlap = 1.75
PHY-3002 : Step(2509): len = 3069.5, overlap = 2
PHY-3002 : Step(2510): len = 2987, overlap = 1.5
PHY-3002 : Step(2511): len = 2977, overlap = 1.5
PHY-3002 : Step(2512): len = 2953.5, overlap = 1.5
PHY-3002 : Step(2513): len = 2953.5, overlap = 1.5
PHY-3002 : Step(2514): len = 2941.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3853.2, Over = 0
PHY-3001 : Final: Len = 3853.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012771s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (244.7%)

RUN-1003 : finish command "place" in  1.040949s wall, 1.671875s user + 0.453125s system = 2.125000s CPU (204.1%)

RUN-1004 : used memory is 711 MB, reserved memory is 833 MB, peak memory is 921 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 65 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 51
PHY-1001 : Pin misalignment score is improved from 51 to 51
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015670s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (299.1%)

PHY-1001 : End global routing;  0.100171s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (156.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019953s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (234.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 18448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.190584s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (131.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18464
PHY-1001 : End DR Iter 1; 0.006784s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (460.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.497778s wall, 1.546875s user + 0.156250s system = 1.703125s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.718724s wall, 1.812500s user + 0.218750s system = 2.031250s CPU (118.2%)

RUN-1004 : used memory is 725 MB, reserved memory is 848 MB, peak memory is 931 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1177
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 307 valid insts, and 3160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.240569s wall, 2.812500s user + 0.093750s system = 2.906250s CPU (234.3%)

RUN-1004 : used memory is 726 MB, reserved memory is 848 MB, peak memory is 931 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.080383s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (103.6%)

RUN-1004 : used memory is 759 MB, reserved memory is 882 MB, peak memory is 931 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.629959s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 767 MB, reserved memory is 890 MB, peak memory is 931 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.256291s wall, 2.500000s user + 0.109375s system = 2.609375s CPU (28.2%)

RUN-1004 : used memory is 725 MB, reserved memory is 848 MB, peak memory is 931 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1783/2777 useful/useless nets, 1595/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 188 onehot mux instances.
SYN-1020 : Optimized 465 distributor mux.
SYN-1016 : Merged 1155 instances.
SYN-1015 : Optimize round 1, 7347 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 665/314 useful/useless nets, 477/835 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 848 better
SYN-1014 : Optimize round 3
SYN-1032 : 664/0 useful/useless nets, 476/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          370
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                330
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              18
#MACRO_MUX             67

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |330    |36     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 678/0 useful/useless nets, 491/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 817/0 useful/useless nets, 630/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 787/0 useful/useless nets, 600/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 1048/0 useful/useless nets, 861/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.52), #lev = 3 (2.09)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 256 instances into 108 LUTs, name keeping = 74%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 883/0 useful/useless nets, 696/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 329 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 113 adder to BLE ...
SYN-4008 : Packed 113 adder and 16 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 106 LUT to BLE ...
SYN-4008 : Packed 106 LUT and 60 SEQ to BLE.
SYN-4003 : Packing 253 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (253 nodes)...
SYN-4004 : #1: Packed 33 SEQ (741 nodes)...
SYN-4005 : Packed 33 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 220 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 326/437 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  304   out of  19600    1.55%
#reg                  329   out of  19600    1.68%
#le                   524
  #lut only           195   out of    524   37.21%
  #reg only           220   out of    524   41.98%
  #lut&reg            109   out of    524   20.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |524   |304   |329   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (179 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 658 nets
RUN-1001 : 416 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 17 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2124, tnet num: 656, tinst num: 273, tnode num: 2830, tedge num: 3915.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 358 clock pins, and constraint 706 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074560s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (146.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 168819
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2515): len = 136949, overlap = 0
PHY-3002 : Step(2516): len = 121192, overlap = 0
PHY-3002 : Step(2517): len = 111428, overlap = 0
PHY-3002 : Step(2518): len = 105944, overlap = 0
PHY-3002 : Step(2519): len = 100311, overlap = 0
PHY-3002 : Step(2520): len = 95647.8, overlap = 0
PHY-3002 : Step(2521): len = 90981.8, overlap = 0
PHY-3002 : Step(2522): len = 87105.2, overlap = 0
PHY-3002 : Step(2523): len = 82966.2, overlap = 0
PHY-3002 : Step(2524): len = 79092.3, overlap = 0
PHY-3002 : Step(2525): len = 75394.9, overlap = 0
PHY-3002 : Step(2526): len = 71606.7, overlap = 0
PHY-3002 : Step(2527): len = 68283.7, overlap = 0
PHY-3002 : Step(2528): len = 64825.2, overlap = 0
PHY-3002 : Step(2529): len = 61606.3, overlap = 0
PHY-3002 : Step(2530): len = 58328.2, overlap = 0
PHY-3002 : Step(2531): len = 55423.9, overlap = 0
PHY-3002 : Step(2532): len = 52708.8, overlap = 0
PHY-3002 : Step(2533): len = 49988.8, overlap = 0
PHY-3002 : Step(2534): len = 47421.1, overlap = 0
PHY-3002 : Step(2535): len = 44822.7, overlap = 0
PHY-3002 : Step(2536): len = 42501.6, overlap = 0
PHY-3002 : Step(2537): len = 39932.7, overlap = 0
PHY-3002 : Step(2538): len = 38083.7, overlap = 0
PHY-3002 : Step(2539): len = 35492.4, overlap = 0
PHY-3002 : Step(2540): len = 33307.7, overlap = 0
PHY-3002 : Step(2541): len = 31012.8, overlap = 0
PHY-3002 : Step(2542): len = 29179, overlap = 0
PHY-3002 : Step(2543): len = 27001.1, overlap = 0
PHY-3002 : Step(2544): len = 24945.7, overlap = 0
PHY-3002 : Step(2545): len = 23170.8, overlap = 0
PHY-3002 : Step(2546): len = 21497.6, overlap = 0
PHY-3002 : Step(2547): len = 19368, overlap = 0
PHY-3002 : Step(2548): len = 18261.5, overlap = 0
PHY-3002 : Step(2549): len = 16419.2, overlap = 0
PHY-3002 : Step(2550): len = 14619.3, overlap = 1.25
PHY-3002 : Step(2551): len = 13501.6, overlap = 1
PHY-3002 : Step(2552): len = 12888.9, overlap = 1
PHY-3002 : Step(2553): len = 11001.5, overlap = 0.5
PHY-3002 : Step(2554): len = 10686.6, overlap = 0.25
PHY-3002 : Step(2555): len = 10257.2, overlap = 0.5
PHY-3002 : Step(2556): len = 9543.3, overlap = 1
PHY-3002 : Step(2557): len = 9170.8, overlap = 1
PHY-3002 : Step(2558): len = 8725.9, overlap = 1
PHY-3002 : Step(2559): len = 8443.3, overlap = 1
PHY-3002 : Step(2560): len = 8403.7, overlap = 1.25
PHY-3002 : Step(2561): len = 8092.5, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160619
PHY-3002 : Step(2562): len = 7937.5, overlap = 1.5
PHY-3002 : Step(2563): len = 7762.3, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40918e-06
PHY-3002 : Step(2564): len = 7664.8, overlap = 8.25
PHY-3002 : Step(2565): len = 7711.8, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81836e-06
PHY-3002 : Step(2566): len = 7533.6, overlap = 8.25
PHY-3002 : Step(2567): len = 7585.7, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.63672e-06
PHY-3002 : Step(2568): len = 7508.4, overlap = 8.5
PHY-3002 : Step(2569): len = 7566.2, overlap = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03419e-06
PHY-3002 : Step(2570): len = 7514.6, overlap = 18.5
PHY-3002 : Step(2571): len = 7572.7, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20684e-05
PHY-3002 : Step(2572): len = 7559.4, overlap = 18.25
PHY-3002 : Step(2573): len = 7732.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99619e-05
PHY-3002 : Step(2574): len = 7625.5, overlap = 17.5
PHY-3002 : Step(2575): len = 8915.4, overlap = 14
PHY-3002 : Step(2576): len = 9058.1, overlap = 14
PHY-3002 : Step(2577): len = 9295.4, overlap = 13.75
PHY-3002 : Step(2578): len = 9556.8, overlap = 12.75
PHY-3002 : Step(2579): len = 9702.7, overlap = 12.5
PHY-3002 : Step(2580): len = 9783, overlap = 11.5
PHY-3002 : Step(2581): len = 9847.7, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.99238e-05
PHY-3002 : Step(2582): len = 10002.5, overlap = 10.25
PHY-3002 : Step(2583): len = 10295.3, overlap = 9.75
PHY-3002 : Step(2584): len = 10467, overlap = 9.5
PHY-3002 : Step(2585): len = 10498.7, overlap = 9.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.98477e-05
PHY-3002 : Step(2586): len = 11359.9, overlap = 7.75
PHY-3002 : Step(2587): len = 12158.6, overlap = 7.75
PHY-3002 : Step(2588): len = 12475.5, overlap = 6
PHY-3002 : Step(2589): len = 12769.8, overlap = 5.25
PHY-3002 : Step(2590): len = 13050, overlap = 4.75
PHY-3002 : Step(2591): len = 13063.1, overlap = 6
PHY-3002 : Step(2592): len = 12949.4, overlap = 7.5
PHY-3002 : Step(2593): len = 12573.6, overlap = 7.25
PHY-3002 : Step(2594): len = 12181.8, overlap = 7.5
PHY-3002 : Step(2595): len = 11832, overlap = 6.5
PHY-3002 : Step(2596): len = 11587.1, overlap = 7.5
PHY-3002 : Step(2597): len = 11507.6, overlap = 6
PHY-3002 : Step(2598): len = 11552.9, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000152532
PHY-3002 : Step(2599): len = 12045.6, overlap = 6.75
PHY-3002 : Step(2600): len = 12162.4, overlap = 5.5
PHY-3002 : Step(2601): len = 12279.9, overlap = 4.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000305063
PHY-3002 : Step(2602): len = 12625.6, overlap = 5
PHY-3002 : Step(2603): len = 12799.7, overlap = 4.75
PHY-3002 : Step(2604): len = 12903.9, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049040s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (191.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00190758
PHY-3002 : Step(2605): len = 16280.7, overlap = 1.25
PHY-3002 : Step(2606): len = 15847.7, overlap = 1
PHY-3002 : Step(2607): len = 15154.9, overlap = 3.5
PHY-3002 : Step(2608): len = 14658.7, overlap = 4.75
PHY-3002 : Step(2609): len = 14469.1, overlap = 5.25
PHY-3002 : Step(2610): len = 14379.8, overlap = 5.25
PHY-3002 : Step(2611): len = 14286.3, overlap = 5.5
PHY-3002 : Step(2612): len = 14125.4, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00381516
PHY-3002 : Step(2613): len = 14213.6, overlap = 6
PHY-3002 : Step(2614): len = 14188.4, overlap = 6
PHY-3002 : Step(2615): len = 14147.7, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00763033
PHY-3002 : Step(2616): len = 14186.8, overlap = 5.5
PHY-3002 : Step(2617): len = 14171.5, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15161.4, Over = 0
PHY-3001 : Final: Len = 15161.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21096, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 21384, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 21680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024388s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (256.3%)

RUN-1003 : finish command "place" in  2.240352s wall, 3.437500s user + 1.203125s system = 4.640625s CPU (207.1%)

RUN-1004 : used memory is 726 MB, reserved memory is 848 MB, peak memory is 931 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 118 to 96
PHY-1001 : Pin misalignment score is improved from 96 to 97
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 658 nets
RUN-1001 : 416 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21096, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 21384, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 21680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027925s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (279.8%)

PHY-1001 : End global routing;  0.118229s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (145.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023242s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 49888, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.314945s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (178.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49936, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009842s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49936
PHY-1001 : End DR Iter 2; 0.010371s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.741430s wall, 1.718750s user + 0.296875s system = 2.015625s CPU (115.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.985389s wall, 1.984375s user + 0.328125s system = 2.312500s CPU (116.5%)

RUN-1004 : used memory is 753 MB, reserved memory is 876 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  304   out of  19600    1.55%
#reg                  329   out of  19600    1.68%
#le                   524
  #lut only           195   out of    524   37.21%
  #reg only           220   out of    524   41.98%
  #lut&reg            109   out of    524   20.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 658, pip num: 4479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 459 valid insts, and 12269 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.194866s wall, 5.171875s user + 0.140625s system = 5.312500s CPU (242.0%)

RUN-1004 : used memory is 753 MB, reserved memory is 876 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.896540s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (105.5%)

RUN-1004 : used memory is 787 MB, reserved memory is 910 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.604092s wall, 0.406250s user + 0.187500s system = 0.593750s CPU (9.0%)

RUN-1004 : used memory is 794 MB, reserved memory is 919 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.041917s wall, 2.437500s user + 0.328125s system = 2.765625s CPU (30.6%)

RUN-1004 : used memory is 752 MB, reserved memory is 876 MB, peak memory is 952 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1778/2777 useful/useless nets, 1590/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 188 onehot mux instances.
SYN-1020 : Optimized 461 distributor mux.
SYN-1016 : Merged 1155 instances.
SYN-1015 : Optimize round 1, 7343 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 660/314 useful/useless nets, 472/839 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 852 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 471/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          374
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                330
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |44     |330    |35     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 673/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 807/0 useful/useless nets, 620/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 777/0 useful/useless nets, 590/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 1038/0 useful/useless nets, 851/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 103 (3.47), #lev = 3 (2.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 105 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 880/0 useful/useless nets, 693/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 329 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 113 adder to BLE ...
SYN-4008 : Packed 113 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 103 LUT to BLE ...
SYN-4008 : Packed 103 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 253 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (253 nodes)...
SYN-4004 : #1: Packed 31 SEQ (757 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 222 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 325/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  301   out of  19600    1.54%
#reg                  329   out of  19600    1.68%
#le                   523
  #lut only           194   out of    523   37.09%
  #reg only           222   out of    523   42.45%
  #lut&reg            107   out of    523   20.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |301   |329   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (180 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 655 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 17 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2107, tnet num: 653, tinst num: 273, tnode num: 2815, tedge num: 3885.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 360 clock pins, and constraint 708 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070995s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 171178
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2618): len = 136964, overlap = 0
PHY-3002 : Step(2619): len = 121737, overlap = 0
PHY-3002 : Step(2620): len = 112393, overlap = 0
PHY-3002 : Step(2621): len = 106359, overlap = 0
PHY-3002 : Step(2622): len = 100579, overlap = 0
PHY-3002 : Step(2623): len = 95432.4, overlap = 0
PHY-3002 : Step(2624): len = 90928.9, overlap = 0
PHY-3002 : Step(2625): len = 86995.9, overlap = 0
PHY-3002 : Step(2626): len = 83090.4, overlap = 0
PHY-3002 : Step(2627): len = 79388.9, overlap = 0
PHY-3002 : Step(2628): len = 75590, overlap = 0
PHY-3002 : Step(2629): len = 72141.8, overlap = 0
PHY-3002 : Step(2630): len = 68518.3, overlap = 0
PHY-3002 : Step(2631): len = 65242.1, overlap = 0
PHY-3002 : Step(2632): len = 62072.5, overlap = 0
PHY-3002 : Step(2633): len = 58956.7, overlap = 0
PHY-3002 : Step(2634): len = 55875, overlap = 0
PHY-3002 : Step(2635): len = 52812, overlap = 0
PHY-3002 : Step(2636): len = 50088.2, overlap = 0
PHY-3002 : Step(2637): len = 47234.8, overlap = 0
PHY-3002 : Step(2638): len = 44304, overlap = 0
PHY-3002 : Step(2639): len = 41552, overlap = 0
PHY-3002 : Step(2640): len = 39352.8, overlap = 0
PHY-3002 : Step(2641): len = 36254.1, overlap = 0
PHY-3002 : Step(2642): len = 34160.4, overlap = 0
PHY-3002 : Step(2643): len = 31933.1, overlap = 0
PHY-3002 : Step(2644): len = 29861.9, overlap = 0
PHY-3002 : Step(2645): len = 27785.6, overlap = 0
PHY-3002 : Step(2646): len = 25971.8, overlap = 0
PHY-3002 : Step(2647): len = 23663, overlap = 0
PHY-3002 : Step(2648): len = 21660.3, overlap = 0.75
PHY-3002 : Step(2649): len = 19898.6, overlap = 0.75
PHY-3002 : Step(2650): len = 17769.3, overlap = 1.5
PHY-3002 : Step(2651): len = 16476.6, overlap = 2
PHY-3002 : Step(2652): len = 15511.2, overlap = 2
PHY-3002 : Step(2653): len = 14324.1, overlap = 0.25
PHY-3002 : Step(2654): len = 13618.8, overlap = 0
PHY-3002 : Step(2655): len = 12991.7, overlap = 0
PHY-3002 : Step(2656): len = 10625.3, overlap = 0.25
PHY-3002 : Step(2657): len = 10371.6, overlap = 1
PHY-3002 : Step(2658): len = 9506.5, overlap = 1.5
PHY-3002 : Step(2659): len = 8384.5, overlap = 4.25
PHY-3002 : Step(2660): len = 7868.6, overlap = 4.25
PHY-3002 : Step(2661): len = 7762.3, overlap = 4.25
PHY-3002 : Step(2662): len = 7740.4, overlap = 4
PHY-3002 : Step(2663): len = 7480.4, overlap = 3.75
PHY-3002 : Step(2664): len = 7267.9, overlap = 3.75
PHY-3002 : Step(2665): len = 6974.8, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005486s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (284.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71258e-06
PHY-3002 : Step(2666): len = 6889.3, overlap = 10.25
PHY-3002 : Step(2667): len = 6895.2, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.42516e-06
PHY-3002 : Step(2668): len = 6709.4, overlap = 10.25
PHY-3002 : Step(2669): len = 6613.6, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08503e-05
PHY-3002 : Step(2670): len = 6371.1, overlap = 9.75
PHY-3002 : Step(2671): len = 6378.1, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60042e-06
PHY-3002 : Step(2672): len = 6359.3, overlap = 20.25
PHY-3002 : Step(2673): len = 6443.2, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.20084e-06
PHY-3002 : Step(2674): len = 6421.5, overlap = 20.25
PHY-3002 : Step(2675): len = 6595.9, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.51025e-05
PHY-3002 : Step(2676): len = 6535.5, overlap = 20.25
PHY-3002 : Step(2677): len = 7400.5, overlap = 19.75
PHY-3002 : Step(2678): len = 7569.3, overlap = 19.25
PHY-3002 : Step(2679): len = 7611.5, overlap = 18
PHY-3002 : Step(2680): len = 7779, overlap = 17
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.02051e-05
PHY-3002 : Step(2681): len = 7833.9, overlap = 17
PHY-3002 : Step(2682): len = 8302.9, overlap = 16.5
PHY-3002 : Step(2683): len = 8876.3, overlap = 14.75
PHY-3002 : Step(2684): len = 9123.5, overlap = 14.25
PHY-3002 : Step(2685): len = 9145.8, overlap = 13.5
PHY-3002 : Step(2686): len = 9343.1, overlap = 13.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.04102e-05
PHY-3002 : Step(2687): len = 9754, overlap = 13
PHY-3002 : Step(2688): len = 10575.9, overlap = 11.25
PHY-3002 : Step(2689): len = 11319.1, overlap = 10.5
PHY-3002 : Step(2690): len = 11528.9, overlap = 10.75
PHY-3002 : Step(2691): len = 11664.2, overlap = 10.25
PHY-3002 : Step(2692): len = 11934.4, overlap = 9.75
PHY-3002 : Step(2693): len = 11953.5, overlap = 8
PHY-3002 : Step(2694): len = 11962.1, overlap = 7.5
PHY-3002 : Step(2695): len = 11852.4, overlap = 7.5
PHY-3002 : Step(2696): len = 11710.8, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00012082
PHY-3002 : Step(2697): len = 11913.3, overlap = 7.25
PHY-3002 : Step(2698): len = 12083, overlap = 7.5
PHY-3002 : Step(2699): len = 12135.6, overlap = 6.75
PHY-3002 : Step(2700): len = 12137.2, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000241641
PHY-3002 : Step(2701): len = 12462.2, overlap = 7
PHY-3002 : Step(2702): len = 12611.1, overlap = 7
PHY-3002 : Step(2703): len = 12707.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048718s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (192.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00307382
PHY-3002 : Step(2704): len = 17370.1, overlap = 0.75
PHY-3002 : Step(2705): len = 16190, overlap = 3.25
PHY-3002 : Step(2706): len = 15873.8, overlap = 3.75
PHY-3002 : Step(2707): len = 15055.7, overlap = 7.25
PHY-3002 : Step(2708): len = 14806.4, overlap = 7.75
PHY-3002 : Step(2709): len = 14567.3, overlap = 9
PHY-3002 : Step(2710): len = 14472.9, overlap = 9.25
PHY-3002 : Step(2711): len = 14403.7, overlap = 10
PHY-3002 : Step(2712): len = 14289.6, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516982
PHY-3002 : Step(2713): len = 14327.5, overlap = 9.25
PHY-3002 : Step(2714): len = 14309.8, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0103396
PHY-3002 : Step(2715): len = 14310.1, overlap = 9.25
PHY-3002 : Step(2716): len = 14312.9, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008442s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (370.2%)

PHY-3001 : Legalized: Len = 15572.8, Over = 0
PHY-3001 : Final: Len = 15572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22312, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 22592, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 22672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026027s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (180.1%)

RUN-1003 : finish command "place" in  2.138998s wall, 3.500000s user + 1.109375s system = 4.609375s CPU (215.5%)

RUN-1004 : used memory is 722 MB, reserved memory is 875 MB, peak memory is 952 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 126 to 96
PHY-1001 : Pin misalignment score is improved from 96 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 655 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22312, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 22592, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 22672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026542s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.7%)

PHY-1001 : End global routing;  0.123284s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (114.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027509s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 55728, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.316534s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (177.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 55648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.013819s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 55696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 55696
PHY-1001 : End DR Iter 2; 0.012050s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (259.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.842765s wall, 1.937500s user + 0.312500s system = 2.250000s CPU (122.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.102862s wall, 2.218750s user + 0.328125s system = 2.546875s CPU (121.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 898 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  301   out of  19600    1.54%
#reg                  329   out of  19600    1.68%
#le                   523
  #lut only           194   out of    523   37.09%
  #reg only           222   out of    523   42.45%
  #lut&reg            107   out of    523   20.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 655, pip num: 4519
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 536 valid insts, and 12254 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.086527s wall, 5.468750s user + 0.109375s system = 5.578125s CPU (267.3%)

RUN-1004 : used memory is 744 MB, reserved memory is 898 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.070535s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (102.6%)

RUN-1004 : used memory is 777 MB, reserved memory is 932 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.597552s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 785 MB, reserved memory is 940 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.213857s wall, 2.468750s user + 0.140625s system = 2.609375s CPU (28.3%)

RUN-1004 : used memory is 743 MB, reserved memory is 898 MB, peak memory is 952 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1778/2777 useful/useless nets, 1590/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 188 onehot mux instances.
SYN-1020 : Optimized 461 distributor mux.
SYN-1016 : Merged 1155 instances.
SYN-1015 : Optimize round 1, 7343 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 660/314 useful/useless nets, 472/839 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 852 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 471/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          374
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                330
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |44     |330    |35     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 673/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 807/0 useful/useless nets, 620/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 777/0 useful/useless nets, 590/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 1038/0 useful/useless nets, 851/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 103 (3.47), #lev = 3 (2.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 105 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 880/0 useful/useless nets, 693/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 329 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 113 adder to BLE ...
SYN-4008 : Packed 113 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 103 LUT to BLE ...
SYN-4008 : Packed 103 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 253 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (253 nodes)...
SYN-4004 : #1: Packed 31 SEQ (757 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 222 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 325/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  301   out of  19600    1.54%
#reg                  329   out of  19600    1.68%
#le                   523
  #lut only           194   out of    523   37.09%
  #reg only           222   out of    523   42.45%
  #lut&reg            107   out of    523   20.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |301   |329   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (180 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 655 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 17 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2107, tnet num: 653, tinst num: 273, tnode num: 2815, tedge num: 3885.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 360 clock pins, and constraint 708 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069259s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (135.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 171178
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2717): len = 136964, overlap = 0
PHY-3002 : Step(2718): len = 121737, overlap = 0
PHY-3002 : Step(2719): len = 112393, overlap = 0
PHY-3002 : Step(2720): len = 106359, overlap = 0
PHY-3002 : Step(2721): len = 100579, overlap = 0
PHY-3002 : Step(2722): len = 95432.4, overlap = 0
PHY-3002 : Step(2723): len = 90928.9, overlap = 0
PHY-3002 : Step(2724): len = 86995.9, overlap = 0
PHY-3002 : Step(2725): len = 83090.4, overlap = 0
PHY-3002 : Step(2726): len = 79388.9, overlap = 0
PHY-3002 : Step(2727): len = 75590, overlap = 0
PHY-3002 : Step(2728): len = 72141.8, overlap = 0
PHY-3002 : Step(2729): len = 68518.3, overlap = 0
PHY-3002 : Step(2730): len = 65242.1, overlap = 0
PHY-3002 : Step(2731): len = 62072.5, overlap = 0
PHY-3002 : Step(2732): len = 58956.7, overlap = 0
PHY-3002 : Step(2733): len = 55875, overlap = 0
PHY-3002 : Step(2734): len = 52812, overlap = 0
PHY-3002 : Step(2735): len = 50088.2, overlap = 0
PHY-3002 : Step(2736): len = 47234.8, overlap = 0
PHY-3002 : Step(2737): len = 44304, overlap = 0
PHY-3002 : Step(2738): len = 41552, overlap = 0
PHY-3002 : Step(2739): len = 39352.8, overlap = 0
PHY-3002 : Step(2740): len = 36254.1, overlap = 0
PHY-3002 : Step(2741): len = 34160.4, overlap = 0
PHY-3002 : Step(2742): len = 31933.1, overlap = 0
PHY-3002 : Step(2743): len = 29861.9, overlap = 0
PHY-3002 : Step(2744): len = 27785.6, overlap = 0
PHY-3002 : Step(2745): len = 25971.8, overlap = 0
PHY-3002 : Step(2746): len = 23663, overlap = 0
PHY-3002 : Step(2747): len = 21660.3, overlap = 0.75
PHY-3002 : Step(2748): len = 19898.6, overlap = 0.75
PHY-3002 : Step(2749): len = 17769.3, overlap = 1.5
PHY-3002 : Step(2750): len = 16476.6, overlap = 2
PHY-3002 : Step(2751): len = 15511.2, overlap = 2
PHY-3002 : Step(2752): len = 14324.1, overlap = 0.25
PHY-3002 : Step(2753): len = 13618.8, overlap = 0
PHY-3002 : Step(2754): len = 12991.7, overlap = 0
PHY-3002 : Step(2755): len = 10625.3, overlap = 0.25
PHY-3002 : Step(2756): len = 10371.6, overlap = 1
PHY-3002 : Step(2757): len = 9506.5, overlap = 1.5
PHY-3002 : Step(2758): len = 8384.5, overlap = 4.25
PHY-3002 : Step(2759): len = 7868.6, overlap = 4.25
PHY-3002 : Step(2760): len = 7762.3, overlap = 4.25
PHY-3002 : Step(2761): len = 7740.4, overlap = 4
PHY-3002 : Step(2762): len = 7480.4, overlap = 3.75
PHY-3002 : Step(2763): len = 7267.9, overlap = 3.75
PHY-3002 : Step(2764): len = 6974.8, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (322.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71258e-06
PHY-3002 : Step(2765): len = 6889.3, overlap = 10.25
PHY-3002 : Step(2766): len = 6895.2, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.42516e-06
PHY-3002 : Step(2767): len = 6709.4, overlap = 10.25
PHY-3002 : Step(2768): len = 6613.6, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08503e-05
PHY-3002 : Step(2769): len = 6371.1, overlap = 9.75
PHY-3002 : Step(2770): len = 6378.1, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60042e-06
PHY-3002 : Step(2771): len = 6359.3, overlap = 20.25
PHY-3002 : Step(2772): len = 6443.2, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.20084e-06
PHY-3002 : Step(2773): len = 6421.5, overlap = 20.25
PHY-3002 : Step(2774): len = 6595.9, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.51025e-05
PHY-3002 : Step(2775): len = 6535.5, overlap = 20.25
PHY-3002 : Step(2776): len = 7400.5, overlap = 19.75
PHY-3002 : Step(2777): len = 7569.3, overlap = 19.25
PHY-3002 : Step(2778): len = 7611.5, overlap = 18
PHY-3002 : Step(2779): len = 7779, overlap = 17
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.02051e-05
PHY-3002 : Step(2780): len = 7833.9, overlap = 17
PHY-3002 : Step(2781): len = 8302.9, overlap = 16.5
PHY-3002 : Step(2782): len = 8876.3, overlap = 14.75
PHY-3002 : Step(2783): len = 9123.5, overlap = 14.25
PHY-3002 : Step(2784): len = 9145.8, overlap = 13.5
PHY-3002 : Step(2785): len = 9343.1, overlap = 13.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.04102e-05
PHY-3002 : Step(2786): len = 9754, overlap = 13
PHY-3002 : Step(2787): len = 10575.9, overlap = 11.25
PHY-3002 : Step(2788): len = 11319.1, overlap = 10.5
PHY-3002 : Step(2789): len = 11528.9, overlap = 10.75
PHY-3002 : Step(2790): len = 11664.2, overlap = 10.25
PHY-3002 : Step(2791): len = 11934.4, overlap = 9.75
PHY-3002 : Step(2792): len = 11953.5, overlap = 8
PHY-3002 : Step(2793): len = 11962.1, overlap = 7.5
PHY-3002 : Step(2794): len = 11852.4, overlap = 7.5
PHY-3002 : Step(2795): len = 11710.8, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00012082
PHY-3002 : Step(2796): len = 11913.3, overlap = 7.25
PHY-3002 : Step(2797): len = 12083, overlap = 7.5
PHY-3002 : Step(2798): len = 12135.6, overlap = 6.75
PHY-3002 : Step(2799): len = 12137.2, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000241641
PHY-3002 : Step(2800): len = 12462.2, overlap = 7
PHY-3002 : Step(2801): len = 12611.1, overlap = 7
PHY-3002 : Step(2802): len = 12707.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046421s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (134.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00307382
PHY-3002 : Step(2803): len = 17370.1, overlap = 0.75
PHY-3002 : Step(2804): len = 16190, overlap = 3.25
PHY-3002 : Step(2805): len = 15873.8, overlap = 3.75
PHY-3002 : Step(2806): len = 15055.7, overlap = 7.25
PHY-3002 : Step(2807): len = 14806.4, overlap = 7.75
PHY-3002 : Step(2808): len = 14567.3, overlap = 9
PHY-3002 : Step(2809): len = 14472.9, overlap = 9.25
PHY-3002 : Step(2810): len = 14403.7, overlap = 10
PHY-3002 : Step(2811): len = 14289.6, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516982
PHY-3002 : Step(2812): len = 14327.5, overlap = 9.25
PHY-3002 : Step(2813): len = 14309.8, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0103396
PHY-3002 : Step(2814): len = 14310.1, overlap = 9.25
PHY-3002 : Step(2815): len = 14312.9, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007853s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.0%)

PHY-3001 : Legalized: Len = 15572.8, Over = 0
PHY-3001 : Final: Len = 15572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22312, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 22592, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 22672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026183s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.4%)

RUN-1003 : finish command "place" in  2.122346s wall, 3.421875s user + 0.921875s system = 4.343750s CPU (204.7%)

RUN-1004 : used memory is 743 MB, reserved memory is 898 MB, peak memory is 952 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 126 to 96
PHY-1001 : Pin misalignment score is improved from 96 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 655 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22312, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 22592, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 22672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026934s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (116.0%)

PHY-1001 : End global routing;  0.118407s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (118.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024297s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 55728, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.277738s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (168.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 55648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.014233s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (219.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 55696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 55696
PHY-1001 : End DR Iter 2; 0.014647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.713301s wall, 1.718750s user + 0.265625s system = 1.984375s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.967076s wall, 1.984375s user + 0.312500s system = 2.296875s CPU (116.8%)

RUN-1004 : used memory is 754 MB, reserved memory is 910 MB, peak memory is 955 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  301   out of  19600    1.54%
#reg                  329   out of  19600    1.68%
#le                   523
  #lut only           194   out of    523   37.09%
  #reg only           222   out of    523   42.45%
  #lut&reg            107   out of    523   20.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 655, pip num: 4519
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 536 valid insts, and 12254 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.125828s wall, 5.578125s user + 0.125000s system = 5.703125s CPU (268.3%)

RUN-1004 : used memory is 755 MB, reserved memory is 910 MB, peak memory is 955 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.058014s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (103.3%)

RUN-1004 : used memory is 789 MB, reserved memory is 944 MB, peak memory is 955 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.567631s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 784 MB, reserved memory is 952 MB, peak memory is 955 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.171317s wall, 2.453125s user + 0.125000s system = 2.578125s CPU (28.1%)

RUN-1004 : used memory is 742 MB, reserved memory is 910 MB, peak memory is 955 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'count' is already declared in source/rtl/my_uart_rx.v(26)
HDL-1007 : previous declaration of 'count' is from here in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: second declaration of 'count' ignored in source/rtl/my_uart_rx.v(26)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: 'count' was previously declared with a different range in source/rtl/my_uart_rx.v(22)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1778/2777 useful/useless nets, 1590/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 188 onehot mux instances.
SYN-1020 : Optimized 461 distributor mux.
SYN-1016 : Merged 1155 instances.
SYN-1015 : Optimize round 1, 7343 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 660/314 useful/useless nets, 472/839 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 852 better
SYN-1014 : Optimize round 3
SYN-1032 : 659/0 useful/useless nets, 471/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          374
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                330
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |44     |330    |35     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 673/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 807/0 useful/useless nets, 620/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 777/0 useful/useless nets, 590/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 1038/0 useful/useless nets, 851/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 103 (3.47), #lev = 3 (2.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 105 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 880/0 useful/useless nets, 693/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 329 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 113 adder to BLE ...
SYN-4008 : Packed 113 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 103 LUT to BLE ...
SYN-4008 : Packed 103 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 253 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (253 nodes)...
SYN-4004 : #1: Packed 31 SEQ (757 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 222 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 325/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  301   out of  19600    1.54%
#reg                  329   out of  19600    1.68%
#le                   523
  #lut only           194   out of    523   37.09%
  #reg only           222   out of    523   42.45%
  #lut&reg            107   out of    523   20.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |523   |301   |329   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (180 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 655 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 17 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2107, tnet num: 653, tinst num: 273, tnode num: 2815, tedge num: 3885.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 360 clock pins, and constraint 708 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070451s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 171178
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2816): len = 136964, overlap = 0
PHY-3002 : Step(2817): len = 121737, overlap = 0
PHY-3002 : Step(2818): len = 112393, overlap = 0
PHY-3002 : Step(2819): len = 106359, overlap = 0
PHY-3002 : Step(2820): len = 100579, overlap = 0
PHY-3002 : Step(2821): len = 95432.4, overlap = 0
PHY-3002 : Step(2822): len = 90928.9, overlap = 0
PHY-3002 : Step(2823): len = 86995.9, overlap = 0
PHY-3002 : Step(2824): len = 83090.4, overlap = 0
PHY-3002 : Step(2825): len = 79388.9, overlap = 0
PHY-3002 : Step(2826): len = 75590, overlap = 0
PHY-3002 : Step(2827): len = 72141.8, overlap = 0
PHY-3002 : Step(2828): len = 68518.3, overlap = 0
PHY-3002 : Step(2829): len = 65242.1, overlap = 0
PHY-3002 : Step(2830): len = 62072.5, overlap = 0
PHY-3002 : Step(2831): len = 58956.7, overlap = 0
PHY-3002 : Step(2832): len = 55875, overlap = 0
PHY-3002 : Step(2833): len = 52812, overlap = 0
PHY-3002 : Step(2834): len = 50088.2, overlap = 0
PHY-3002 : Step(2835): len = 47234.8, overlap = 0
PHY-3002 : Step(2836): len = 44304, overlap = 0
PHY-3002 : Step(2837): len = 41552, overlap = 0
PHY-3002 : Step(2838): len = 39352.8, overlap = 0
PHY-3002 : Step(2839): len = 36254.1, overlap = 0
PHY-3002 : Step(2840): len = 34160.4, overlap = 0
PHY-3002 : Step(2841): len = 31933.1, overlap = 0
PHY-3002 : Step(2842): len = 29861.9, overlap = 0
PHY-3002 : Step(2843): len = 27785.6, overlap = 0
PHY-3002 : Step(2844): len = 25971.8, overlap = 0
PHY-3002 : Step(2845): len = 23663, overlap = 0
PHY-3002 : Step(2846): len = 21660.3, overlap = 0.75
PHY-3002 : Step(2847): len = 19898.6, overlap = 0.75
PHY-3002 : Step(2848): len = 17769.3, overlap = 1.5
PHY-3002 : Step(2849): len = 16476.6, overlap = 2
PHY-3002 : Step(2850): len = 15511.2, overlap = 2
PHY-3002 : Step(2851): len = 14324.1, overlap = 0.25
PHY-3002 : Step(2852): len = 13618.8, overlap = 0
PHY-3002 : Step(2853): len = 12991.7, overlap = 0
PHY-3002 : Step(2854): len = 10625.3, overlap = 0.25
PHY-3002 : Step(2855): len = 10371.6, overlap = 1
PHY-3002 : Step(2856): len = 9506.5, overlap = 1.5
PHY-3002 : Step(2857): len = 8384.5, overlap = 4.25
PHY-3002 : Step(2858): len = 7868.6, overlap = 4.25
PHY-3002 : Step(2859): len = 7762.3, overlap = 4.25
PHY-3002 : Step(2860): len = 7740.4, overlap = 4
PHY-3002 : Step(2861): len = 7480.4, overlap = 3.75
PHY-3002 : Step(2862): len = 7267.9, overlap = 3.75
PHY-3002 : Step(2863): len = 6974.8, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004704s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (332.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71258e-06
PHY-3002 : Step(2864): len = 6889.3, overlap = 10.25
PHY-3002 : Step(2865): len = 6895.2, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.42516e-06
PHY-3002 : Step(2866): len = 6709.4, overlap = 10.25
PHY-3002 : Step(2867): len = 6613.6, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08503e-05
PHY-3002 : Step(2868): len = 6371.1, overlap = 9.75
PHY-3002 : Step(2869): len = 6378.1, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60042e-06
PHY-3002 : Step(2870): len = 6359.3, overlap = 20.25
PHY-3002 : Step(2871): len = 6443.2, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.20084e-06
PHY-3002 : Step(2872): len = 6421.5, overlap = 20.25
PHY-3002 : Step(2873): len = 6595.9, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.51025e-05
PHY-3002 : Step(2874): len = 6535.5, overlap = 20.25
PHY-3002 : Step(2875): len = 7400.5, overlap = 19.75
PHY-3002 : Step(2876): len = 7569.3, overlap = 19.25
PHY-3002 : Step(2877): len = 7611.5, overlap = 18
PHY-3002 : Step(2878): len = 7779, overlap = 17
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.02051e-05
PHY-3002 : Step(2879): len = 7833.9, overlap = 17
PHY-3002 : Step(2880): len = 8302.9, overlap = 16.5
PHY-3002 : Step(2881): len = 8876.3, overlap = 14.75
PHY-3002 : Step(2882): len = 9123.5, overlap = 14.25
PHY-3002 : Step(2883): len = 9145.8, overlap = 13.5
PHY-3002 : Step(2884): len = 9343.1, overlap = 13.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.04102e-05
PHY-3002 : Step(2885): len = 9754, overlap = 13
PHY-3002 : Step(2886): len = 10575.9, overlap = 11.25
PHY-3002 : Step(2887): len = 11319.1, overlap = 10.5
PHY-3002 : Step(2888): len = 11528.9, overlap = 10.75
PHY-3002 : Step(2889): len = 11664.2, overlap = 10.25
PHY-3002 : Step(2890): len = 11934.4, overlap = 9.75
PHY-3002 : Step(2891): len = 11953.5, overlap = 8
PHY-3002 : Step(2892): len = 11962.1, overlap = 7.5
PHY-3002 : Step(2893): len = 11852.4, overlap = 7.5
PHY-3002 : Step(2894): len = 11710.8, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00012082
PHY-3002 : Step(2895): len = 11913.3, overlap = 7.25
PHY-3002 : Step(2896): len = 12083, overlap = 7.5
PHY-3002 : Step(2897): len = 12135.6, overlap = 6.75
PHY-3002 : Step(2898): len = 12137.2, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000241641
PHY-3002 : Step(2899): len = 12462.2, overlap = 7
PHY-3002 : Step(2900): len = 12611.1, overlap = 7
PHY-3002 : Step(2901): len = 12707.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046918s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (166.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00307382
PHY-3002 : Step(2902): len = 17370.1, overlap = 0.75
PHY-3002 : Step(2903): len = 16190, overlap = 3.25
PHY-3002 : Step(2904): len = 15873.8, overlap = 3.75
PHY-3002 : Step(2905): len = 15055.7, overlap = 7.25
PHY-3002 : Step(2906): len = 14806.4, overlap = 7.75
PHY-3002 : Step(2907): len = 14567.3, overlap = 9
PHY-3002 : Step(2908): len = 14472.9, overlap = 9.25
PHY-3002 : Step(2909): len = 14403.7, overlap = 10
PHY-3002 : Step(2910): len = 14289.6, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516982
PHY-3002 : Step(2911): len = 14327.5, overlap = 9.25
PHY-3002 : Step(2912): len = 14309.8, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0103396
PHY-3002 : Step(2913): len = 14310.1, overlap = 9.25
PHY-3002 : Step(2914): len = 14312.9, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15572.8, Over = 0
PHY-3001 : Final: Len = 15572.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22312, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 22592, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 22672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028239s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)

RUN-1003 : finish command "place" in  2.126140s wall, 3.484375s user + 1.046875s system = 4.531250s CPU (213.1%)

RUN-1004 : used memory is 739 MB, reserved memory is 910 MB, peak memory is 955 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 126 to 96
PHY-1001 : Pin misalignment score is improved from 96 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 95
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 131 mslices, 132 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 655 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22312, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 22592, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 22672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026231s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (178.7%)

PHY-1001 : End global routing;  0.125631s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (149.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.032948s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (237.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 55728, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.280187s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (184.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 55648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.014342s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 55696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 55696
PHY-1001 : End DR Iter 2; 0.014108s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.762694s wall, 1.687500s user + 0.468750s system = 2.156250s CPU (122.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.028897s wall, 1.953125s user + 0.562500s system = 2.515625s CPU (124.0%)

RUN-1004 : used memory is 752 MB, reserved memory is 922 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  301   out of  19600    1.54%
#reg                  329   out of  19600    1.68%
#le                   523
  #lut only           194   out of    523   37.09%
  #reg only           222   out of    523   42.45%
  #lut&reg            107   out of    523   20.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 655, pip num: 4519
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 536 valid insts, and 12254 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.143858s wall, 5.625000s user + 0.156250s system = 5.781250s CPU (269.7%)

RUN-1004 : used memory is 753 MB, reserved memory is 922 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.005550s wall, 1.984375s user + 0.140625s system = 2.125000s CPU (106.0%)

RUN-1004 : used memory is 787 MB, reserved memory is 956 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.572959s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 795 MB, reserved memory is 964 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.123583s wall, 2.250000s user + 0.187500s system = 2.437500s CPU (26.7%)

RUN-1004 : used memory is 753 MB, reserved memory is 922 MB, peak memory is 956 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1815/2777 useful/useless nets, 1623/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 686/317 useful/useless nets, 494/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 686/0 useful/useless nets, 494/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              19
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |37     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 700/0 useful/useless nets, 509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 851/0 useful/useless nets, 660/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 164 better
SYN-2501 : Optimize round 2
SYN-1032 : 819/0 useful/useless nets, 628/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 1084/0 useful/useless nets, 893/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 116 (3.55), #lev = 3 (2.13)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 275 instances into 118 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 910/0 useful/useless nets, 719/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 16 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 116 LUT to BLE ...
SYN-4008 : Packed 116 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 257 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (257 nodes)...
SYN-4004 : #1: Packed 36 SEQ (758 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 337/450 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  318   out of  19600    1.62%
#reg                  338   out of  19600    1.72%
#le                   539
  #lut only           201   out of    539   37.29%
  #reg only           221   out of    539   41.00%
  #lut&reg            117   out of    539   21.71%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |539   |318   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 283 instances
RUN-1001 : 135 mslices, 136 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 678 nets
RUN-1001 : 430 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 281 instances, 271 slices, 17 macros(101 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2210, tnet num: 676, tinst num: 281, tnode num: 2942, tedge num: 4059.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071408s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (153.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185487
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2915): len = 161750, overlap = 0
PHY-3002 : Step(2916): len = 143561, overlap = 0
PHY-3002 : Step(2917): len = 130099, overlap = 0
PHY-3002 : Step(2918): len = 119267, overlap = 0
PHY-3002 : Step(2919): len = 110512, overlap = 0
PHY-3002 : Step(2920): len = 102853, overlap = 0
PHY-3002 : Step(2921): len = 96249.4, overlap = 0
PHY-3002 : Step(2922): len = 90308.8, overlap = 0
PHY-3002 : Step(2923): len = 85322.2, overlap = 0
PHY-3002 : Step(2924): len = 80513.7, overlap = 0
PHY-3002 : Step(2925): len = 76351.1, overlap = 0
PHY-3002 : Step(2926): len = 72174.8, overlap = 0
PHY-3002 : Step(2927): len = 68286.7, overlap = 0
PHY-3002 : Step(2928): len = 64559.7, overlap = 0
PHY-3002 : Step(2929): len = 61086.4, overlap = 0
PHY-3002 : Step(2930): len = 57700.6, overlap = 0
PHY-3002 : Step(2931): len = 54230.3, overlap = 0
PHY-3002 : Step(2932): len = 51113.5, overlap = 0
PHY-3002 : Step(2933): len = 47662.4, overlap = 0
PHY-3002 : Step(2934): len = 45346.9, overlap = 0
PHY-3002 : Step(2935): len = 42600.7, overlap = 0
PHY-3002 : Step(2936): len = 39819.7, overlap = 0
PHY-3002 : Step(2937): len = 37047.7, overlap = 0
PHY-3002 : Step(2938): len = 34820.5, overlap = 0
PHY-3002 : Step(2939): len = 32318.7, overlap = 0
PHY-3002 : Step(2940): len = 30040.1, overlap = 0
PHY-3002 : Step(2941): len = 27315.3, overlap = 0
PHY-3002 : Step(2942): len = 25589.5, overlap = 0
PHY-3002 : Step(2943): len = 23543.9, overlap = 1
PHY-3002 : Step(2944): len = 21632.7, overlap = 1
PHY-3002 : Step(2945): len = 20196.1, overlap = 1
PHY-3002 : Step(2946): len = 18738.1, overlap = 1
PHY-3002 : Step(2947): len = 17079, overlap = 1.25
PHY-3002 : Step(2948): len = 15927.2, overlap = 1.5
PHY-3002 : Step(2949): len = 15161.5, overlap = 0
PHY-3002 : Step(2950): len = 13717, overlap = 0
PHY-3002 : Step(2951): len = 12967.5, overlap = 0
PHY-3002 : Step(2952): len = 12466.7, overlap = 0.75
PHY-3002 : Step(2953): len = 11723, overlap = 1.5
PHY-3002 : Step(2954): len = 10712.7, overlap = 3.25
PHY-3002 : Step(2955): len = 10366.3, overlap = 3.5
PHY-3002 : Step(2956): len = 9463.6, overlap = 4
PHY-3002 : Step(2957): len = 9187.8, overlap = 3.25
PHY-3002 : Step(2958): len = 8959.1, overlap = 3
PHY-3002 : Step(2959): len = 8552.4, overlap = 3.25
PHY-3002 : Step(2960): len = 8447.2, overlap = 3
PHY-3002 : Step(2961): len = 8214, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005630s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.23612e-06
PHY-3002 : Step(2962): len = 8154.2, overlap = 9.5
PHY-3002 : Step(2963): len = 8126.9, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.47223e-06
PHY-3002 : Step(2964): len = 7921.4, overlap = 9.25
PHY-3002 : Step(2965): len = 7947.3, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.29445e-05
PHY-3002 : Step(2966): len = 7894.1, overlap = 9.25
PHY-3002 : Step(2967): len = 7894.1, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.34768e-06
PHY-3002 : Step(2968): len = 7902, overlap = 18.75
PHY-3002 : Step(2969): len = 8042.4, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26954e-05
PHY-3002 : Step(2970): len = 7706, overlap = 18.25
PHY-3002 : Step(2971): len = 8061.7, overlap = 18
PHY-3002 : Step(2972): len = 8580.1, overlap = 14.5
PHY-3002 : Step(2973): len = 8611.8, overlap = 13.75
PHY-3002 : Step(2974): len = 8606.4, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53907e-05
PHY-3002 : Step(2975): len = 9112.1, overlap = 13.75
PHY-3002 : Step(2976): len = 10055.7, overlap = 12
PHY-3002 : Step(2977): len = 10222.8, overlap = 9.5
PHY-3002 : Step(2978): len = 10181.8, overlap = 9.25
PHY-3002 : Step(2979): len = 10265.6, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033587s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (186.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000516913
PHY-3002 : Step(2980): len = 17541, overlap = 3.25
PHY-3002 : Step(2981): len = 16442, overlap = 6
PHY-3002 : Step(2982): len = 15570.3, overlap = 7.25
PHY-3002 : Step(2983): len = 14898.2, overlap = 9
PHY-3002 : Step(2984): len = 14634.7, overlap = 9.75
PHY-3002 : Step(2985): len = 14566, overlap = 10.5
PHY-3002 : Step(2986): len = 14402, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103383
PHY-3002 : Step(2987): len = 14609.6, overlap = 10.5
PHY-3002 : Step(2988): len = 14644.2, overlap = 10.25
PHY-3002 : Step(2989): len = 14650.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206765
PHY-3002 : Step(2990): len = 14740.1, overlap = 9.5
PHY-3002 : Step(2991): len = 14767.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16351.4, Over = 0
PHY-3001 : Final: Len = 16351.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 24304, over cnt = 28(0%), over = 34, worst = 3
PHY-1002 : len = 24760, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 24800, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 24816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030266s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (103.3%)

RUN-1003 : finish command "place" in  1.729163s wall, 2.546875s user + 0.859375s system = 3.406250s CPU (197.0%)

RUN-1004 : used memory is 700 MB, reserved memory is 922 MB, peak memory is 956 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 130 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 104
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 283 instances
RUN-1001 : 135 mslices, 136 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 678 nets
RUN-1001 : 430 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 24304, over cnt = 28(0%), over = 34, worst = 3
PHY-1002 : len = 24760, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 24800, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 24816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035270s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (177.2%)

PHY-1001 : End global routing;  0.125006s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (112.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026716s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (175.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 56376, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.409386s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (145.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 56352, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.014872s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (315.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 56368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56368
PHY-1001 : End DR Iter 2; 0.009932s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.875054s wall, 1.921875s user + 0.234375s system = 2.156250s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.130695s wall, 2.203125s user + 0.250000s system = 2.453125s CPU (115.1%)

RUN-1004 : used memory is 713 MB, reserved memory is 936 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  318   out of  19600    1.62%
#reg                  338   out of  19600    1.72%
#le                   539
  #lut only           201   out of    539   37.29%
  #reg only           221   out of    539   41.00%
  #lut&reg            117   out of    539   21.71%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 283
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 678, pip num: 4741
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 508 valid insts, and 12846 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.171834s wall, 5.468750s user + 0.093750s system = 5.562500s CPU (256.1%)

RUN-1004 : used memory is 714 MB, reserved memory is 936 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.010745s wall, 2.062500s user + 0.140625s system = 2.203125s CPU (109.6%)

RUN-1004 : used memory is 747 MB, reserved memory is 970 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.587354s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 755 MB, reserved memory is 978 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.140975s wall, 2.531250s user + 0.218750s system = 2.750000s CPU (30.1%)

RUN-1004 : used memory is 713 MB, reserved memory is 936 MB, peak memory is 956 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1863/2777 useful/useless nets, 1671/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 200 onehot mux instances.
SYN-1020 : Optimized 521 distributor mux.
SYN-1016 : Merged 1204 instances.
SYN-1015 : Optimize round 1, 7474 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 698/325 useful/useless nets, 506/879 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 906 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/521 useful/useless nets, 126/364 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 885 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 246/0 useful/useless nets, 212/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 292/0 useful/useless nets, 258/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 155 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 491, tnet num: 130, tinst num: 58, tnode num: 616, tedge num: 835.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018354s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (170.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45302.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2992): len = 27544.6, overlap = 0
PHY-3002 : Step(2993): len = 19641.2, overlap = 0
PHY-3002 : Step(2994): len = 15557.1, overlap = 0
PHY-3002 : Step(2995): len = 13026.3, overlap = 0
PHY-3002 : Step(2996): len = 10963.9, overlap = 0
PHY-3002 : Step(2997): len = 9521.4, overlap = 0
PHY-3002 : Step(2998): len = 8642.6, overlap = 0
PHY-3002 : Step(2999): len = 7969.4, overlap = 0
PHY-3002 : Step(3000): len = 7113.8, overlap = 0
PHY-3002 : Step(3001): len = 6572, overlap = 0
PHY-3002 : Step(3002): len = 5909.1, overlap = 0
PHY-3002 : Step(3003): len = 5674.1, overlap = 0
PHY-3002 : Step(3004): len = 5227.3, overlap = 0
PHY-3002 : Step(3005): len = 5152.3, overlap = 0
PHY-3002 : Step(3006): len = 4857, overlap = 0
PHY-3002 : Step(3007): len = 4506.5, overlap = 0
PHY-3002 : Step(3008): len = 4157.9, overlap = 0
PHY-3002 : Step(3009): len = 3986.1, overlap = 0
PHY-3002 : Step(3010): len = 3862.4, overlap = 0
PHY-3002 : Step(3011): len = 3713.3, overlap = 0
PHY-3002 : Step(3012): len = 3658.1, overlap = 0
PHY-3002 : Step(3013): len = 3571, overlap = 0
PHY-3002 : Step(3014): len = 3477.4, overlap = 0
PHY-3002 : Step(3015): len = 3441.8, overlap = 0
PHY-3002 : Step(3016): len = 3300.8, overlap = 0
PHY-3002 : Step(3017): len = 3297, overlap = 0
PHY-3002 : Step(3018): len = 3282.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005767s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (541.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3019): len = 3192.1, overlap = 0
PHY-3002 : Step(3020): len = 3187, overlap = 0
PHY-3002 : Step(3021): len = 3183.4, overlap = 0
PHY-3002 : Step(3022): len = 3179, overlap = 0
PHY-3002 : Step(3023): len = 3066.8, overlap = 0
PHY-3002 : Step(3024): len = 3053.5, overlap = 0
PHY-3002 : Step(3025): len = 2997.8, overlap = 0
PHY-3002 : Step(3026): len = 2980.1, overlap = 0
PHY-3002 : Step(3027): len = 2965.6, overlap = 0
PHY-3002 : Step(3028): len = 2971.4, overlap = 0
PHY-3002 : Step(3029): len = 2969.9, overlap = 0
PHY-3002 : Step(3030): len = 2963.4, overlap = 0
PHY-3002 : Step(3031): len = 2978, overlap = 0
PHY-3002 : Step(3032): len = 2962.9, overlap = 0
PHY-3002 : Step(3033): len = 2930.8, overlap = 0
PHY-3002 : Step(3034): len = 2940.1, overlap = 0
PHY-3002 : Step(3035): len = 2944.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3036): len = 2911.7, overlap = 1.5
PHY-3002 : Step(3037): len = 2921.4, overlap = 1.5
PHY-3002 : Step(3038): len = 2921.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024133s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (194.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3039): len = 4001.5, overlap = 0.5
PHY-3002 : Step(3040): len = 3536.6, overlap = 1
PHY-3002 : Step(3041): len = 3247.9, overlap = 1.75
PHY-3002 : Step(3042): len = 3069.5, overlap = 2
PHY-3002 : Step(3043): len = 2987, overlap = 1.5
PHY-3002 : Step(3044): len = 2977, overlap = 1.5
PHY-3002 : Step(3045): len = 2953.5, overlap = 1.5
PHY-3002 : Step(3046): len = 2953.5, overlap = 1.5
PHY-3002 : Step(3047): len = 2941.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007239s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3853.2, Over = 0
PHY-3001 : Final: Len = 3853.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014755s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (211.8%)

RUN-1003 : finish command "place" in  1.167394s wall, 1.500000s user + 0.687500s system = 2.187500s CPU (187.4%)

RUN-1004 : used memory is 712 MB, reserved memory is 935 MB, peak memory is 956 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 65 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 51
PHY-1001 : Pin misalignment score is improved from 51 to 51
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015210s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (205.5%)

PHY-1001 : End global routing;  0.105010s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019881s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 18448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.192536s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (146.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18464
PHY-1001 : End DR Iter 1; 0.006780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.499202s wall, 1.468750s user + 0.171875s system = 1.640625s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.716797s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (110.1%)

RUN-1004 : used memory is 726 MB, reserved memory is 950 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1177
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 307 valid insts, and 3160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.221651s wall, 2.796875s user + 0.093750s system = 2.890625s CPU (236.6%)

RUN-1004 : used memory is 727 MB, reserved memory is 950 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.054333s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (104.2%)

RUN-1004 : used memory is 760 MB, reserved memory is 983 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.534332s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (7.2%)

RUN-1004 : used memory is 769 MB, reserved memory is 992 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.134043s wall, 2.609375s user + 0.203125s system = 2.812500s CPU (30.8%)

RUN-1004 : used memory is 727 MB, reserved memory is 950 MB, peak memory is 956 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1863/2777 useful/useless nets, 1671/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 200 onehot mux instances.
SYN-1020 : Optimized 521 distributor mux.
SYN-1016 : Merged 1204 instances.
SYN-1015 : Optimize round 1, 7474 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 698/325 useful/useless nets, 506/879 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 906 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/521 useful/useless nets, 126/364 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 885 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 246/0 useful/useless nets, 212/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 292/0 useful/useless nets, 258/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 62 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 155 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 491, tnet num: 130, tinst num: 58, tnode num: 616, tedge num: 835.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016425s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (380.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45302.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3048): len = 27544.6, overlap = 0
PHY-3002 : Step(3049): len = 19641.2, overlap = 0
PHY-3002 : Step(3050): len = 15557.1, overlap = 0
PHY-3002 : Step(3051): len = 13026.3, overlap = 0
PHY-3002 : Step(3052): len = 10963.9, overlap = 0
PHY-3002 : Step(3053): len = 9521.4, overlap = 0
PHY-3002 : Step(3054): len = 8642.6, overlap = 0
PHY-3002 : Step(3055): len = 7969.4, overlap = 0
PHY-3002 : Step(3056): len = 7113.8, overlap = 0
PHY-3002 : Step(3057): len = 6572, overlap = 0
PHY-3002 : Step(3058): len = 5909.1, overlap = 0
PHY-3002 : Step(3059): len = 5674.1, overlap = 0
PHY-3002 : Step(3060): len = 5227.3, overlap = 0
PHY-3002 : Step(3061): len = 5152.3, overlap = 0
PHY-3002 : Step(3062): len = 4857, overlap = 0
PHY-3002 : Step(3063): len = 4506.5, overlap = 0
PHY-3002 : Step(3064): len = 4157.9, overlap = 0
PHY-3002 : Step(3065): len = 3986.1, overlap = 0
PHY-3002 : Step(3066): len = 3862.4, overlap = 0
PHY-3002 : Step(3067): len = 3713.3, overlap = 0
PHY-3002 : Step(3068): len = 3658.1, overlap = 0
PHY-3002 : Step(3069): len = 3571, overlap = 0
PHY-3002 : Step(3070): len = 3477.4, overlap = 0
PHY-3002 : Step(3071): len = 3441.8, overlap = 0
PHY-3002 : Step(3072): len = 3300.8, overlap = 0
PHY-3002 : Step(3073): len = 3297, overlap = 0
PHY-3002 : Step(3074): len = 3282.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3075): len = 3192.1, overlap = 0
PHY-3002 : Step(3076): len = 3187, overlap = 0
PHY-3002 : Step(3077): len = 3183.4, overlap = 0
PHY-3002 : Step(3078): len = 3179, overlap = 0
PHY-3002 : Step(3079): len = 3066.8, overlap = 0
PHY-3002 : Step(3080): len = 3053.5, overlap = 0
PHY-3002 : Step(3081): len = 2997.8, overlap = 0
PHY-3002 : Step(3082): len = 2980.1, overlap = 0
PHY-3002 : Step(3083): len = 2965.6, overlap = 0
PHY-3002 : Step(3084): len = 2971.4, overlap = 0
PHY-3002 : Step(3085): len = 2969.9, overlap = 0
PHY-3002 : Step(3086): len = 2963.4, overlap = 0
PHY-3002 : Step(3087): len = 2978, overlap = 0
PHY-3002 : Step(3088): len = 2962.9, overlap = 0
PHY-3002 : Step(3089): len = 2930.8, overlap = 0
PHY-3002 : Step(3090): len = 2940.1, overlap = 0
PHY-3002 : Step(3091): len = 2944.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3092): len = 2911.7, overlap = 1.5
PHY-3002 : Step(3093): len = 2921.4, overlap = 1.5
PHY-3002 : Step(3094): len = 2921.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022977s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (204.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3095): len = 4001.5, overlap = 0.5
PHY-3002 : Step(3096): len = 3536.6, overlap = 1
PHY-3002 : Step(3097): len = 3247.9, overlap = 1.75
PHY-3002 : Step(3098): len = 3069.5, overlap = 2
PHY-3002 : Step(3099): len = 2987, overlap = 1.5
PHY-3002 : Step(3100): len = 2977, overlap = 1.5
PHY-3002 : Step(3101): len = 2953.5, overlap = 1.5
PHY-3002 : Step(3102): len = 2953.5, overlap = 1.5
PHY-3002 : Step(3103): len = 2941.2, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006906s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (452.5%)

PHY-3001 : Legalized: Len = 3853.2, Over = 0
PHY-3001 : Final: Len = 3853.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017296s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "place" in  1.163142s wall, 1.562500s user + 0.718750s system = 2.281250s CPU (196.1%)

RUN-1004 : used memory is 727 MB, reserved memory is 950 MB, peak memory is 956 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 65 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 51
PHY-1001 : Pin misalignment score is improved from 51 to 51
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.6%)

PHY-1001 : End global routing;  0.115729s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.019588s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 18448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.193123s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (153.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18464
PHY-1001 : End DR Iter 1; 0.008070s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (387.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.520804s wall, 1.515625s user + 0.187500s system = 1.703125s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.758525s wall, 1.765625s user + 0.218750s system = 1.984375s CPU (112.8%)

RUN-1004 : used memory is 728 MB, reserved memory is 951 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1177
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 307 valid insts, and 3160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.234280s wall, 2.812500s user + 0.109375s system = 2.921875s CPU (236.7%)

RUN-1004 : used memory is 728 MB, reserved memory is 951 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.922121s wall, 1.906250s user + 0.125000s system = 2.031250s CPU (105.7%)

RUN-1004 : used memory is 762 MB, reserved memory is 985 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.582438s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 770 MB, reserved memory is 993 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.041399s wall, 2.281250s user + 0.234375s system = 2.515625s CPU (27.8%)

RUN-1004 : used memory is 728 MB, reserved memory is 951 MB, peak memory is 956 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1815/2777 useful/useless nets, 1623/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 686/317 useful/useless nets, 494/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 686/0 useful/useless nets, 494/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD             18
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |37     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 700/0 useful/useless nets, 509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 843/0 useful/useless nets, 652/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 813/0 useful/useless nets, 622/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1032 : 1087/0 useful/useless nets, 896/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.56), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 118 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 920/0 useful/useless nets, 729/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 16 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 116 LUT to BLE ...
SYN-4008 : Packed 116 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 257 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (257 nodes)...
SYN-4004 : #1: Packed 36 SEQ (759 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 337/455 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  328   out of  19600    1.67%
#reg                  338   out of  19600    1.72%
#le                   549
  #lut only           211   out of    549   38.43%
  #reg only           221   out of    549   40.26%
  #lut&reg            117   out of    549   21.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |549   |328   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 288 instances
RUN-1001 : 138 mslices, 138 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 436 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 286 instances, 276 slices, 18 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2225, tnet num: 681, tinst num: 286, tnode num: 2957, tedge num: 4079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069557s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (157.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161421
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3104): len = 140437, overlap = 0
PHY-3002 : Step(3105): len = 130761, overlap = 0
PHY-3002 : Step(3106): len = 122858, overlap = 0
PHY-3002 : Step(3107): len = 117373, overlap = 0
PHY-3002 : Step(3108): len = 111936, overlap = 0
PHY-3002 : Step(3109): len = 107442, overlap = 0
PHY-3002 : Step(3110): len = 102705, overlap = 0
PHY-3002 : Step(3111): len = 98472.3, overlap = 0
PHY-3002 : Step(3112): len = 94000.7, overlap = 0
PHY-3002 : Step(3113): len = 89894.3, overlap = 0
PHY-3002 : Step(3114): len = 86040.7, overlap = 0
PHY-3002 : Step(3115): len = 82392.7, overlap = 0
PHY-3002 : Step(3116): len = 78592.5, overlap = 0
PHY-3002 : Step(3117): len = 75208.5, overlap = 0
PHY-3002 : Step(3118): len = 71638.1, overlap = 0
PHY-3002 : Step(3119): len = 68626.7, overlap = 0
PHY-3002 : Step(3120): len = 65635.3, overlap = 0
PHY-3002 : Step(3121): len = 62953, overlap = 0
PHY-3002 : Step(3122): len = 60072.5, overlap = 0
PHY-3002 : Step(3123): len = 57469.6, overlap = 0
PHY-3002 : Step(3124): len = 54809.1, overlap = 0
PHY-3002 : Step(3125): len = 52697.5, overlap = 0
PHY-3002 : Step(3126): len = 50272.5, overlap = 0
PHY-3002 : Step(3127): len = 48304.2, overlap = 0
PHY-3002 : Step(3128): len = 45878.2, overlap = 0
PHY-3002 : Step(3129): len = 43650.6, overlap = 0
PHY-3002 : Step(3130): len = 41441.7, overlap = 0
PHY-3002 : Step(3131): len = 39641.5, overlap = 0
PHY-3002 : Step(3132): len = 36719.5, overlap = 0
PHY-3002 : Step(3133): len = 34920.9, overlap = 0
PHY-3002 : Step(3134): len = 33267.1, overlap = 0
PHY-3002 : Step(3135): len = 30731.2, overlap = 0
PHY-3002 : Step(3136): len = 28761, overlap = 0
PHY-3002 : Step(3137): len = 27280.3, overlap = 0
PHY-3002 : Step(3138): len = 23912.7, overlap = 0
PHY-3002 : Step(3139): len = 22287.4, overlap = 0
PHY-3002 : Step(3140): len = 20900.5, overlap = 0
PHY-3002 : Step(3141): len = 17971.7, overlap = 0
PHY-3002 : Step(3142): len = 16334.1, overlap = 0.25
PHY-3002 : Step(3143): len = 15183.3, overlap = 0.5
PHY-3002 : Step(3144): len = 13590.9, overlap = 1.5
PHY-3002 : Step(3145): len = 12118.2, overlap = 1.75
PHY-3002 : Step(3146): len = 11579.9, overlap = 1.5
PHY-3002 : Step(3147): len = 10295.9, overlap = 1.75
PHY-3002 : Step(3148): len = 10008.3, overlap = 2
PHY-3002 : Step(3149): len = 9537.1, overlap = 2
PHY-3002 : Step(3150): len = 9128.9, overlap = 2.25
PHY-3002 : Step(3151): len = 8942.9, overlap = 2
PHY-3002 : Step(3152): len = 8849.7, overlap = 2.25
PHY-3002 : Step(3153): len = 8849.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005261s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (297.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3686e-05
PHY-3002 : Step(3154): len = 8605.2, overlap = 8.5
PHY-3002 : Step(3155): len = 8618.2, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73719e-05
PHY-3002 : Step(3156): len = 8550.2, overlap = 8.5
PHY-3002 : Step(3157): len = 8550.2, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.47439e-05
PHY-3002 : Step(3158): len = 8493, overlap = 8
PHY-3002 : Step(3159): len = 8541.2, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30781e-05
PHY-3002 : Step(3160): len = 8357.6, overlap = 15.25
PHY-3002 : Step(3161): len = 8639.7, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61562e-05
PHY-3002 : Step(3162): len = 8620.8, overlap = 15.25
PHY-3002 : Step(3163): len = 9301, overlap = 13.75
PHY-3002 : Step(3164): len = 9495.6, overlap = 12.5
PHY-3002 : Step(3165): len = 9980.3, overlap = 12.25
PHY-3002 : Step(3166): len = 10306.1, overlap = 11.5
PHY-3002 : Step(3167): len = 10347.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.23124e-05
PHY-3002 : Step(3168): len = 10475.7, overlap = 11.5
PHY-3002 : Step(3169): len = 11004.5, overlap = 9.75
PHY-3002 : Step(3170): len = 11053.1, overlap = 10
PHY-3002 : Step(3171): len = 11122.7, overlap = 9.25
PHY-3002 : Step(3172): len = 11178, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104625
PHY-3002 : Step(3173): len = 11601.8, overlap = 8.25
PHY-3002 : Step(3174): len = 12083.7, overlap = 8
PHY-3002 : Step(3175): len = 12307.8, overlap = 5.5
PHY-3002 : Step(3176): len = 12440.2, overlap = 5.25
PHY-3002 : Step(3177): len = 12610.9, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047070s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (99.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000647252
PHY-3002 : Step(3178): len = 16476.5, overlap = 1.75
PHY-3002 : Step(3179): len = 15942.7, overlap = 4
PHY-3002 : Step(3180): len = 15346.6, overlap = 6
PHY-3002 : Step(3181): len = 15098, overlap = 7.25
PHY-3002 : Step(3182): len = 14972.4, overlap = 8
PHY-3002 : Step(3183): len = 14893.1, overlap = 7.75
PHY-3002 : Step(3184): len = 14840.1, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012945
PHY-3002 : Step(3185): len = 15030.7, overlap = 8.75
PHY-3002 : Step(3186): len = 15076.3, overlap = 8.75
PHY-3002 : Step(3187): len = 15076.3, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00258901
PHY-3002 : Step(3188): len = 15177.1, overlap = 8.75
PHY-3002 : Step(3189): len = 15206.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008214s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.2%)

PHY-3001 : Legalized: Len = 16626.4, Over = 0
PHY-3001 : Final: Len = 16626.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 25896, over cnt = 35(0%), over = 58, worst = 3
PHY-1002 : len = 26568, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 26944, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029877s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (261.5%)

RUN-1003 : finish command "place" in  1.945294s wall, 2.859375s user + 0.906250s system = 3.765625s CPU (193.6%)

RUN-1004 : used memory is 728 MB, reserved memory is 951 MB, peak memory is 956 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 133 to 107
PHY-1001 : Pin misalignment score is improved from 107 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 288 instances
RUN-1001 : 138 mslices, 138 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 436 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 25896, over cnt = 35(0%), over = 58, worst = 3
PHY-1002 : len = 26568, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 26944, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032278s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (145.2%)

PHY-1001 : End global routing;  0.123608s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (126.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022244s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 56720, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.396996s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (133.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 56672, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.014292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 56752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.015845s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 56816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56816
PHY-1001 : End DR Iter 3; 0.013778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.908830s wall, 1.796875s user + 0.328125s system = 2.125000s CPU (111.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.176382s wall, 2.093750s user + 0.343750s system = 2.437500s CPU (112.0%)

RUN-1004 : used memory is 745 MB, reserved memory is 969 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  328   out of  19600    1.67%
#reg                  338   out of  19600    1.72%
#le                   549
  #lut only           211   out of    549   38.43%
  #reg only           221   out of    549   40.26%
  #lut&reg            117   out of    549   21.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 288
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 683, pip num: 4763
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 530 valid insts, and 12935 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.153414s wall, 5.671875s user + 0.140625s system = 5.812500s CPU (269.9%)

RUN-1004 : used memory is 745 MB, reserved memory is 969 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.070584s wall, 2.078125s user + 0.140625s system = 2.218750s CPU (107.2%)

RUN-1004 : used memory is 778 MB, reserved memory is 1002 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.642134s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 786 MB, reserved memory is 1011 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.256674s wall, 2.609375s user + 0.187500s system = 2.796875s CPU (30.2%)

RUN-1004 : used memory is 744 MB, reserved memory is 969 MB, peak memory is 956 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1815/2777 useful/useless nets, 1623/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 686/317 useful/useless nets, 494/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 686/0 useful/useless nets, 494/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD             18
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |37     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 700/0 useful/useless nets, 509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 843/0 useful/useless nets, 652/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 813/0 useful/useless nets, 622/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1032 : 1087/0 useful/useless nets, 896/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.56), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 118 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 920/0 useful/useless nets, 729/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 16 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 116 LUT to BLE ...
SYN-4008 : Packed 116 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 257 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (257 nodes)...
SYN-4004 : #1: Packed 36 SEQ (759 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 337/455 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  328   out of  19600    1.67%
#reg                  338   out of  19600    1.72%
#le                   549
  #lut only           211   out of    549   38.43%
  #reg only           221   out of    549   40.26%
  #lut&reg            117   out of    549   21.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |549   |328   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 288 instances
RUN-1001 : 138 mslices, 138 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 436 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 286 instances, 276 slices, 18 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2225, tnet num: 681, tinst num: 286, tnode num: 2957, tedge num: 4079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075953s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161421
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3190): len = 140437, overlap = 0
PHY-3002 : Step(3191): len = 130761, overlap = 0
PHY-3002 : Step(3192): len = 122858, overlap = 0
PHY-3002 : Step(3193): len = 117373, overlap = 0
PHY-3002 : Step(3194): len = 111936, overlap = 0
PHY-3002 : Step(3195): len = 107442, overlap = 0
PHY-3002 : Step(3196): len = 102705, overlap = 0
PHY-3002 : Step(3197): len = 98472.3, overlap = 0
PHY-3002 : Step(3198): len = 94000.7, overlap = 0
PHY-3002 : Step(3199): len = 89894.3, overlap = 0
PHY-3002 : Step(3200): len = 86040.7, overlap = 0
PHY-3002 : Step(3201): len = 82392.7, overlap = 0
PHY-3002 : Step(3202): len = 78592.5, overlap = 0
PHY-3002 : Step(3203): len = 75208.5, overlap = 0
PHY-3002 : Step(3204): len = 71638.1, overlap = 0
PHY-3002 : Step(3205): len = 68626.7, overlap = 0
PHY-3002 : Step(3206): len = 65635.3, overlap = 0
PHY-3002 : Step(3207): len = 62953, overlap = 0
PHY-3002 : Step(3208): len = 60072.5, overlap = 0
PHY-3002 : Step(3209): len = 57469.6, overlap = 0
PHY-3002 : Step(3210): len = 54809.1, overlap = 0
PHY-3002 : Step(3211): len = 52697.5, overlap = 0
PHY-3002 : Step(3212): len = 50272.5, overlap = 0
PHY-3002 : Step(3213): len = 48304.2, overlap = 0
PHY-3002 : Step(3214): len = 45878.2, overlap = 0
PHY-3002 : Step(3215): len = 43650.6, overlap = 0
PHY-3002 : Step(3216): len = 41441.7, overlap = 0
PHY-3002 : Step(3217): len = 39641.5, overlap = 0
PHY-3002 : Step(3218): len = 36719.5, overlap = 0
PHY-3002 : Step(3219): len = 34920.9, overlap = 0
PHY-3002 : Step(3220): len = 33267.1, overlap = 0
PHY-3002 : Step(3221): len = 30731.2, overlap = 0
PHY-3002 : Step(3222): len = 28761, overlap = 0
PHY-3002 : Step(3223): len = 27280.3, overlap = 0
PHY-3002 : Step(3224): len = 23912.7, overlap = 0
PHY-3002 : Step(3225): len = 22287.4, overlap = 0
PHY-3002 : Step(3226): len = 20900.5, overlap = 0
PHY-3002 : Step(3227): len = 17971.7, overlap = 0
PHY-3002 : Step(3228): len = 16334.1, overlap = 0.25
PHY-3002 : Step(3229): len = 15183.3, overlap = 0.5
PHY-3002 : Step(3230): len = 13590.9, overlap = 1.5
PHY-3002 : Step(3231): len = 12118.2, overlap = 1.75
PHY-3002 : Step(3232): len = 11579.9, overlap = 1.5
PHY-3002 : Step(3233): len = 10295.9, overlap = 1.75
PHY-3002 : Step(3234): len = 10008.3, overlap = 2
PHY-3002 : Step(3235): len = 9537.1, overlap = 2
PHY-3002 : Step(3236): len = 9128.9, overlap = 2.25
PHY-3002 : Step(3237): len = 8942.9, overlap = 2
PHY-3002 : Step(3238): len = 8849.7, overlap = 2.25
PHY-3002 : Step(3239): len = 8849.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3686e-05
PHY-3002 : Step(3240): len = 8605.2, overlap = 8.5
PHY-3002 : Step(3241): len = 8618.2, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73719e-05
PHY-3002 : Step(3242): len = 8550.2, overlap = 8.5
PHY-3002 : Step(3243): len = 8550.2, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.47439e-05
PHY-3002 : Step(3244): len = 8493, overlap = 8
PHY-3002 : Step(3245): len = 8541.2, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30781e-05
PHY-3002 : Step(3246): len = 8357.6, overlap = 15.25
PHY-3002 : Step(3247): len = 8639.7, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61562e-05
PHY-3002 : Step(3248): len = 8620.8, overlap = 15.25
PHY-3002 : Step(3249): len = 9301, overlap = 13.75
PHY-3002 : Step(3250): len = 9495.6, overlap = 12.5
PHY-3002 : Step(3251): len = 9980.3, overlap = 12.25
PHY-3002 : Step(3252): len = 10306.1, overlap = 11.5
PHY-3002 : Step(3253): len = 10347.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.23124e-05
PHY-3002 : Step(3254): len = 10475.7, overlap = 11.5
PHY-3002 : Step(3255): len = 11004.5, overlap = 9.75
PHY-3002 : Step(3256): len = 11053.1, overlap = 10
PHY-3002 : Step(3257): len = 11122.7, overlap = 9.25
PHY-3002 : Step(3258): len = 11178, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104625
PHY-3002 : Step(3259): len = 11601.8, overlap = 8.25
PHY-3002 : Step(3260): len = 12083.7, overlap = 8
PHY-3002 : Step(3261): len = 12307.8, overlap = 5.5
PHY-3002 : Step(3262): len = 12440.2, overlap = 5.25
PHY-3002 : Step(3263): len = 12610.9, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044338s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (141.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000647252
PHY-3002 : Step(3264): len = 16476.5, overlap = 1.75
PHY-3002 : Step(3265): len = 15942.7, overlap = 4
PHY-3002 : Step(3266): len = 15346.6, overlap = 6
PHY-3002 : Step(3267): len = 15098, overlap = 7.25
PHY-3002 : Step(3268): len = 14972.4, overlap = 8
PHY-3002 : Step(3269): len = 14893.1, overlap = 7.75
PHY-3002 : Step(3270): len = 14840.1, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012945
PHY-3002 : Step(3271): len = 15030.7, overlap = 8.75
PHY-3002 : Step(3272): len = 15076.3, overlap = 8.75
PHY-3002 : Step(3273): len = 15076.3, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00258901
PHY-3002 : Step(3274): len = 15177.1, overlap = 8.75
PHY-3002 : Step(3275): len = 15206.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16626.4, Over = 0
PHY-3001 : Final: Len = 16626.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 25896, over cnt = 35(0%), over = 58, worst = 3
PHY-1002 : len = 26568, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 26944, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028368s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (165.2%)

RUN-1003 : finish command "place" in  1.953252s wall, 3.265625s user + 0.812500s system = 4.078125s CPU (208.8%)

RUN-1004 : used memory is 727 MB, reserved memory is 969 MB, peak memory is 956 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 133 to 107
PHY-1001 : Pin misalignment score is improved from 107 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 288 instances
RUN-1001 : 138 mslices, 138 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 436 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 25896, over cnt = 35(0%), over = 58, worst = 3
PHY-1002 : len = 26568, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 26944, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031713s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (197.1%)

PHY-1001 : End global routing;  0.123875s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (126.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031153s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 56720, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.388190s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (144.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 56672, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.015096s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 56752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.013600s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 56816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56816
PHY-1001 : End DR Iter 3; 0.011512s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.846146s wall, 1.828125s user + 0.250000s system = 2.078125s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.109150s wall, 2.125000s user + 0.265625s system = 2.390625s CPU (113.3%)

RUN-1004 : used memory is 745 MB, reserved memory is 987 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  328   out of  19600    1.67%
#reg                  338   out of  19600    1.72%
#le                   549
  #lut only           211   out of    549   38.43%
  #reg only           221   out of    549   40.26%
  #lut&reg            117   out of    549   21.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 288
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 683, pip num: 4762
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 530 valid insts, and 12933 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.043284s wall, 5.500000s user + 0.109375s system = 5.609375s CPU (274.5%)

RUN-1004 : used memory is 745 MB, reserved memory is 987 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.044410s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (103.9%)

RUN-1004 : used memory is 779 MB, reserved memory is 1021 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.600108s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 787 MB, reserved memory is 1029 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.191010s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (27.9%)

RUN-1004 : used memory is 745 MB, reserved memory is 987 MB, peak memory is 956 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1815/2777 useful/useless nets, 1623/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 686/317 useful/useless nets, 494/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 686/0 useful/useless nets, 494/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD             18
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |37     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 700/0 useful/useless nets, 509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 843/0 useful/useless nets, 652/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 813/0 useful/useless nets, 622/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1032 : 1087/0 useful/useless nets, 896/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.56), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 118 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 920/0 useful/useless nets, 729/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 16 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 116 LUT to BLE ...
SYN-4008 : Packed 116 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 257 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (257 nodes)...
SYN-4004 : #1: Packed 36 SEQ (759 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 337/455 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  328   out of  19600    1.67%
#reg                  338   out of  19600    1.72%
#le                   549
  #lut only           211   out of    549   38.43%
  #reg only           221   out of    549   40.26%
  #lut&reg            117   out of    549   21.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |549   |328   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 288 instances
RUN-1001 : 138 mslices, 138 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 436 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 286 instances, 276 slices, 18 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2225, tnet num: 681, tinst num: 286, tnode num: 2957, tedge num: 4079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070703s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (132.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161421
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3276): len = 140437, overlap = 0
PHY-3002 : Step(3277): len = 130761, overlap = 0
PHY-3002 : Step(3278): len = 122858, overlap = 0
PHY-3002 : Step(3279): len = 117373, overlap = 0
PHY-3002 : Step(3280): len = 111936, overlap = 0
PHY-3002 : Step(3281): len = 107442, overlap = 0
PHY-3002 : Step(3282): len = 102705, overlap = 0
PHY-3002 : Step(3283): len = 98472.3, overlap = 0
PHY-3002 : Step(3284): len = 94000.7, overlap = 0
PHY-3002 : Step(3285): len = 89894.3, overlap = 0
PHY-3002 : Step(3286): len = 86040.7, overlap = 0
PHY-3002 : Step(3287): len = 82392.7, overlap = 0
PHY-3002 : Step(3288): len = 78592.5, overlap = 0
PHY-3002 : Step(3289): len = 75208.5, overlap = 0
PHY-3002 : Step(3290): len = 71638.1, overlap = 0
PHY-3002 : Step(3291): len = 68626.7, overlap = 0
PHY-3002 : Step(3292): len = 65635.3, overlap = 0
PHY-3002 : Step(3293): len = 62953, overlap = 0
PHY-3002 : Step(3294): len = 60072.5, overlap = 0
PHY-3002 : Step(3295): len = 57469.6, overlap = 0
PHY-3002 : Step(3296): len = 54809.1, overlap = 0
PHY-3002 : Step(3297): len = 52697.5, overlap = 0
PHY-3002 : Step(3298): len = 50272.5, overlap = 0
PHY-3002 : Step(3299): len = 48304.2, overlap = 0
PHY-3002 : Step(3300): len = 45878.2, overlap = 0
PHY-3002 : Step(3301): len = 43650.6, overlap = 0
PHY-3002 : Step(3302): len = 41441.7, overlap = 0
PHY-3002 : Step(3303): len = 39641.5, overlap = 0
PHY-3002 : Step(3304): len = 36719.5, overlap = 0
PHY-3002 : Step(3305): len = 34920.9, overlap = 0
PHY-3002 : Step(3306): len = 33267.1, overlap = 0
PHY-3002 : Step(3307): len = 30731.2, overlap = 0
PHY-3002 : Step(3308): len = 28761, overlap = 0
PHY-3002 : Step(3309): len = 27280.3, overlap = 0
PHY-3002 : Step(3310): len = 23912.7, overlap = 0
PHY-3002 : Step(3311): len = 22287.4, overlap = 0
PHY-3002 : Step(3312): len = 20900.5, overlap = 0
PHY-3002 : Step(3313): len = 17971.7, overlap = 0
PHY-3002 : Step(3314): len = 16334.1, overlap = 0.25
PHY-3002 : Step(3315): len = 15183.3, overlap = 0.5
PHY-3002 : Step(3316): len = 13590.9, overlap = 1.5
PHY-3002 : Step(3317): len = 12118.2, overlap = 1.75
PHY-3002 : Step(3318): len = 11579.9, overlap = 1.5
PHY-3002 : Step(3319): len = 10295.9, overlap = 1.75
PHY-3002 : Step(3320): len = 10008.3, overlap = 2
PHY-3002 : Step(3321): len = 9537.1, overlap = 2
PHY-3002 : Step(3322): len = 9128.9, overlap = 2.25
PHY-3002 : Step(3323): len = 8942.9, overlap = 2
PHY-3002 : Step(3324): len = 8849.7, overlap = 2.25
PHY-3002 : Step(3325): len = 8849.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005111s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3686e-05
PHY-3002 : Step(3326): len = 8605.2, overlap = 8.5
PHY-3002 : Step(3327): len = 8618.2, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73719e-05
PHY-3002 : Step(3328): len = 8550.2, overlap = 8.5
PHY-3002 : Step(3329): len = 8550.2, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.47439e-05
PHY-3002 : Step(3330): len = 8493, overlap = 8
PHY-3002 : Step(3331): len = 8541.2, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30781e-05
PHY-3002 : Step(3332): len = 8357.6, overlap = 15.25
PHY-3002 : Step(3333): len = 8639.7, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61562e-05
PHY-3002 : Step(3334): len = 8620.8, overlap = 15.25
PHY-3002 : Step(3335): len = 9301, overlap = 13.75
PHY-3002 : Step(3336): len = 9495.6, overlap = 12.5
PHY-3002 : Step(3337): len = 9980.3, overlap = 12.25
PHY-3002 : Step(3338): len = 10306.1, overlap = 11.5
PHY-3002 : Step(3339): len = 10347.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.23124e-05
PHY-3002 : Step(3340): len = 10475.7, overlap = 11.5
PHY-3002 : Step(3341): len = 11004.5, overlap = 9.75
PHY-3002 : Step(3342): len = 11053.1, overlap = 10
PHY-3002 : Step(3343): len = 11122.7, overlap = 9.25
PHY-3002 : Step(3344): len = 11178, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104625
PHY-3002 : Step(3345): len = 11601.8, overlap = 8.25
PHY-3002 : Step(3346): len = 12083.7, overlap = 8
PHY-3002 : Step(3347): len = 12307.8, overlap = 5.5
PHY-3002 : Step(3348): len = 12440.2, overlap = 5.25
PHY-3002 : Step(3349): len = 12610.9, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044777s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (139.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000647252
PHY-3002 : Step(3350): len = 16476.5, overlap = 1.75
PHY-3002 : Step(3351): len = 15942.7, overlap = 4
PHY-3002 : Step(3352): len = 15346.6, overlap = 6
PHY-3002 : Step(3353): len = 15098, overlap = 7.25
PHY-3002 : Step(3354): len = 14972.4, overlap = 8
PHY-3002 : Step(3355): len = 14893.1, overlap = 7.75
PHY-3002 : Step(3356): len = 14840.1, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012945
PHY-3002 : Step(3357): len = 15030.7, overlap = 8.75
PHY-3002 : Step(3358): len = 15076.3, overlap = 8.75
PHY-3002 : Step(3359): len = 15076.3, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00258901
PHY-3002 : Step(3360): len = 15177.1, overlap = 8.75
PHY-3002 : Step(3361): len = 15206.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008403s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (185.9%)

PHY-3001 : Legalized: Len = 16626.4, Over = 0
PHY-3001 : Final: Len = 16626.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 25896, over cnt = 35(0%), over = 58, worst = 3
PHY-1002 : len = 26568, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 26944, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030446s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (154.0%)

RUN-1003 : finish command "place" in  1.977409s wall, 3.156250s user + 1.109375s system = 4.265625s CPU (215.7%)

RUN-1004 : used memory is 745 MB, reserved memory is 987 MB, peak memory is 956 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 133 to 107
PHY-1001 : Pin misalignment score is improved from 107 to 103
PHY-1001 : Pin misalignment score is improved from 103 to 103
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 288 instances
RUN-1001 : 138 mslices, 138 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 436 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 25896, over cnt = 35(0%), over = 58, worst = 3
PHY-1002 : len = 26568, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 26944, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037564s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.8%)

PHY-1001 : End global routing;  0.140307s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (122.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027978s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 56720, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.395260s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (150.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 56672, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.012645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 56752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.012456s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 56816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56816
PHY-1001 : End DR Iter 3; 0.011812s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (264.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.891245s wall, 1.921875s user + 0.218750s system = 2.140625s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.174328s wall, 2.234375s user + 0.234375s system = 2.468750s CPU (113.5%)

RUN-1004 : used memory is 734 MB, reserved memory is 965 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  328   out of  19600    1.67%
#reg                  338   out of  19600    1.72%
#le                   549
  #lut only           211   out of    549   38.43%
  #reg only           221   out of    549   40.26%
  #lut&reg            117   out of    549   21.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 288
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 683, pip num: 4756
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 530 valid insts, and 12921 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.064877s wall, 5.531250s user + 0.156250s system = 5.687500s CPU (275.4%)

RUN-1004 : used memory is 736 MB, reserved memory is 967 MB, peak memory is 957 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.028259s wall, 2.109375s user + 0.078125s system = 2.187500s CPU (107.9%)

RUN-1004 : used memory is 770 MB, reserved memory is 1001 MB, peak memory is 957 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.595901s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 778 MB, reserved memory is 1009 MB, peak memory is 957 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.167573s wall, 2.609375s user + 0.156250s system = 2.765625s CPU (30.2%)

RUN-1004 : used memory is 736 MB, reserved memory is 967 MB, peak memory is 957 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1799/2777 useful/useless nets, 1622/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 670/317 useful/useless nets, 493/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 670/0 useful/useless nets, 493/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |36     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 684/0 useful/useless nets, 508/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 827/0 useful/useless nets, 651/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 797/0 useful/useless nets, 621/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 1054/0 useful/useless nets, 878/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.42), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 116 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 886/0 useful/useless nets, 710/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 110 adder to BLE ...
SYN-4008 : Packed 110 adder and 16 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 257 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (257 nodes)...
SYN-4004 : #1: Packed 35 SEQ (740 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 222 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 336/445 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  308   out of  19600    1.57%
#reg                  338   out of  19600    1.72%
#le                   530
  #lut only           192   out of    530   36.23%
  #reg only           222   out of    530   41.89%
  #lut&reg            116   out of    530   21.89%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |530   |308   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 279 instances
RUN-1001 : 133 mslices, 134 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 410 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 277 instances, 267 slices, 17 macros(97 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2155, tnet num: 655, tinst num: 277, tnode num: 2887, tedge num: 3976.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069974s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (134.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193472
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3362): len = 146243, overlap = 0
PHY-3002 : Step(3363): len = 128897, overlap = 0
PHY-3002 : Step(3364): len = 118650, overlap = 0
PHY-3002 : Step(3365): len = 111879, overlap = 0
PHY-3002 : Step(3366): len = 107108, overlap = 0
PHY-3002 : Step(3367): len = 102376, overlap = 0
PHY-3002 : Step(3368): len = 98181.1, overlap = 0
PHY-3002 : Step(3369): len = 94155.5, overlap = 0
PHY-3002 : Step(3370): len = 90396.7, overlap = 0
PHY-3002 : Step(3371): len = 86624.6, overlap = 0
PHY-3002 : Step(3372): len = 83053, overlap = 0
PHY-3002 : Step(3373): len = 79436.2, overlap = 0
PHY-3002 : Step(3374): len = 76146.9, overlap = 0
PHY-3002 : Step(3375): len = 73081, overlap = 0
PHY-3002 : Step(3376): len = 70042, overlap = 0
PHY-3002 : Step(3377): len = 67055.5, overlap = 0
PHY-3002 : Step(3378): len = 64015.6, overlap = 0
PHY-3002 : Step(3379): len = 61186.8, overlap = 0
PHY-3002 : Step(3380): len = 58151.4, overlap = 0
PHY-3002 : Step(3381): len = 55586.8, overlap = 0
PHY-3002 : Step(3382): len = 52878.4, overlap = 0
PHY-3002 : Step(3383): len = 50325.5, overlap = 0
PHY-3002 : Step(3384): len = 47726.3, overlap = 0
PHY-3002 : Step(3385): len = 45189.2, overlap = 0
PHY-3002 : Step(3386): len = 42664.2, overlap = 0
PHY-3002 : Step(3387): len = 40152.5, overlap = 0
PHY-3002 : Step(3388): len = 37731.1, overlap = 0
PHY-3002 : Step(3389): len = 35186.6, overlap = 0
PHY-3002 : Step(3390): len = 33119.2, overlap = 0
PHY-3002 : Step(3391): len = 30943.5, overlap = 0
PHY-3002 : Step(3392): len = 28733.8, overlap = 0
PHY-3002 : Step(3393): len = 26816.4, overlap = 0
PHY-3002 : Step(3394): len = 25127.3, overlap = 0
PHY-3002 : Step(3395): len = 23233.1, overlap = 0
PHY-3002 : Step(3396): len = 21519.4, overlap = 0
PHY-3002 : Step(3397): len = 19964.6, overlap = 1
PHY-3002 : Step(3398): len = 18561.6, overlap = 0
PHY-3002 : Step(3399): len = 17555, overlap = 0
PHY-3002 : Step(3400): len = 16287.4, overlap = 0
PHY-3002 : Step(3401): len = 15239.9, overlap = 0
PHY-3002 : Step(3402): len = 14476.8, overlap = 0
PHY-3002 : Step(3403): len = 13374.9, overlap = 3
PHY-3002 : Step(3404): len = 12280.9, overlap = 3.25
PHY-3002 : Step(3405): len = 11483.3, overlap = 3.25
PHY-3002 : Step(3406): len = 11028.3, overlap = 3.75
PHY-3002 : Step(3407): len = 9612, overlap = 3.75
PHY-3002 : Step(3408): len = 8961.7, overlap = 2.75
PHY-3002 : Step(3409): len = 8460.4, overlap = 2.5
PHY-3002 : Step(3410): len = 8227.5, overlap = 1.5
PHY-3002 : Step(3411): len = 8126.5, overlap = 1.25
PHY-3002 : Step(3412): len = 7742.9, overlap = 1.75
PHY-3002 : Step(3413): len = 7554.9, overlap = 1.75
PHY-3002 : Step(3414): len = 7196.4, overlap = 3.5
PHY-3002 : Step(3415): len = 6941.7, overlap = 6.75
PHY-3002 : Step(3416): len = 6795.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101915
PHY-3002 : Step(3417): len = 6710.8, overlap = 7.25
PHY-3002 : Step(3418): len = 6668.9, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203829
PHY-3002 : Step(3419): len = 6585.6, overlap = 7.25
PHY-3002 : Step(3420): len = 6607.6, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56351e-06
PHY-3002 : Step(3421): len = 6536.8, overlap = 16.5
PHY-3002 : Step(3422): len = 6552.8, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.12702e-06
PHY-3002 : Step(3423): len = 6491.9, overlap = 17.25
PHY-3002 : Step(3424): len = 6491.9, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.25404e-06
PHY-3002 : Step(3425): len = 6439.7, overlap = 17.5
PHY-3002 : Step(3426): len = 6439.7, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.49681e-06
PHY-3002 : Step(3427): len = 6447.7, overlap = 25.25
PHY-3002 : Step(3428): len = 6483.4, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.99362e-06
PHY-3002 : Step(3429): len = 6393.8, overlap = 24.5
PHY-3002 : Step(3430): len = 6507.9, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05086e-05
PHY-3002 : Step(3431): len = 6370.2, overlap = 23.75
PHY-3002 : Step(3432): len = 6704.3, overlap = 22.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.71419e-05
PHY-3002 : Step(3433): len = 6402.4, overlap = 22
PHY-3002 : Step(3434): len = 7497.5, overlap = 20.25
PHY-3002 : Step(3435): len = 7418.5, overlap = 20.5
PHY-3002 : Step(3436): len = 7490.8, overlap = 20
PHY-3002 : Step(3437): len = 7754, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.42839e-05
PHY-3002 : Step(3438): len = 7699.9, overlap = 20.75
PHY-3002 : Step(3439): len = 8152.1, overlap = 17.5
PHY-3002 : Step(3440): len = 8479.7, overlap = 15.75
PHY-3002 : Step(3441): len = 8567.1, overlap = 15
PHY-3002 : Step(3442): len = 8730.6, overlap = 14.25
PHY-3002 : Step(3443): len = 8953.5, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.85677e-05
PHY-3002 : Step(3444): len = 9708.7, overlap = 13.5
PHY-3002 : Step(3445): len = 10651.8, overlap = 11.25
PHY-3002 : Step(3446): len = 11590.8, overlap = 8.25
PHY-3002 : Step(3447): len = 11870.2, overlap = 6.5
PHY-3002 : Step(3448): len = 12095.4, overlap = 6.5
PHY-3002 : Step(3449): len = 12412.3, overlap = 5.5
PHY-3002 : Step(3450): len = 12313.3, overlap = 4
PHY-3002 : Step(3451): len = 12129.6, overlap = 4.5
PHY-3002 : Step(3452): len = 11966.4, overlap = 4.5
PHY-3002 : Step(3453): len = 11736.4, overlap = 4
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000137135
PHY-3002 : Step(3454): len = 12006.5, overlap = 3.75
PHY-3002 : Step(3455): len = 12114.8, overlap = 4.25
PHY-3002 : Step(3456): len = 12212.4, overlap = 5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000274271
PHY-3002 : Step(3457): len = 12565.8, overlap = 4.75
PHY-3002 : Step(3458): len = 12637.8, overlap = 5
PHY-3002 : Step(3459): len = 12667.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056476s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (166.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0073002
PHY-3002 : Step(3460): len = 16682.1, overlap = 1.25
PHY-3002 : Step(3461): len = 16300, overlap = 1
PHY-3002 : Step(3462): len = 15594.1, overlap = 1.5
PHY-3002 : Step(3463): len = 15157.9, overlap = 2.25
PHY-3002 : Step(3464): len = 14900, overlap = 2.25
PHY-3002 : Step(3465): len = 14733.4, overlap = 3
PHY-3002 : Step(3466): len = 14587.4, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007761s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.3%)

PHY-3001 : Legalized: Len = 15681.2, Over = 0
PHY-3001 : Final: Len = 15681.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22728, over cnt = 23(0%), over = 28, worst = 2
PHY-1002 : len = 23088, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 23184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028767s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (217.3%)

RUN-1003 : finish command "place" in  2.273820s wall, 3.578125s user + 1.171875s system = 4.750000s CPU (208.9%)

RUN-1004 : used memory is 721 MB, reserved memory is 968 MB, peak memory is 957 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 122 to 89
PHY-1001 : Pin misalignment score is improved from 89 to 89
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 279 instances
RUN-1001 : 133 mslices, 134 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 410 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22728, over cnt = 23(0%), over = 28, worst = 2
PHY-1002 : len = 23088, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 23184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030245s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (155.0%)

PHY-1001 : End global routing;  0.127017s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (110.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022819s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 55464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.329865s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (161.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 55488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 55488
PHY-1001 : End DR Iter 1; 0.011300s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.744405s wall, 1.765625s user + 0.218750s system = 1.984375s CPU (113.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.000499s wall, 2.031250s user + 0.234375s system = 2.265625s CPU (113.3%)

RUN-1004 : used memory is 735 MB, reserved memory is 983 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  308   out of  19600    1.57%
#reg                  338   out of  19600    1.72%
#le                   530
  #lut only           192   out of    530   36.23%
  #reg only           222   out of    530   41.89%
  #lut&reg            116   out of    530   21.89%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 279
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 657, pip num: 4664
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 491 valid insts, and 12505 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.062663s wall, 5.281250s user + 0.171875s system = 5.453125s CPU (264.4%)

RUN-1004 : used memory is 736 MB, reserved memory is 983 MB, peak memory is 957 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.046165s wall, 2.062500s user + 0.046875s system = 2.109375s CPU (103.1%)

RUN-1004 : used memory is 769 MB, reserved memory is 1017 MB, peak memory is 957 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.575934s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 777 MB, reserved memory is 1025 MB, peak memory is 957 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.165837s wall, 2.531250s user + 0.125000s system = 2.656250s CPU (29.0%)

RUN-1004 : used memory is 735 MB, reserved memory is 983 MB, peak memory is 957 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 642/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 653/0 useful/useless nets, 612/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 757/0 useful/useless nets, 716/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.42), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 116 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 598/0 useful/useless nets, 557/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 361/413 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   441
  #lut only           103   out of    441   23.36%
  #reg only           247   out of    441   56.01%
  #lut&reg             91   out of    441   20.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |441   |194   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 111 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 481 nets
RUN-1001 : 378 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 223 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1659, tnet num: 479, tinst num: 233, tnode num: 2391, tedge num: 2631.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 479 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046753s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (200.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108285
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3467): len = 89230.8, overlap = 0
PHY-3002 : Step(3468): len = 73100.4, overlap = 0
PHY-3002 : Step(3469): len = 64551.2, overlap = 0
PHY-3002 : Step(3470): len = 58208.1, overlap = 0
PHY-3002 : Step(3471): len = 53318.6, overlap = 0
PHY-3002 : Step(3472): len = 49469.5, overlap = 0
PHY-3002 : Step(3473): len = 46147.2, overlap = 0
PHY-3002 : Step(3474): len = 43507, overlap = 0
PHY-3002 : Step(3475): len = 40775.2, overlap = 0
PHY-3002 : Step(3476): len = 37866.5, overlap = 0
PHY-3002 : Step(3477): len = 35578.8, overlap = 0
PHY-3002 : Step(3478): len = 33612.5, overlap = 0
PHY-3002 : Step(3479): len = 30576.9, overlap = 0
PHY-3002 : Step(3480): len = 28229.7, overlap = 0
PHY-3002 : Step(3481): len = 26804.3, overlap = 0
PHY-3002 : Step(3482): len = 24884.4, overlap = 0
PHY-3002 : Step(3483): len = 21388.1, overlap = 0
PHY-3002 : Step(3484): len = 20090.9, overlap = 0
PHY-3002 : Step(3485): len = 19125.1, overlap = 0
PHY-3002 : Step(3486): len = 14758.6, overlap = 0
PHY-3002 : Step(3487): len = 14177.5, overlap = 0
PHY-3002 : Step(3488): len = 13111.6, overlap = 0
PHY-3002 : Step(3489): len = 12133.5, overlap = 0
PHY-3002 : Step(3490): len = 11289.7, overlap = 0
PHY-3002 : Step(3491): len = 9840.3, overlap = 0
PHY-3002 : Step(3492): len = 9306.5, overlap = 0
PHY-3002 : Step(3493): len = 8614.1, overlap = 0
PHY-3002 : Step(3494): len = 7871, overlap = 0
PHY-3002 : Step(3495): len = 7443.1, overlap = 0.25
PHY-3002 : Step(3496): len = 7159.4, overlap = 0.25
PHY-3002 : Step(3497): len = 7017.5, overlap = 0.5
PHY-3002 : Step(3498): len = 6953.1, overlap = 0
PHY-3002 : Step(3499): len = 6757.6, overlap = 0
PHY-3002 : Step(3500): len = 6595.7, overlap = 0
PHY-3002 : Step(3501): len = 6565.7, overlap = 0.25
PHY-3002 : Step(3502): len = 6379.3, overlap = 0.25
PHY-3002 : Step(3503): len = 6260.7, overlap = 0
PHY-3002 : Step(3504): len = 6092.4, overlap = 4.25
PHY-3002 : Step(3505): len = 5901.4, overlap = 4.75
PHY-3002 : Step(3506): len = 5794.8, overlap = 4.5
PHY-3002 : Step(3507): len = 5674.1, overlap = 4.25
PHY-3002 : Step(3508): len = 5578.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007318s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45658e-06
PHY-3002 : Step(3509): len = 5481.9, overlap = 12
PHY-3002 : Step(3510): len = 5465.4, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09132e-05
PHY-3002 : Step(3511): len = 5439, overlap = 11.75
PHY-3002 : Step(3512): len = 5411.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18263e-05
PHY-3002 : Step(3513): len = 5401.6, overlap = 11.25
PHY-3002 : Step(3514): len = 5401.6, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.84642e-06
PHY-3002 : Step(3515): len = 5405.5, overlap = 28.75
PHY-3002 : Step(3516): len = 5405.5, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022341s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (349.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000259536
PHY-3002 : Step(3517): len = 11573.9, overlap = 2.75
PHY-3002 : Step(3518): len = 10645.2, overlap = 5.25
PHY-3002 : Step(3519): len = 9790.1, overlap = 8.25
PHY-3002 : Step(3520): len = 9277.1, overlap = 8.75
PHY-3002 : Step(3521): len = 8971.7, overlap = 7.75
PHY-3002 : Step(3522): len = 8635.6, overlap = 10
PHY-3002 : Step(3523): len = 8362.2, overlap = 9.75
PHY-3002 : Step(3524): len = 8205.9, overlap = 9.75
PHY-3002 : Step(3525): len = 8145.8, overlap = 8.25
PHY-3002 : Step(3526): len = 8053.8, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000519071
PHY-3002 : Step(3527): len = 8088.6, overlap = 7.5
PHY-3002 : Step(3528): len = 8121.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103814
PHY-3002 : Step(3529): len = 8142.5, overlap = 7.5
PHY-3002 : Step(3530): len = 8168.8, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007473s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9482, Over = 0
PHY-3001 : Final: Len = 9482, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14664, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 14728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033657s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (185.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 222 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 237 instances, 227 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1707, tnet num: 483, tinst num: 237, tnode num: 2451, tedge num: 2699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 380 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.060147s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (155.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9960.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3531): len = 9843, overlap = 0
PHY-3002 : Step(3532): len = 9843, overlap = 0
PHY-3002 : Step(3533): len = 9840.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3534): len = 9805.3, overlap = 1
PHY-3002 : Step(3535): len = 9805.3, overlap = 1
PHY-3002 : Step(3536): len = 9816, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194054
PHY-3002 : Step(3537): len = 9816.5, overlap = 1.25
PHY-3002 : Step(3538): len = 9816.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009782s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0018803
PHY-3002 : Step(3539): len = 9900.4, overlap = 0.5
PHY-3002 : Step(3540): len = 9932.1, overlap = 0.5
PHY-3002 : Step(3541): len = 9985.5, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007002s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (223.2%)

PHY-3001 : Legalized: Len = 10068.8, Over = 0
PHY-3001 : Final: Len = 10068.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  2.164325s wall, 2.968750s user + 1.312500s system = 4.281250s CPU (197.8%)

RUN-1004 : used memory is 736 MB, reserved memory is 984 MB, peak memory is 957 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 98
PHY-1001 : Pin misalignment score is improved from 98 to 98
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 239 instances
RUN-1001 : 111 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 485 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 15088, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 15152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022067s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (283.2%)

PHY-1001 : End global routing;  0.111751s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023709s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 45896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.323903s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (159.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.010313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 45928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45928
PHY-1001 : End DR Iter 2; 0.010778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (290.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.709612s wall, 1.734375s user + 0.265625s system = 2.000000s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.951170s wall, 1.984375s user + 0.312500s system = 2.296875s CPU (117.7%)

RUN-1004 : used memory is 752 MB, reserved memory is 1000 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  202   out of  19600    1.03%
#reg                  338   out of  19600    1.72%
#le                   449
  #lut only           111   out of    449   24.72%
  #reg only           247   out of    449   55.01%
  #lut&reg             91   out of    449   20.27%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 239
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 485, pip num: 3743
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 458 valid insts, and 9113 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.948436s wall, 4.734375s user + 0.125000s system = 4.859375s CPU (249.4%)

RUN-1004 : used memory is 752 MB, reserved memory is 1000 MB, peak memory is 957 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.076075s wall, 2.078125s user + 0.109375s system = 2.187500s CPU (105.4%)

RUN-1004 : used memory is 786 MB, reserved memory is 1034 MB, peak memory is 957 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.574414s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (5.5%)

RUN-1004 : used memory is 794 MB, reserved memory is 1042 MB, peak memory is 957 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.192301s wall, 2.578125s user + 0.125000s system = 2.703125s CPU (29.4%)

RUN-1004 : used memory is 752 MB, reserved memory is 1000 MB, peak memory is 957 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 642/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 653/0 useful/useless nets, 612/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 757/0 useful/useless nets, 716/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.42), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 116 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 598/0 useful/useless nets, 557/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 361/413 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   441
  #lut only           103   out of    441   23.36%
  #reg only           247   out of    441   56.01%
  #lut&reg             91   out of    441   20.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |441   |194   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 111 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 481 nets
RUN-1001 : 378 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 223 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1659, tnet num: 479, tinst num: 233, tnode num: 2391, tedge num: 2631.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 479 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046769s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (133.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108285
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3542): len = 89230.8, overlap = 0
PHY-3002 : Step(3543): len = 73100.4, overlap = 0
PHY-3002 : Step(3544): len = 64551.2, overlap = 0
PHY-3002 : Step(3545): len = 58208.1, overlap = 0
PHY-3002 : Step(3546): len = 53318.6, overlap = 0
PHY-3002 : Step(3547): len = 49469.5, overlap = 0
PHY-3002 : Step(3548): len = 46147.2, overlap = 0
PHY-3002 : Step(3549): len = 43507, overlap = 0
PHY-3002 : Step(3550): len = 40775.2, overlap = 0
PHY-3002 : Step(3551): len = 37866.5, overlap = 0
PHY-3002 : Step(3552): len = 35578.8, overlap = 0
PHY-3002 : Step(3553): len = 33612.5, overlap = 0
PHY-3002 : Step(3554): len = 30576.9, overlap = 0
PHY-3002 : Step(3555): len = 28229.7, overlap = 0
PHY-3002 : Step(3556): len = 26804.3, overlap = 0
PHY-3002 : Step(3557): len = 24884.4, overlap = 0
PHY-3002 : Step(3558): len = 21388.1, overlap = 0
PHY-3002 : Step(3559): len = 20090.9, overlap = 0
PHY-3002 : Step(3560): len = 19125.1, overlap = 0
PHY-3002 : Step(3561): len = 14758.6, overlap = 0
PHY-3002 : Step(3562): len = 14177.5, overlap = 0
PHY-3002 : Step(3563): len = 13111.6, overlap = 0
PHY-3002 : Step(3564): len = 12133.5, overlap = 0
PHY-3002 : Step(3565): len = 11289.7, overlap = 0
PHY-3002 : Step(3566): len = 9840.3, overlap = 0
PHY-3002 : Step(3567): len = 9306.5, overlap = 0
PHY-3002 : Step(3568): len = 8614.1, overlap = 0
PHY-3002 : Step(3569): len = 7871, overlap = 0
PHY-3002 : Step(3570): len = 7443.1, overlap = 0.25
PHY-3002 : Step(3571): len = 7159.4, overlap = 0.25
PHY-3002 : Step(3572): len = 7017.5, overlap = 0.5
PHY-3002 : Step(3573): len = 6953.1, overlap = 0
PHY-3002 : Step(3574): len = 6757.6, overlap = 0
PHY-3002 : Step(3575): len = 6595.7, overlap = 0
PHY-3002 : Step(3576): len = 6565.7, overlap = 0.25
PHY-3002 : Step(3577): len = 6379.3, overlap = 0.25
PHY-3002 : Step(3578): len = 6260.7, overlap = 0
PHY-3002 : Step(3579): len = 6092.4, overlap = 4.25
PHY-3002 : Step(3580): len = 5901.4, overlap = 4.75
PHY-3002 : Step(3581): len = 5794.8, overlap = 4.5
PHY-3002 : Step(3582): len = 5674.1, overlap = 4.25
PHY-3002 : Step(3583): len = 5578.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004954s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45658e-06
PHY-3002 : Step(3584): len = 5481.9, overlap = 12
PHY-3002 : Step(3585): len = 5465.4, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09132e-05
PHY-3002 : Step(3586): len = 5439, overlap = 11.75
PHY-3002 : Step(3587): len = 5411.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18263e-05
PHY-3002 : Step(3588): len = 5401.6, overlap = 11.25
PHY-3002 : Step(3589): len = 5401.6, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.84642e-06
PHY-3002 : Step(3590): len = 5405.5, overlap = 28.75
PHY-3002 : Step(3591): len = 5405.5, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022332s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (209.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000259536
PHY-3002 : Step(3592): len = 11573.9, overlap = 2.75
PHY-3002 : Step(3593): len = 10645.2, overlap = 5.25
PHY-3002 : Step(3594): len = 9790.1, overlap = 8.25
PHY-3002 : Step(3595): len = 9277.1, overlap = 8.75
PHY-3002 : Step(3596): len = 8971.7, overlap = 7.75
PHY-3002 : Step(3597): len = 8635.6, overlap = 10
PHY-3002 : Step(3598): len = 8362.2, overlap = 9.75
PHY-3002 : Step(3599): len = 8205.9, overlap = 9.75
PHY-3002 : Step(3600): len = 8145.8, overlap = 8.25
PHY-3002 : Step(3601): len = 8053.8, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000519071
PHY-3002 : Step(3602): len = 8088.6, overlap = 7.5
PHY-3002 : Step(3603): len = 8121.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103814
PHY-3002 : Step(3604): len = 8142.5, overlap = 7.5
PHY-3002 : Step(3605): len = 8168.8, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008529s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.2%)

PHY-3001 : Legalized: Len = 9482, Over = 0
PHY-3001 : Final: Len = 9482, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14664, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 14728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021443s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 222 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 237 instances, 227 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1707, tnet num: 483, tinst num: 237, tnode num: 2451, tedge num: 2699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 380 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057425s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (163.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9960.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3606): len = 9843, overlap = 0
PHY-3002 : Step(3607): len = 9843, overlap = 0
PHY-3002 : Step(3608): len = 9840.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004634s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (674.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3609): len = 9805.3, overlap = 1
PHY-3002 : Step(3610): len = 9805.3, overlap = 1
PHY-3002 : Step(3611): len = 9816, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194054
PHY-3002 : Step(3612): len = 9816.5, overlap = 1.25
PHY-3002 : Step(3613): len = 9816.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (291.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0018803
PHY-3002 : Step(3614): len = 9900.4, overlap = 0.5
PHY-3002 : Step(3615): len = 9932.1, overlap = 0.5
PHY-3002 : Step(3616): len = 9985.5, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007191s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (434.6%)

PHY-3001 : Legalized: Len = 10068.8, Over = 0
PHY-3001 : Final: Len = 10068.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  1.832765s wall, 2.593750s user + 0.906250s system = 3.500000s CPU (191.0%)

RUN-1004 : used memory is 752 MB, reserved memory is 1000 MB, peak memory is 957 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 98
PHY-1001 : Pin misalignment score is improved from 98 to 98
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 239 instances
RUN-1001 : 111 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 485 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 15088, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 15152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-1001 : End global routing;  0.113902s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (109.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026479s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 45896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.309547s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (156.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.013092s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 45928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45928
PHY-1001 : End DR Iter 2; 0.013043s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.741168s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.981713s wall, 2.015625s user + 0.218750s system = 2.234375s CPU (112.7%)

RUN-1004 : used memory is 760 MB, reserved memory is 1008 MB, peak memory is 960 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  202   out of  19600    1.03%
#reg                  338   out of  19600    1.72%
#le                   449
  #lut only           111   out of    449   24.72%
  #reg only           247   out of    449   55.01%
  #lut&reg             91   out of    449   20.27%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 239
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 485, pip num: 3744
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 458 valid insts, and 9115 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.956951s wall, 4.828125s user + 0.125000s system = 4.953125s CPU (253.1%)

RUN-1004 : used memory is 760 MB, reserved memory is 1008 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.046891s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (101.5%)

RUN-1004 : used memory is 794 MB, reserved memory is 1042 MB, peak memory is 960 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.592692s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 802 MB, reserved memory is 1050 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.187303s wall, 2.437500s user + 0.125000s system = 2.562500s CPU (27.9%)

RUN-1004 : used memory is 760 MB, reserved memory is 1008 MB, peak memory is 960 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 642/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 653/0 useful/useless nets, 612/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 757/0 useful/useless nets, 716/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.42), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 116 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 598/0 useful/useless nets, 557/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 361/413 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   441
  #lut only           103   out of    441   23.36%
  #reg only           247   out of    441   56.01%
  #lut&reg             91   out of    441   20.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |441   |194   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 111 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 481 nets
RUN-1001 : 378 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 223 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1659, tnet num: 479, tinst num: 233, tnode num: 2391, tedge num: 2631.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 479 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047667s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108285
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3617): len = 89230.8, overlap = 0
PHY-3002 : Step(3618): len = 73100.4, overlap = 0
PHY-3002 : Step(3619): len = 64551.2, overlap = 0
PHY-3002 : Step(3620): len = 58208.1, overlap = 0
PHY-3002 : Step(3621): len = 53318.6, overlap = 0
PHY-3002 : Step(3622): len = 49469.5, overlap = 0
PHY-3002 : Step(3623): len = 46147.2, overlap = 0
PHY-3002 : Step(3624): len = 43507, overlap = 0
PHY-3002 : Step(3625): len = 40775.2, overlap = 0
PHY-3002 : Step(3626): len = 37866.5, overlap = 0
PHY-3002 : Step(3627): len = 35578.8, overlap = 0
PHY-3002 : Step(3628): len = 33612.5, overlap = 0
PHY-3002 : Step(3629): len = 30576.9, overlap = 0
PHY-3002 : Step(3630): len = 28229.7, overlap = 0
PHY-3002 : Step(3631): len = 26804.3, overlap = 0
PHY-3002 : Step(3632): len = 24884.4, overlap = 0
PHY-3002 : Step(3633): len = 21388.1, overlap = 0
PHY-3002 : Step(3634): len = 20090.9, overlap = 0
PHY-3002 : Step(3635): len = 19125.1, overlap = 0
PHY-3002 : Step(3636): len = 14758.6, overlap = 0
PHY-3002 : Step(3637): len = 14177.5, overlap = 0
PHY-3002 : Step(3638): len = 13111.6, overlap = 0
PHY-3002 : Step(3639): len = 12133.5, overlap = 0
PHY-3002 : Step(3640): len = 11289.7, overlap = 0
PHY-3002 : Step(3641): len = 9840.3, overlap = 0
PHY-3002 : Step(3642): len = 9306.5, overlap = 0
PHY-3002 : Step(3643): len = 8614.1, overlap = 0
PHY-3002 : Step(3644): len = 7871, overlap = 0
PHY-3002 : Step(3645): len = 7443.1, overlap = 0.25
PHY-3002 : Step(3646): len = 7159.4, overlap = 0.25
PHY-3002 : Step(3647): len = 7017.5, overlap = 0.5
PHY-3002 : Step(3648): len = 6953.1, overlap = 0
PHY-3002 : Step(3649): len = 6757.6, overlap = 0
PHY-3002 : Step(3650): len = 6595.7, overlap = 0
PHY-3002 : Step(3651): len = 6565.7, overlap = 0.25
PHY-3002 : Step(3652): len = 6379.3, overlap = 0.25
PHY-3002 : Step(3653): len = 6260.7, overlap = 0
PHY-3002 : Step(3654): len = 6092.4, overlap = 4.25
PHY-3002 : Step(3655): len = 5901.4, overlap = 4.75
PHY-3002 : Step(3656): len = 5794.8, overlap = 4.5
PHY-3002 : Step(3657): len = 5674.1, overlap = 4.25
PHY-3002 : Step(3658): len = 5578.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45658e-06
PHY-3002 : Step(3659): len = 5481.9, overlap = 12
PHY-3002 : Step(3660): len = 5465.4, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09132e-05
PHY-3002 : Step(3661): len = 5439, overlap = 11.75
PHY-3002 : Step(3662): len = 5411.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18263e-05
PHY-3002 : Step(3663): len = 5401.6, overlap = 11.25
PHY-3002 : Step(3664): len = 5401.6, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.84642e-06
PHY-3002 : Step(3665): len = 5405.5, overlap = 28.75
PHY-3002 : Step(3666): len = 5405.5, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022120s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (282.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000259536
PHY-3002 : Step(3667): len = 11573.9, overlap = 2.75
PHY-3002 : Step(3668): len = 10645.2, overlap = 5.25
PHY-3002 : Step(3669): len = 9790.1, overlap = 8.25
PHY-3002 : Step(3670): len = 9277.1, overlap = 8.75
PHY-3002 : Step(3671): len = 8971.7, overlap = 7.75
PHY-3002 : Step(3672): len = 8635.6, overlap = 10
PHY-3002 : Step(3673): len = 8362.2, overlap = 9.75
PHY-3002 : Step(3674): len = 8205.9, overlap = 9.75
PHY-3002 : Step(3675): len = 8145.8, overlap = 8.25
PHY-3002 : Step(3676): len = 8053.8, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000519071
PHY-3002 : Step(3677): len = 8088.6, overlap = 7.5
PHY-3002 : Step(3678): len = 8121.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103814
PHY-3002 : Step(3679): len = 8142.5, overlap = 7.5
PHY-3002 : Step(3680): len = 8168.8, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007672s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.7%)

PHY-3001 : Legalized: Len = 9482, Over = 0
PHY-3001 : Final: Len = 9482, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14664, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 14728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021190s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (368.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 222 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 237 instances, 227 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1707, tnet num: 483, tinst num: 237, tnode num: 2451, tedge num: 2699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 380 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057923s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9960.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3681): len = 9843, overlap = 0
PHY-3002 : Step(3682): len = 9843, overlap = 0
PHY-3002 : Step(3683): len = 9840.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3684): len = 9805.3, overlap = 1
PHY-3002 : Step(3685): len = 9805.3, overlap = 1
PHY-3002 : Step(3686): len = 9816, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194054
PHY-3002 : Step(3687): len = 9816.5, overlap = 1.25
PHY-3002 : Step(3688): len = 9816.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010363s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (301.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0018803
PHY-3002 : Step(3689): len = 9900.4, overlap = 0.5
PHY-3002 : Step(3690): len = 9932.1, overlap = 0.5
PHY-3002 : Step(3691): len = 9985.5, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006962s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (448.8%)

PHY-3001 : Legalized: Len = 10068.8, Over = 0
PHY-3001 : Final: Len = 10068.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  1.772810s wall, 2.765625s user + 0.859375s system = 3.625000s CPU (204.5%)

RUN-1004 : used memory is 728 MB, reserved memory is 1007 MB, peak memory is 960 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 98
PHY-1001 : Pin misalignment score is improved from 98 to 98
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 239 instances
RUN-1001 : 111 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 485 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 15088, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 15152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025073s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.6%)

PHY-1001 : End global routing;  0.114707s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025332s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 45896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.302013s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (139.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.010272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 45928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45928
PHY-1001 : End DR Iter 2; 0.011669s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.702362s wall, 1.703125s user + 0.250000s system = 1.953125s CPU (114.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.942149s wall, 1.953125s user + 0.281250s system = 2.234375s CPU (115.0%)

RUN-1004 : used memory is 740 MB, reserved memory is 1020 MB, peak memory is 960 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  202   out of  19600    1.03%
#reg                  338   out of  19600    1.72%
#le                   449
  #lut only           111   out of    449   24.72%
  #reg only           247   out of    449   55.01%
  #lut&reg             91   out of    449   20.27%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 239
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 485, pip num: 3744
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 458 valid insts, and 9115 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.957939s wall, 4.921875s user + 0.125000s system = 5.046875s CPU (257.8%)

RUN-1004 : used memory is 741 MB, reserved memory is 1020 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.059287s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (101.7%)

RUN-1004 : used memory is 774 MB, reserved memory is 1053 MB, peak memory is 960 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.580840s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 782 MB, reserved memory is 1062 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.184363s wall, 2.484375s user + 0.109375s system = 2.593750s CPU (28.2%)

RUN-1004 : used memory is 740 MB, reserved memory is 1020 MB, peak memory is 960 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2(BPS_SET=96) in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2(BPS_SET=96)
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 642/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 653/0 useful/useless nets, 612/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 757/0 useful/useless nets, 716/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.42), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 116 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 598/0 useful/useless nets, 557/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 361/413 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   441
  #lut only           103   out of    441   23.36%
  #reg only           247   out of    441   56.01%
  #lut&reg             91   out of    441   20.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |441   |194   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 111 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 481 nets
RUN-1001 : 378 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 223 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1659, tnet num: 479, tinst num: 233, tnode num: 2391, tedge num: 2631.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 479 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044803s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (139.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108583
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3692): len = 86738.6, overlap = 0
PHY-3002 : Step(3693): len = 70431.2, overlap = 0
PHY-3002 : Step(3694): len = 61553.9, overlap = 0
PHY-3002 : Step(3695): len = 55980.6, overlap = 0
PHY-3002 : Step(3696): len = 51716.2, overlap = 0
PHY-3002 : Step(3697): len = 47908.4, overlap = 0
PHY-3002 : Step(3698): len = 44929.3, overlap = 0
PHY-3002 : Step(3699): len = 42165.5, overlap = 0
PHY-3002 : Step(3700): len = 39445.4, overlap = 0
PHY-3002 : Step(3701): len = 36554.3, overlap = 0
PHY-3002 : Step(3702): len = 34324.2, overlap = 0
PHY-3002 : Step(3703): len = 32404.3, overlap = 0
PHY-3002 : Step(3704): len = 29674.2, overlap = 0
PHY-3002 : Step(3705): len = 27546.3, overlap = 0
PHY-3002 : Step(3706): len = 26097.5, overlap = 0
PHY-3002 : Step(3707): len = 24123, overlap = 0
PHY-3002 : Step(3708): len = 21852.2, overlap = 0
PHY-3002 : Step(3709): len = 20577.3, overlap = 0
PHY-3002 : Step(3710): len = 19332.1, overlap = 0
PHY-3002 : Step(3711): len = 16317.3, overlap = 0
PHY-3002 : Step(3712): len = 15252.4, overlap = 0
PHY-3002 : Step(3713): len = 14731.9, overlap = 0
PHY-3002 : Step(3714): len = 11853.2, overlap = 0
PHY-3002 : Step(3715): len = 11301.2, overlap = 0
PHY-3002 : Step(3716): len = 10571.7, overlap = 0
PHY-3002 : Step(3717): len = 9637.7, overlap = 0
PHY-3002 : Step(3718): len = 8963.7, overlap = 0
PHY-3002 : Step(3719): len = 8784.5, overlap = 0
PHY-3002 : Step(3720): len = 8397.6, overlap = 0
PHY-3002 : Step(3721): len = 8188.8, overlap = 0
PHY-3002 : Step(3722): len = 7988.2, overlap = 0
PHY-3002 : Step(3723): len = 7783.2, overlap = 0
PHY-3002 : Step(3724): len = 7509, overlap = 0
PHY-3002 : Step(3725): len = 7201, overlap = 0
PHY-3002 : Step(3726): len = 7088.4, overlap = 0
PHY-3002 : Step(3727): len = 6791.5, overlap = 0.25
PHY-3002 : Step(3728): len = 6642.1, overlap = 0
PHY-3002 : Step(3729): len = 6491.4, overlap = 0
PHY-3002 : Step(3730): len = 6328, overlap = 0
PHY-3002 : Step(3731): len = 6116.1, overlap = 1
PHY-3002 : Step(3732): len = 6056.3, overlap = 1.75
PHY-3002 : Step(3733): len = 5981.2, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.57351e-06
PHY-3002 : Step(3734): len = 5933.1, overlap = 10.5
PHY-3002 : Step(3735): len = 5937.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.9147e-05
PHY-3002 : Step(3736): len = 5911.4, overlap = 10
PHY-3002 : Step(3737): len = 5911.4, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82941e-05
PHY-3002 : Step(3738): len = 5901.5, overlap = 9.25
PHY-3002 : Step(3739): len = 5907.4, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.37713e-06
PHY-3002 : Step(3740): len = 5887.6, overlap = 25.5
PHY-3002 : Step(3741): len = 5893.2, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67543e-05
PHY-3002 : Step(3742): len = 5907.8, overlap = 25.25
PHY-3002 : Step(3743): len = 5950.4, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.75939e-05
PHY-3002 : Step(3744): len = 5919.4, overlap = 25.75
PHY-3002 : Step(3745): len = 6147, overlap = 23
PHY-3002 : Step(3746): len = 6523.3, overlap = 19
PHY-3002 : Step(3747): len = 6420.2, overlap = 19.25
PHY-3002 : Step(3748): len = 6477.7, overlap = 19.5
PHY-3002 : Step(3749): len = 6539.2, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022696s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (206.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000340626
PHY-3002 : Step(3750): len = 10359.6, overlap = 1.5
PHY-3002 : Step(3751): len = 9419.4, overlap = 3
PHY-3002 : Step(3752): len = 8840.5, overlap = 4.5
PHY-3002 : Step(3753): len = 8519.1, overlap = 5.5
PHY-3002 : Step(3754): len = 8125.3, overlap = 5.5
PHY-3002 : Step(3755): len = 8096.2, overlap = 6.5
PHY-3002 : Step(3756): len = 7945.4, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000681251
PHY-3002 : Step(3757): len = 7954.2, overlap = 7.75
PHY-3002 : Step(3758): len = 7966.5, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0013625
PHY-3002 : Step(3759): len = 7927.3, overlap = 8
PHY-3002 : Step(3760): len = 7927.3, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9792, Over = 0
PHY-3001 : Final: Len = 9792, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14848, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 14856, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 14904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 222 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 237 instances, 227 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1707, tnet num: 483, tinst num: 237, tnode num: 2451, tedge num: 2699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 380 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056098s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (167.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 10158.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3761): len = 10091.7, overlap = 0
PHY-3002 : Step(3762): len = 10091.7, overlap = 0
PHY-3002 : Step(3763): len = 10093.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004770s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3764): len = 10082.5, overlap = 1
PHY-3002 : Step(3765): len = 10082.5, overlap = 1
PHY-3002 : Step(3766): len = 10087.5, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000187352
PHY-3002 : Step(3767): len = 10079.4, overlap = 1
PHY-3002 : Step(3768): len = 10079.4, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009644s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00207906
PHY-3002 : Step(3769): len = 10161.7, overlap = 1
PHY-3002 : Step(3770): len = 10154.6, overlap = 0.75
PHY-3002 : Step(3771): len = 10186.6, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10338.8, Over = 0
PHY-3001 : Final: Len = 10338.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  1.837164s wall, 3.031250s user + 0.828125s system = 3.859375s CPU (210.1%)

RUN-1004 : used memory is 740 MB, reserved memory is 1020 MB, peak memory is 960 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 121 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 92
PHY-1001 : Pin misalignment score is improved from 92 to 92
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 239 instances
RUN-1001 : 111 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 485 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 15464, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 15464, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025755s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.3%)

PHY-1001 : End global routing;  0.115689s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (108.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 46760, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.326855s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (143.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46776, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46784
PHY-1001 : End DR Iter 2; 0.010139s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.745190s wall, 1.765625s user + 0.187500s system = 1.953125s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.993182s wall, 2.031250s user + 0.203125s system = 2.234375s CPU (112.1%)

RUN-1004 : used memory is 754 MB, reserved memory is 1034 MB, peak memory is 960 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  202   out of  19600    1.03%
#reg                  338   out of  19600    1.72%
#le                   449
  #lut only           111   out of    449   24.72%
  #reg only           247   out of    449   55.01%
  #lut&reg             91   out of    449   20.27%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 239
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 485, pip num: 3802
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 461 valid insts, and 9235 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.930461s wall, 4.750000s user + 0.203125s system = 4.953125s CPU (256.6%)

RUN-1004 : used memory is 755 MB, reserved memory is 1034 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.068538s wall, 2.031250s user + 0.078125s system = 2.109375s CPU (102.0%)

RUN-1004 : used memory is 788 MB, reserved memory is 1068 MB, peak memory is 960 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.594485s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 796 MB, reserved memory is 1076 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.214327s wall, 2.312500s user + 0.156250s system = 2.468750s CPU (26.8%)

RUN-1004 : used memory is 754 MB, reserved memory is 1034 MB, peak memory is 960 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 642/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-1032 : 653/0 useful/useless nets, 612/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 757/0 useful/useless nets, 716/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.42), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 268 instances into 116 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 598/0 useful/useless nets, 557/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 29 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 361/413 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   441
  #lut only           103   out of    441   23.36%
  #reg only           247   out of    441   56.01%
  #lut&reg             91   out of    441   20.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |441   |194   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (186 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 111 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 481 nets
RUN-1001 : 378 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 223 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1659, tnet num: 479, tinst num: 233, tnode num: 2391, tedge num: 2631.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 479 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 372 clock pins, and constraint 732 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048690s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108285
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3772): len = 89230.8, overlap = 0
PHY-3002 : Step(3773): len = 73100.4, overlap = 0
PHY-3002 : Step(3774): len = 64551.2, overlap = 0
PHY-3002 : Step(3775): len = 58208.1, overlap = 0
PHY-3002 : Step(3776): len = 53318.6, overlap = 0
PHY-3002 : Step(3777): len = 49469.5, overlap = 0
PHY-3002 : Step(3778): len = 46147.2, overlap = 0
PHY-3002 : Step(3779): len = 43507, overlap = 0
PHY-3002 : Step(3780): len = 40775.2, overlap = 0
PHY-3002 : Step(3781): len = 37866.5, overlap = 0
PHY-3002 : Step(3782): len = 35578.8, overlap = 0
PHY-3002 : Step(3783): len = 33612.5, overlap = 0
PHY-3002 : Step(3784): len = 30576.9, overlap = 0
PHY-3002 : Step(3785): len = 28229.7, overlap = 0
PHY-3002 : Step(3786): len = 26804.3, overlap = 0
PHY-3002 : Step(3787): len = 24884.4, overlap = 0
PHY-3002 : Step(3788): len = 21388.1, overlap = 0
PHY-3002 : Step(3789): len = 20090.9, overlap = 0
PHY-3002 : Step(3790): len = 19125.1, overlap = 0
PHY-3002 : Step(3791): len = 14758.6, overlap = 0
PHY-3002 : Step(3792): len = 14177.5, overlap = 0
PHY-3002 : Step(3793): len = 13111.6, overlap = 0
PHY-3002 : Step(3794): len = 12133.5, overlap = 0
PHY-3002 : Step(3795): len = 11289.7, overlap = 0
PHY-3002 : Step(3796): len = 9840.3, overlap = 0
PHY-3002 : Step(3797): len = 9306.5, overlap = 0
PHY-3002 : Step(3798): len = 8614.1, overlap = 0
PHY-3002 : Step(3799): len = 7871, overlap = 0
PHY-3002 : Step(3800): len = 7443.1, overlap = 0.25
PHY-3002 : Step(3801): len = 7159.4, overlap = 0.25
PHY-3002 : Step(3802): len = 7017.5, overlap = 0.5
PHY-3002 : Step(3803): len = 6953.1, overlap = 0
PHY-3002 : Step(3804): len = 6757.6, overlap = 0
PHY-3002 : Step(3805): len = 6595.7, overlap = 0
PHY-3002 : Step(3806): len = 6565.7, overlap = 0.25
PHY-3002 : Step(3807): len = 6379.3, overlap = 0.25
PHY-3002 : Step(3808): len = 6260.7, overlap = 0
PHY-3002 : Step(3809): len = 6092.4, overlap = 4.25
PHY-3002 : Step(3810): len = 5901.4, overlap = 4.75
PHY-3002 : Step(3811): len = 5794.8, overlap = 4.5
PHY-3002 : Step(3812): len = 5674.1, overlap = 4.25
PHY-3002 : Step(3813): len = 5578.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45658e-06
PHY-3002 : Step(3814): len = 5481.9, overlap = 12
PHY-3002 : Step(3815): len = 5465.4, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09132e-05
PHY-3002 : Step(3816): len = 5439, overlap = 11.75
PHY-3002 : Step(3817): len = 5411.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18263e-05
PHY-3002 : Step(3818): len = 5401.6, overlap = 11.25
PHY-3002 : Step(3819): len = 5401.6, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.84642e-06
PHY-3002 : Step(3820): len = 5405.5, overlap = 28.75
PHY-3002 : Step(3821): len = 5405.5, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026110s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (179.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000259536
PHY-3002 : Step(3822): len = 11573.9, overlap = 2.75
PHY-3002 : Step(3823): len = 10645.2, overlap = 5.25
PHY-3002 : Step(3824): len = 9790.1, overlap = 8.25
PHY-3002 : Step(3825): len = 9277.1, overlap = 8.75
PHY-3002 : Step(3826): len = 8971.7, overlap = 7.75
PHY-3002 : Step(3827): len = 8635.6, overlap = 10
PHY-3002 : Step(3828): len = 8362.2, overlap = 9.75
PHY-3002 : Step(3829): len = 8205.9, overlap = 9.75
PHY-3002 : Step(3830): len = 8145.8, overlap = 8.25
PHY-3002 : Step(3831): len = 8053.8, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000519071
PHY-3002 : Step(3832): len = 8088.6, overlap = 7.5
PHY-3002 : Step(3833): len = 8121.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103814
PHY-3002 : Step(3834): len = 8142.5, overlap = 7.5
PHY-3002 : Step(3835): len = 8168.8, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007954s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9482, Over = 0
PHY-3001 : Final: Len = 9482, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14664, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 14728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022964s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (340.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 222 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 237 instances, 227 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1707, tnet num: 483, tinst num: 237, tnode num: 2451, tedge num: 2699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 380 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059322s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (131.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9960.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3836): len = 9843, overlap = 0
PHY-3002 : Step(3837): len = 9843, overlap = 0
PHY-3002 : Step(3838): len = 9840.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005698s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3839): len = 9805.3, overlap = 1
PHY-3002 : Step(3840): len = 9805.3, overlap = 1
PHY-3002 : Step(3841): len = 9816, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194054
PHY-3002 : Step(3842): len = 9816.5, overlap = 1.25
PHY-3002 : Step(3843): len = 9816.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0018803
PHY-3002 : Step(3844): len = 9900.4, overlap = 0.5
PHY-3002 : Step(3845): len = 9932.1, overlap = 0.5
PHY-3002 : Step(3846): len = 9985.5, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007622s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.0%)

PHY-3001 : Legalized: Len = 10068.8, Over = 0
PHY-3001 : Final: Len = 10068.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  1.925391s wall, 3.109375s user + 0.796875s system = 3.906250s CPU (202.9%)

RUN-1004 : used memory is 755 MB, reserved memory is 1034 MB, peak memory is 960 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 98
PHY-1001 : Pin misalignment score is improved from 98 to 98
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 239 instances
RUN-1001 : 111 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 485 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 15088, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 15152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022970s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.0%)

PHY-1001 : End global routing;  0.139775s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (134.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026244s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 45896, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.341691s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (146.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.011068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 45928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45928
PHY-1001 : End DR Iter 2; 0.010781s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (289.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.849371s wall, 2.171875s user + 0.343750s system = 2.515625s CPU (136.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.121231s wall, 2.500000s user + 0.390625s system = 2.890625s CPU (136.3%)

RUN-1004 : used memory is 769 MB, reserved memory is 1050 MB, peak memory is 967 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  202   out of  19600    1.03%
#reg                  338   out of  19600    1.72%
#le                   449
  #lut only           111   out of    449   24.72%
  #reg only           247   out of    449   55.01%
  #lut&reg             91   out of    449   20.27%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 239
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 485, pip num: 3744
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 458 valid insts, and 9115 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.017863s wall, 5.187500s user + 0.234375s system = 5.421875s CPU (268.7%)

RUN-1004 : used memory is 770 MB, reserved memory is 1050 MB, peak memory is 967 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 684/0 useful/useless nets, 643/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 658/0 useful/useless nets, 617/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 762/0 useful/useless nets, 721/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 115 (3.43), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 273 instances into 117 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 599/0 useful/useless nets, 558/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 115 LUT to BLE ...
SYN-4008 : Packed 115 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 362/414 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  195   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   442
  #lut only           104   out of    442   23.53%
  #reg only           247   out of    442   55.88%
  #lut&reg             91   out of    442   20.59%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |442   |195   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (187 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 236 instances
RUN-1001 : 112 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 482 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 234 instances, 224 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1665, tnet num: 480, tinst num: 234, tnode num: 2399, tedge num: 2640.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 374 clock pins, and constraint 734 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046289s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (135.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103205
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3847): len = 81394.5, overlap = 0
PHY-3002 : Step(3848): len = 66600.5, overlap = 0
PHY-3002 : Step(3849): len = 58820.1, overlap = 0
PHY-3002 : Step(3850): len = 53087.6, overlap = 0
PHY-3002 : Step(3851): len = 48681, overlap = 0
PHY-3002 : Step(3852): len = 44996.5, overlap = 0
PHY-3002 : Step(3853): len = 42073.1, overlap = 0
PHY-3002 : Step(3854): len = 39875.4, overlap = 0
PHY-3002 : Step(3855): len = 37371.3, overlap = 0
PHY-3002 : Step(3856): len = 34518.3, overlap = 0
PHY-3002 : Step(3857): len = 32434.9, overlap = 0
PHY-3002 : Step(3858): len = 30812.5, overlap = 0
PHY-3002 : Step(3859): len = 28309.7, overlap = 0
PHY-3002 : Step(3860): len = 25492.4, overlap = 0
PHY-3002 : Step(3861): len = 24234.7, overlap = 0
PHY-3002 : Step(3862): len = 22865.1, overlap = 0
PHY-3002 : Step(3863): len = 18400.7, overlap = 0
PHY-3002 : Step(3864): len = 16570.3, overlap = 0
PHY-3002 : Step(3865): len = 16003.3, overlap = 0
PHY-3002 : Step(3866): len = 13409.6, overlap = 0
PHY-3002 : Step(3867): len = 12391.1, overlap = 0
PHY-3002 : Step(3868): len = 11511.2, overlap = 0
PHY-3002 : Step(3869): len = 10470.8, overlap = 0
PHY-3002 : Step(3870): len = 9936.6, overlap = 0
PHY-3002 : Step(3871): len = 9044.6, overlap = 0
PHY-3002 : Step(3872): len = 7933.2, overlap = 1.25
PHY-3002 : Step(3873): len = 7592.7, overlap = 2
PHY-3002 : Step(3874): len = 7114.9, overlap = 4
PHY-3002 : Step(3875): len = 6907.2, overlap = 6.25
PHY-3002 : Step(3876): len = 6468.1, overlap = 7.25
PHY-3002 : Step(3877): len = 6302.5, overlap = 5.75
PHY-3002 : Step(3878): len = 6057.1, overlap = 6.5
PHY-3002 : Step(3879): len = 5791.9, overlap = 7.5
PHY-3002 : Step(3880): len = 5779.3, overlap = 9.25
PHY-3002 : Step(3881): len = 5643.8, overlap = 9.25
PHY-3002 : Step(3882): len = 5547.8, overlap = 10
PHY-3002 : Step(3883): len = 5547.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004625s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (337.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.55158e-06
PHY-3002 : Step(3884): len = 5458.9, overlap = 19.25
PHY-3002 : Step(3885): len = 5441.6, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.51032e-05
PHY-3002 : Step(3886): len = 5416, overlap = 19.75
PHY-3002 : Step(3887): len = 5417.1, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.02063e-05
PHY-3002 : Step(3888): len = 5395.3, overlap = 19.5
PHY-3002 : Step(3889): len = 5398.9, overlap = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79167e-06
PHY-3002 : Step(3890): len = 5383.7, overlap = 26
PHY-3002 : Step(3891): len = 5390, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09968e-05
PHY-3002 : Step(3892): len = 5400.6, overlap = 25.75
PHY-3002 : Step(3893): len = 5435.3, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.68915e-05
PHY-3002 : Step(3894): len = 5423.5, overlap = 25.25
PHY-3002 : Step(3895): len = 5578, overlap = 23.75
PHY-3002 : Step(3896): len = 6025.1, overlap = 23.5
PHY-3002 : Step(3897): len = 5905.4, overlap = 23.25
PHY-3002 : Step(3898): len = 5939.2, overlap = 22.5
PHY-3002 : Step(3899): len = 5964.7, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023763s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (328.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00126288
PHY-3002 : Step(3900): len = 9849.3, overlap = 3.25
PHY-3002 : Step(3901): len = 9146.3, overlap = 5
PHY-3002 : Step(3902): len = 8474.8, overlap = 6.5
PHY-3002 : Step(3903): len = 8168.3, overlap = 6
PHY-3002 : Step(3904): len = 7939.6, overlap = 8.25
PHY-3002 : Step(3905): len = 7800.1, overlap = 9
PHY-3002 : Step(3906): len = 7773.5, overlap = 10
PHY-3002 : Step(3907): len = 7696.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00252576
PHY-3002 : Step(3908): len = 7684.9, overlap = 11
PHY-3002 : Step(3909): len = 7674.3, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00505153
PHY-3002 : Step(3910): len = 7674, overlap = 10.25
PHY-3002 : Step(3911): len = 7661.5, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9038.2, Over = 0
PHY-3001 : Final: Len = 9038.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14008, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 14040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016361s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (191.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 223 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 238 instances, 228 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1713, tnet num: 484, tinst num: 238, tnode num: 2459, tedge num: 2708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 382 clock pins, and constraint 746 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057646s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (162.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9505
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3912): len = 9405.2, overlap = 0
PHY-3002 : Step(3913): len = 9405.2, overlap = 0
PHY-3002 : Step(3914): len = 9406.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005571s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (561.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3915): len = 9373.3, overlap = 1
PHY-3002 : Step(3916): len = 9373.3, overlap = 1
PHY-3002 : Step(3917): len = 9372.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133032
PHY-3002 : Step(3918): len = 9389, overlap = 1.25
PHY-3002 : Step(3919): len = 9389, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009257s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00438489
PHY-3002 : Step(3920): len = 9686.8, overlap = 0.25
PHY-3002 : Step(3921): len = 9654.3, overlap = 0.75
PHY-3002 : Step(3922): len = 9690.2, overlap = 0.75
PHY-3002 : Step(3923): len = 9690.8, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9877, Over = 0
PHY-3001 : Final: Len = 9877, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  1.890154s wall, 2.843750s user + 1.140625s system = 3.984375s CPU (210.8%)

RUN-1004 : used memory is 734 MB, reserved memory is 1049 MB, peak memory is 967 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 135 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 91
PHY-1001 : Pin misalignment score is improved from 91 to 91
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 240 instances
RUN-1001 : 112 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 486 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14824, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023688s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (395.8%)

PHY-1001 : End global routing;  0.115948s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (148.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022623s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (207.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 46928, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.284417s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (170.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46912
PHY-1001 : End DR Iter 1; 0.009066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.668940s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (116.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.917852s wall, 2.078125s user + 0.171875s system = 2.250000s CPU (117.3%)

RUN-1004 : used memory is 735 MB, reserved memory is 1050 MB, peak memory is 967 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  203   out of  19600    1.04%
#reg                  338   out of  19600    1.72%
#le                   450
  #lut only           112   out of    450   24.89%
  #reg only           247   out of    450   54.89%
  #lut&reg             91   out of    450   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 240
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 486, pip num: 3749
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 476 valid insts, and 9121 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.034272s wall, 5.093750s user + 0.093750s system = 5.187500s CPU (255.0%)

RUN-1004 : used memory is 735 MB, reserved memory is 1050 MB, peak memory is 967 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.047903s wall, 2.000000s user + 0.140625s system = 2.140625s CPU (104.5%)

RUN-1004 : used memory is 769 MB, reserved memory is 1084 MB, peak memory is 967 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.626045s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 776 MB, reserved memory is 1092 MB, peak memory is 967 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.214753s wall, 2.500000s user + 0.187500s system = 2.687500s CPU (29.2%)

RUN-1004 : used memory is 734 MB, reserved memory is 1050 MB, peak memory is 967 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 684/0 useful/useless nets, 643/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 658/0 useful/useless nets, 617/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 762/0 useful/useless nets, 721/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 115 (3.43), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 273 instances into 117 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 599/0 useful/useless nets, 558/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 115 LUT to BLE ...
SYN-4008 : Packed 115 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 362/414 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  195   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   442
  #lut only           104   out of    442   23.53%
  #reg only           247   out of    442   55.88%
  #lut&reg             91   out of    442   20.59%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |442   |195   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (187 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 236 instances
RUN-1001 : 112 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 482 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 234 instances, 224 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1665, tnet num: 480, tinst num: 234, tnode num: 2399, tedge num: 2640.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 374 clock pins, and constraint 734 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047238s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (132.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103205
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3924): len = 81394.5, overlap = 0
PHY-3002 : Step(3925): len = 66600.5, overlap = 0
PHY-3002 : Step(3926): len = 58820.1, overlap = 0
PHY-3002 : Step(3927): len = 53087.6, overlap = 0
PHY-3002 : Step(3928): len = 48681, overlap = 0
PHY-3002 : Step(3929): len = 44996.5, overlap = 0
PHY-3002 : Step(3930): len = 42073.1, overlap = 0
PHY-3002 : Step(3931): len = 39875.4, overlap = 0
PHY-3002 : Step(3932): len = 37371.3, overlap = 0
PHY-3002 : Step(3933): len = 34518.3, overlap = 0
PHY-3002 : Step(3934): len = 32434.9, overlap = 0
PHY-3002 : Step(3935): len = 30812.5, overlap = 0
PHY-3002 : Step(3936): len = 28309.7, overlap = 0
PHY-3002 : Step(3937): len = 25492.4, overlap = 0
PHY-3002 : Step(3938): len = 24234.7, overlap = 0
PHY-3002 : Step(3939): len = 22865.1, overlap = 0
PHY-3002 : Step(3940): len = 18400.7, overlap = 0
PHY-3002 : Step(3941): len = 16570.3, overlap = 0
PHY-3002 : Step(3942): len = 16003.3, overlap = 0
PHY-3002 : Step(3943): len = 13409.6, overlap = 0
PHY-3002 : Step(3944): len = 12391.1, overlap = 0
PHY-3002 : Step(3945): len = 11511.2, overlap = 0
PHY-3002 : Step(3946): len = 10470.8, overlap = 0
PHY-3002 : Step(3947): len = 9936.6, overlap = 0
PHY-3002 : Step(3948): len = 9044.6, overlap = 0
PHY-3002 : Step(3949): len = 7933.2, overlap = 1.25
PHY-3002 : Step(3950): len = 7592.7, overlap = 2
PHY-3002 : Step(3951): len = 7114.9, overlap = 4
PHY-3002 : Step(3952): len = 6907.2, overlap = 6.25
PHY-3002 : Step(3953): len = 6468.1, overlap = 7.25
PHY-3002 : Step(3954): len = 6302.5, overlap = 5.75
PHY-3002 : Step(3955): len = 6057.1, overlap = 6.5
PHY-3002 : Step(3956): len = 5791.9, overlap = 7.5
PHY-3002 : Step(3957): len = 5779.3, overlap = 9.25
PHY-3002 : Step(3958): len = 5643.8, overlap = 9.25
PHY-3002 : Step(3959): len = 5547.8, overlap = 10
PHY-3002 : Step(3960): len = 5547.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.55158e-06
PHY-3002 : Step(3961): len = 5458.9, overlap = 19.25
PHY-3002 : Step(3962): len = 5441.6, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.51032e-05
PHY-3002 : Step(3963): len = 5416, overlap = 19.75
PHY-3002 : Step(3964): len = 5417.1, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.02063e-05
PHY-3002 : Step(3965): len = 5395.3, overlap = 19.5
PHY-3002 : Step(3966): len = 5398.9, overlap = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79167e-06
PHY-3002 : Step(3967): len = 5383.7, overlap = 26
PHY-3002 : Step(3968): len = 5390, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09968e-05
PHY-3002 : Step(3969): len = 5400.6, overlap = 25.75
PHY-3002 : Step(3970): len = 5435.3, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.68915e-05
PHY-3002 : Step(3971): len = 5423.5, overlap = 25.25
PHY-3002 : Step(3972): len = 5578, overlap = 23.75
PHY-3002 : Step(3973): len = 6025.1, overlap = 23.5
PHY-3002 : Step(3974): len = 5905.4, overlap = 23.25
PHY-3002 : Step(3975): len = 5939.2, overlap = 22.5
PHY-3002 : Step(3976): len = 5964.7, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020085s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (77.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00126288
PHY-3002 : Step(3977): len = 9849.3, overlap = 3.25
PHY-3002 : Step(3978): len = 9146.3, overlap = 5
PHY-3002 : Step(3979): len = 8474.8, overlap = 6.5
PHY-3002 : Step(3980): len = 8168.3, overlap = 6
PHY-3002 : Step(3981): len = 7939.6, overlap = 8.25
PHY-3002 : Step(3982): len = 7800.1, overlap = 9
PHY-3002 : Step(3983): len = 7773.5, overlap = 10
PHY-3002 : Step(3984): len = 7696.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00252576
PHY-3002 : Step(3985): len = 7684.9, overlap = 11
PHY-3002 : Step(3986): len = 7674.3, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00505153
PHY-3002 : Step(3987): len = 7674, overlap = 10.25
PHY-3002 : Step(3988): len = 7661.5, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.4%)

PHY-3001 : Legalized: Len = 9038.2, Over = 0
PHY-3001 : Final: Len = 9038.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14008, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 14040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017049s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 223 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 238 instances, 228 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1713, tnet num: 484, tinst num: 238, tnode num: 2459, tedge num: 2708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 382 clock pins, and constraint 746 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054898s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (170.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9505
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3989): len = 9405.2, overlap = 0
PHY-3002 : Step(3990): len = 9405.2, overlap = 0
PHY-3002 : Step(3991): len = 9406.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3992): len = 9373.3, overlap = 1
PHY-3002 : Step(3993): len = 9373.3, overlap = 1
PHY-3002 : Step(3994): len = 9372.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133032
PHY-3002 : Step(3995): len = 9389, overlap = 1.25
PHY-3002 : Step(3996): len = 9389, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00438489
PHY-3002 : Step(3997): len = 9686.8, overlap = 0.25
PHY-3002 : Step(3998): len = 9654.3, overlap = 0.75
PHY-3002 : Step(3999): len = 9690.2, overlap = 0.75
PHY-3002 : Step(4000): len = 9690.8, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.9%)

PHY-3001 : Legalized: Len = 9877, Over = 0
PHY-3001 : Final: Len = 9877, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  1.896065s wall, 2.812500s user + 0.859375s system = 3.671875s CPU (193.7%)

RUN-1004 : used memory is 735 MB, reserved memory is 1050 MB, peak memory is 967 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 135 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 91
PHY-1001 : Pin misalignment score is improved from 91 to 91
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 240 instances
RUN-1001 : 112 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 486 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14824, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027083s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (288.5%)

PHY-1001 : End global routing;  0.115625s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (135.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023799s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (197.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 46928, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.274132s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (148.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46912
PHY-1001 : End DR Iter 1; 0.012377s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (252.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.658707s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (114.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.907142s wall, 2.000000s user + 0.218750s system = 2.218750s CPU (116.3%)

RUN-1004 : used memory is 752 MB, reserved memory is 1068 MB, peak memory is 967 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  203   out of  19600    1.04%
#reg                  338   out of  19600    1.72%
#le                   450
  #lut only           112   out of    450   24.89%
  #reg only           247   out of    450   54.89%
  #lut&reg             91   out of    450   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 240
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 486, pip num: 3749
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 476 valid insts, and 9121 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.132449s wall, 5.046875s user + 0.125000s system = 5.171875s CPU (242.5%)

RUN-1004 : used memory is 752 MB, reserved memory is 1068 MB, peak memory is 967 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.957803s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (103.8%)

RUN-1004 : used memory is 785 MB, reserved memory is 1102 MB, peak memory is 967 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.606360s wall, 0.343750s user + 0.156250s system = 0.500000s CPU (7.6%)

RUN-1004 : used memory is 793 MB, reserved memory is 1110 MB, peak memory is 967 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.113621s wall, 2.515625s user + 0.203125s system = 2.718750s CPU (29.8%)

RUN-1004 : used memory is 751 MB, reserved memory is 1068 MB, peak memory is 967 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1655/2777 useful/useless nets, 1613/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 473 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 7374 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/317 useful/useless nets, 484/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 859 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          379
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                339
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |339    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 540/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 684/0 useful/useless nets, 643/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 658/0 useful/useless nets, 617/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 762/0 useful/useless nets, 721/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 115 (3.43), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 273 instances into 117 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 599/0 useful/useless nets, 558/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 338 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 115 LUT to BLE ...
SYN-4008 : Packed 115 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 273 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (273 nodes)...
SYN-4004 : #1: Packed 26 SEQ (607 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 362/414 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  195   out of  19600    0.99%
#reg                  338   out of  19600    1.72%
#le                   442
  #lut only           104   out of    442   23.53%
  #reg only           247   out of    442   55.88%
  #lut&reg             91   out of    442   20.59%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |442   |195   |338   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (187 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 236 instances
RUN-1001 : 112 mslices, 112 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 482 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 234 instances, 224 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1665, tnet num: 480, tinst num: 234, tnode num: 2399, tedge num: 2640.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 374 clock pins, and constraint 734 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054907s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (142.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103205
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4001): len = 81394.5, overlap = 0
PHY-3002 : Step(4002): len = 66600.5, overlap = 0
PHY-3002 : Step(4003): len = 58820.1, overlap = 0
PHY-3002 : Step(4004): len = 53087.6, overlap = 0
PHY-3002 : Step(4005): len = 48681, overlap = 0
PHY-3002 : Step(4006): len = 44996.5, overlap = 0
PHY-3002 : Step(4007): len = 42073.1, overlap = 0
PHY-3002 : Step(4008): len = 39875.4, overlap = 0
PHY-3002 : Step(4009): len = 37371.3, overlap = 0
PHY-3002 : Step(4010): len = 34518.3, overlap = 0
PHY-3002 : Step(4011): len = 32434.9, overlap = 0
PHY-3002 : Step(4012): len = 30812.5, overlap = 0
PHY-3002 : Step(4013): len = 28309.7, overlap = 0
PHY-3002 : Step(4014): len = 25492.4, overlap = 0
PHY-3002 : Step(4015): len = 24234.7, overlap = 0
PHY-3002 : Step(4016): len = 22865.1, overlap = 0
PHY-3002 : Step(4017): len = 18400.7, overlap = 0
PHY-3002 : Step(4018): len = 16570.3, overlap = 0
PHY-3002 : Step(4019): len = 16003.3, overlap = 0
PHY-3002 : Step(4020): len = 13409.6, overlap = 0
PHY-3002 : Step(4021): len = 12391.1, overlap = 0
PHY-3002 : Step(4022): len = 11511.2, overlap = 0
PHY-3002 : Step(4023): len = 10470.8, overlap = 0
PHY-3002 : Step(4024): len = 9936.6, overlap = 0
PHY-3002 : Step(4025): len = 9044.6, overlap = 0
PHY-3002 : Step(4026): len = 7933.2, overlap = 1.25
PHY-3002 : Step(4027): len = 7592.7, overlap = 2
PHY-3002 : Step(4028): len = 7114.9, overlap = 4
PHY-3002 : Step(4029): len = 6907.2, overlap = 6.25
PHY-3002 : Step(4030): len = 6468.1, overlap = 7.25
PHY-3002 : Step(4031): len = 6302.5, overlap = 5.75
PHY-3002 : Step(4032): len = 6057.1, overlap = 6.5
PHY-3002 : Step(4033): len = 5791.9, overlap = 7.5
PHY-3002 : Step(4034): len = 5779.3, overlap = 9.25
PHY-3002 : Step(4035): len = 5643.8, overlap = 9.25
PHY-3002 : Step(4036): len = 5547.8, overlap = 10
PHY-3002 : Step(4037): len = 5547.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006974s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (448.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.55158e-06
PHY-3002 : Step(4038): len = 5458.9, overlap = 19.25
PHY-3002 : Step(4039): len = 5441.6, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.51032e-05
PHY-3002 : Step(4040): len = 5416, overlap = 19.75
PHY-3002 : Step(4041): len = 5417.1, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.02063e-05
PHY-3002 : Step(4042): len = 5395.3, overlap = 19.5
PHY-3002 : Step(4043): len = 5398.9, overlap = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79167e-06
PHY-3002 : Step(4044): len = 5383.7, overlap = 26
PHY-3002 : Step(4045): len = 5390, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09968e-05
PHY-3002 : Step(4046): len = 5400.6, overlap = 25.75
PHY-3002 : Step(4047): len = 5435.3, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.68915e-05
PHY-3002 : Step(4048): len = 5423.5, overlap = 25.25
PHY-3002 : Step(4049): len = 5578, overlap = 23.75
PHY-3002 : Step(4050): len = 6025.1, overlap = 23.5
PHY-3002 : Step(4051): len = 5905.4, overlap = 23.25
PHY-3002 : Step(4052): len = 5939.2, overlap = 22.5
PHY-3002 : Step(4053): len = 5964.7, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024296s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (64.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00126288
PHY-3002 : Step(4054): len = 9849.3, overlap = 3.25
PHY-3002 : Step(4055): len = 9146.3, overlap = 5
PHY-3002 : Step(4056): len = 8474.8, overlap = 6.5
PHY-3002 : Step(4057): len = 8168.3, overlap = 6
PHY-3002 : Step(4058): len = 7939.6, overlap = 8.25
PHY-3002 : Step(4059): len = 7800.1, overlap = 9
PHY-3002 : Step(4060): len = 7773.5, overlap = 10
PHY-3002 : Step(4061): len = 7696.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00252576
PHY-3002 : Step(4062): len = 7684.9, overlap = 11
PHY-3002 : Step(4063): len = 7674.3, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00505153
PHY-3002 : Step(4064): len = 7674, overlap = 10.25
PHY-3002 : Step(4065): len = 7661.5, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008849s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.6%)

PHY-3001 : Legalized: Len = 9038.2, Over = 0
PHY-3001 : Final: Len = 9038.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14008, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 14040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015252s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (409.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 223 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 238 instances, 228 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1713, tnet num: 484, tinst num: 238, tnode num: 2459, tedge num: 2708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 382 clock pins, and constraint 746 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057843s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9505
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4066): len = 9405.2, overlap = 0
PHY-3002 : Step(4067): len = 9405.2, overlap = 0
PHY-3002 : Step(4068): len = 9406.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007546s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4069): len = 9373.3, overlap = 1
PHY-3002 : Step(4070): len = 9373.3, overlap = 1
PHY-3002 : Step(4071): len = 9372.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133032
PHY-3002 : Step(4072): len = 9389, overlap = 1.25
PHY-3002 : Step(4073): len = 9389, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008679s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00438489
PHY-3002 : Step(4074): len = 9686.8, overlap = 0.25
PHY-3002 : Step(4075): len = 9654.3, overlap = 0.75
PHY-3002 : Step(4076): len = 9690.2, overlap = 0.75
PHY-3002 : Step(4077): len = 9690.8, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007805s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9877, Over = 0
PHY-3001 : Final: Len = 9877, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  2.063287s wall, 2.859375s user + 0.921875s system = 3.781250s CPU (183.3%)

RUN-1004 : used memory is 751 MB, reserved memory is 1068 MB, peak memory is 967 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 135 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 91
PHY-1001 : Pin misalignment score is improved from 91 to 91
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 240 instances
RUN-1001 : 112 mslices, 116 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 486 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 14824, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022827s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (205.4%)

PHY-1001 : End global routing;  0.139598s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (123.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 46928, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.300255s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (145.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46912
PHY-1001 : End DR Iter 1; 0.011313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.772917s wall, 1.796875s user + 0.187500s system = 1.984375s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.052945s wall, 2.093750s user + 0.203125s system = 2.296875s CPU (111.9%)

RUN-1004 : used memory is 768 MB, reserved memory is 1085 MB, peak memory is 969 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  203   out of  19600    1.04%
#reg                  338   out of  19600    1.72%
#le                   450
  #lut only           112   out of    450   24.89%
  #reg only           247   out of    450   54.89%
  #lut&reg             91   out of    450   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 240
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 486, pip num: 3749
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 476 valid insts, and 9121 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.057148s wall, 4.953125s user + 0.109375s system = 5.062500s CPU (246.1%)

RUN-1004 : used memory is 768 MB, reserved memory is 1085 MB, peak memory is 969 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.080384s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (102.1%)

RUN-1004 : used memory is 802 MB, reserved memory is 1119 MB, peak memory is 969 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.583885s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 810 MB, reserved memory is 1128 MB, peak memory is 969 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.205365s wall, 2.640625s user + 0.171875s system = 2.812500s CPU (30.6%)

RUN-1004 : used memory is 768 MB, reserved memory is 1086 MB, peak memory is 969 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u20
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1703/2777 useful/useless nets, 1661/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 200 onehot mux instances.
SYN-1020 : Optimized 521 distributor mux.
SYN-1016 : Merged 1204 instances.
SYN-1015 : Optimize round 1, 7474 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 538/325 useful/useless nets, 496/879 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 906 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/361 useful/useless nets, 126/354 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 715 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 247/0 useful/useless nets, 213/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 297/0 useful/useless nets, 263/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 617, tedge num: 837.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018704s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (167.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43388.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4078): len = 25982.8, overlap = 0
PHY-3002 : Step(4079): len = 19628.8, overlap = 0
PHY-3002 : Step(4080): len = 15961.7, overlap = 0
PHY-3002 : Step(4081): len = 13471.5, overlap = 0
PHY-3002 : Step(4082): len = 11399.3, overlap = 0
PHY-3002 : Step(4083): len = 9572.4, overlap = 0
PHY-3002 : Step(4084): len = 7907.7, overlap = 0
PHY-3002 : Step(4085): len = 7152.5, overlap = 0
PHY-3002 : Step(4086): len = 6752, overlap = 0
PHY-3002 : Step(4087): len = 6429.1, overlap = 0
PHY-3002 : Step(4088): len = 6044.7, overlap = 0
PHY-3002 : Step(4089): len = 5320.3, overlap = 0
PHY-3002 : Step(4090): len = 5069.1, overlap = 0
PHY-3002 : Step(4091): len = 4659.2, overlap = 0
PHY-3002 : Step(4092): len = 4474.5, overlap = 0
PHY-3002 : Step(4093): len = 4144.1, overlap = 0
PHY-3002 : Step(4094): len = 4061.1, overlap = 0
PHY-3002 : Step(4095): len = 4079.2, overlap = 0
PHY-3002 : Step(4096): len = 3841.4, overlap = 0
PHY-3002 : Step(4097): len = 3702.9, overlap = 0
PHY-3002 : Step(4098): len = 3659.8, overlap = 0
PHY-3002 : Step(4099): len = 3695.1, overlap = 0
PHY-3002 : Step(4100): len = 3572.2, overlap = 0
PHY-3002 : Step(4101): len = 3451.3, overlap = 0
PHY-3002 : Step(4102): len = 3278, overlap = 0
PHY-3002 : Step(4103): len = 3120.2, overlap = 0
PHY-3002 : Step(4104): len = 3050.2, overlap = 0
PHY-3002 : Step(4105): len = 3042.9, overlap = 0
PHY-3002 : Step(4106): len = 3061, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004984s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4107): len = 2995.1, overlap = 0
PHY-3002 : Step(4108): len = 2984.7, overlap = 0
PHY-3002 : Step(4109): len = 2951.7, overlap = 0
PHY-3002 : Step(4110): len = 2942.9, overlap = 0
PHY-3002 : Step(4111): len = 2949.9, overlap = 0
PHY-3002 : Step(4112): len = 2942.2, overlap = 0
PHY-3002 : Step(4113): len = 2946.2, overlap = 0
PHY-3002 : Step(4114): len = 2971.4, overlap = 0
PHY-3002 : Step(4115): len = 2988.7, overlap = 0
PHY-3002 : Step(4116): len = 2922, overlap = 0
PHY-3002 : Step(4117): len = 2897.4, overlap = 0
PHY-3002 : Step(4118): len = 2879.5, overlap = 0
PHY-3002 : Step(4119): len = 2854.6, overlap = 0
PHY-3002 : Step(4120): len = 2861.1, overlap = 0
PHY-3002 : Step(4121): len = 2862.1, overlap = 0
PHY-3002 : Step(4122): len = 2856.3, overlap = 0
PHY-3002 : Step(4123): len = 2844.7, overlap = 0
PHY-3002 : Step(4124): len = 2794.6, overlap = 0
PHY-3002 : Step(4125): len = 2770, overlap = 0
PHY-3002 : Step(4126): len = 2776.5, overlap = 0
PHY-3002 : Step(4127): len = 2749.5, overlap = 0
PHY-3002 : Step(4128): len = 2738.7, overlap = 0
PHY-3002 : Step(4129): len = 2744.9, overlap = 0
PHY-3002 : Step(4130): len = 2730.5, overlap = 0
PHY-3002 : Step(4131): len = 2736.1, overlap = 0
PHY-3002 : Step(4132): len = 2738.6, overlap = 0
PHY-3002 : Step(4133): len = 2708.9, overlap = 0
PHY-3002 : Step(4134): len = 2712.3, overlap = 0
PHY-3002 : Step(4135): len = 2714.9, overlap = 0
PHY-3002 : Step(4136): len = 2686.2, overlap = 0
PHY-3002 : Step(4137): len = 2690.8, overlap = 0
PHY-3002 : Step(4138): len = 2683.9, overlap = 0
PHY-3002 : Step(4139): len = 2685.2, overlap = 0
PHY-3002 : Step(4140): len = 2661.9, overlap = 0
PHY-3002 : Step(4141): len = 2662.4, overlap = 0
PHY-3002 : Step(4142): len = 2681.2, overlap = 0
PHY-3002 : Step(4143): len = 2691.7, overlap = 0
PHY-3002 : Step(4144): len = 2692.1, overlap = 0
PHY-3002 : Step(4145): len = 2663.9, overlap = 0
PHY-3002 : Step(4146): len = 2628.1, overlap = 0
PHY-3002 : Step(4147): len = 2602.3, overlap = 0
PHY-3002 : Step(4148): len = 2592.7, overlap = 0
PHY-3002 : Step(4149): len = 2654.8, overlap = 0
PHY-3002 : Step(4150): len = 2580.3, overlap = 0
PHY-3002 : Step(4151): len = 2514.1, overlap = 0
PHY-3002 : Step(4152): len = 2501.2, overlap = 0
PHY-3002 : Step(4153): len = 2538, overlap = 0
PHY-3002 : Step(4154): len = 2527, overlap = 0
PHY-3002 : Step(4155): len = 2503, overlap = 0
PHY-3002 : Step(4156): len = 2507.3, overlap = 0
PHY-3002 : Step(4157): len = 2499.2, overlap = 0
PHY-3002 : Step(4158): len = 2461, overlap = 0
PHY-3002 : Step(4159): len = 2461, overlap = 0
PHY-3002 : Step(4160): len = 2433.9, overlap = 0
PHY-3002 : Step(4161): len = 2432.5, overlap = 0
PHY-3002 : Step(4162): len = 2432.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57544e-05
PHY-3002 : Step(4163): len = 2427.7, overlap = 4.25
PHY-3002 : Step(4164): len = 2432.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15089e-05
PHY-3002 : Step(4165): len = 2453.1, overlap = 4
PHY-3002 : Step(4166): len = 2453.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162487
PHY-3002 : Step(4167): len = 2486.8, overlap = 3.75
PHY-3002 : Step(4168): len = 2502.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009923s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4169): len = 3646.1, overlap = 0.75
PHY-3002 : Step(4170): len = 3263.5, overlap = 1.25
PHY-3002 : Step(4171): len = 2931.2, overlap = 1.75
PHY-3002 : Step(4172): len = 2685.8, overlap = 2.5
PHY-3002 : Step(4173): len = 2598.1, overlap = 2.5
PHY-3002 : Step(4174): len = 2538.4, overlap = 2.75
PHY-3002 : Step(4175): len = 2537.5, overlap = 2.75
PHY-3002 : Step(4176): len = 2543.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3551.2, Over = 0
PHY-3001 : Final: Len = 3551.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.6%)

RUN-1003 : finish command "place" in  1.971244s wall, 2.796875s user + 1.109375s system = 3.906250s CPU (198.2%)

RUN-1004 : used memory is 751 MB, reserved memory is 1086 MB, peak memory is 969 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 68 to 53
PHY-1001 : Pin misalignment score is improved from 53 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-1001 : End global routing;  0.134514s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018337s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15256
PHY-1001 : End Routed; 0.162620s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (124.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.519213s wall, 1.390625s user + 0.234375s system = 1.625000s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.766297s wall, 1.625000s user + 0.250000s system = 1.875000s CPU (106.2%)

RUN-1004 : used memory is 756 MB, reserved memory is 1092 MB, peak memory is 969 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1128
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 3049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.133800s wall, 2.468750s user + 0.125000s system = 2.593750s CPU (228.8%)

RUN-1004 : used memory is 756 MB, reserved memory is 1092 MB, peak memory is 969 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.026826s wall, 1.968750s user + 0.078125s system = 2.046875s CPU (101.0%)

RUN-1004 : used memory is 790 MB, reserved memory is 1125 MB, peak memory is 969 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.572016s wall, 0.375000s user + 0.109375s system = 0.484375s CPU (7.4%)

RUN-1004 : used memory is 798 MB, reserved memory is 1134 MB, peak memory is 969 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.139998s wall, 2.515625s user + 0.234375s system = 2.750000s CPU (30.1%)

RUN-1004 : used memory is 756 MB, reserved memory is 1092 MB, peak memory is 969 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u20
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1703/2777 useful/useless nets, 1661/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 200 onehot mux instances.
SYN-1020 : Optimized 521 distributor mux.
SYN-1016 : Merged 1204 instances.
SYN-1015 : Optimize round 1, 7474 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 538/325 useful/useless nets, 496/879 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 906 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/361 useful/useless nets, 126/354 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 715 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 247/0 useful/useless nets, 213/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 297/0 useful/useless nets, 263/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 617, tedge num: 837.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017173s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (182.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43388.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4177): len = 25982.8, overlap = 0
PHY-3002 : Step(4178): len = 19628.8, overlap = 0
PHY-3002 : Step(4179): len = 15961.7, overlap = 0
PHY-3002 : Step(4180): len = 13471.5, overlap = 0
PHY-3002 : Step(4181): len = 11399.3, overlap = 0
PHY-3002 : Step(4182): len = 9572.4, overlap = 0
PHY-3002 : Step(4183): len = 7907.7, overlap = 0
PHY-3002 : Step(4184): len = 7152.5, overlap = 0
PHY-3002 : Step(4185): len = 6752, overlap = 0
PHY-3002 : Step(4186): len = 6429.1, overlap = 0
PHY-3002 : Step(4187): len = 6044.7, overlap = 0
PHY-3002 : Step(4188): len = 5320.3, overlap = 0
PHY-3002 : Step(4189): len = 5069.1, overlap = 0
PHY-3002 : Step(4190): len = 4659.2, overlap = 0
PHY-3002 : Step(4191): len = 4474.5, overlap = 0
PHY-3002 : Step(4192): len = 4144.1, overlap = 0
PHY-3002 : Step(4193): len = 4061.1, overlap = 0
PHY-3002 : Step(4194): len = 4079.2, overlap = 0
PHY-3002 : Step(4195): len = 3841.4, overlap = 0
PHY-3002 : Step(4196): len = 3702.9, overlap = 0
PHY-3002 : Step(4197): len = 3659.8, overlap = 0
PHY-3002 : Step(4198): len = 3695.1, overlap = 0
PHY-3002 : Step(4199): len = 3572.2, overlap = 0
PHY-3002 : Step(4200): len = 3451.3, overlap = 0
PHY-3002 : Step(4201): len = 3278, overlap = 0
PHY-3002 : Step(4202): len = 3120.2, overlap = 0
PHY-3002 : Step(4203): len = 3050.2, overlap = 0
PHY-3002 : Step(4204): len = 3042.9, overlap = 0
PHY-3002 : Step(4205): len = 3061, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4206): len = 2995.1, overlap = 0
PHY-3002 : Step(4207): len = 2984.7, overlap = 0
PHY-3002 : Step(4208): len = 2951.7, overlap = 0
PHY-3002 : Step(4209): len = 2942.9, overlap = 0
PHY-3002 : Step(4210): len = 2949.9, overlap = 0
PHY-3002 : Step(4211): len = 2942.2, overlap = 0
PHY-3002 : Step(4212): len = 2946.2, overlap = 0
PHY-3002 : Step(4213): len = 2971.4, overlap = 0
PHY-3002 : Step(4214): len = 2988.7, overlap = 0
PHY-3002 : Step(4215): len = 2922, overlap = 0
PHY-3002 : Step(4216): len = 2897.4, overlap = 0
PHY-3002 : Step(4217): len = 2879.5, overlap = 0
PHY-3002 : Step(4218): len = 2854.6, overlap = 0
PHY-3002 : Step(4219): len = 2861.1, overlap = 0
PHY-3002 : Step(4220): len = 2862.1, overlap = 0
PHY-3002 : Step(4221): len = 2856.3, overlap = 0
PHY-3002 : Step(4222): len = 2844.7, overlap = 0
PHY-3002 : Step(4223): len = 2794.6, overlap = 0
PHY-3002 : Step(4224): len = 2770, overlap = 0
PHY-3002 : Step(4225): len = 2776.5, overlap = 0
PHY-3002 : Step(4226): len = 2749.5, overlap = 0
PHY-3002 : Step(4227): len = 2738.7, overlap = 0
PHY-3002 : Step(4228): len = 2744.9, overlap = 0
PHY-3002 : Step(4229): len = 2730.5, overlap = 0
PHY-3002 : Step(4230): len = 2736.1, overlap = 0
PHY-3002 : Step(4231): len = 2738.6, overlap = 0
PHY-3002 : Step(4232): len = 2708.9, overlap = 0
PHY-3002 : Step(4233): len = 2712.3, overlap = 0
PHY-3002 : Step(4234): len = 2714.9, overlap = 0
PHY-3002 : Step(4235): len = 2686.2, overlap = 0
PHY-3002 : Step(4236): len = 2690.8, overlap = 0
PHY-3002 : Step(4237): len = 2683.9, overlap = 0
PHY-3002 : Step(4238): len = 2685.2, overlap = 0
PHY-3002 : Step(4239): len = 2661.9, overlap = 0
PHY-3002 : Step(4240): len = 2662.4, overlap = 0
PHY-3002 : Step(4241): len = 2681.2, overlap = 0
PHY-3002 : Step(4242): len = 2691.7, overlap = 0
PHY-3002 : Step(4243): len = 2692.1, overlap = 0
PHY-3002 : Step(4244): len = 2663.9, overlap = 0
PHY-3002 : Step(4245): len = 2628.1, overlap = 0
PHY-3002 : Step(4246): len = 2602.3, overlap = 0
PHY-3002 : Step(4247): len = 2592.7, overlap = 0
PHY-3002 : Step(4248): len = 2654.8, overlap = 0
PHY-3002 : Step(4249): len = 2580.3, overlap = 0
PHY-3002 : Step(4250): len = 2514.1, overlap = 0
PHY-3002 : Step(4251): len = 2501.2, overlap = 0
PHY-3002 : Step(4252): len = 2538, overlap = 0
PHY-3002 : Step(4253): len = 2527, overlap = 0
PHY-3002 : Step(4254): len = 2503, overlap = 0
PHY-3002 : Step(4255): len = 2507.3, overlap = 0
PHY-3002 : Step(4256): len = 2499.2, overlap = 0
PHY-3002 : Step(4257): len = 2461, overlap = 0
PHY-3002 : Step(4258): len = 2461, overlap = 0
PHY-3002 : Step(4259): len = 2433.9, overlap = 0
PHY-3002 : Step(4260): len = 2432.5, overlap = 0
PHY-3002 : Step(4261): len = 2432.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57544e-05
PHY-3002 : Step(4262): len = 2427.7, overlap = 4.25
PHY-3002 : Step(4263): len = 2432.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15089e-05
PHY-3002 : Step(4264): len = 2453.1, overlap = 4
PHY-3002 : Step(4265): len = 2453.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162487
PHY-3002 : Step(4266): len = 2486.8, overlap = 3.75
PHY-3002 : Step(4267): len = 2502.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4268): len = 3646.1, overlap = 0.75
PHY-3002 : Step(4269): len = 3263.5, overlap = 1.25
PHY-3002 : Step(4270): len = 2931.2, overlap = 1.75
PHY-3002 : Step(4271): len = 2685.8, overlap = 2.5
PHY-3002 : Step(4272): len = 2598.1, overlap = 2.5
PHY-3002 : Step(4273): len = 2538.4, overlap = 2.75
PHY-3002 : Step(4274): len = 2537.5, overlap = 2.75
PHY-3002 : Step(4275): len = 2543.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3551.2, Over = 0
PHY-3001 : Final: Len = 3551.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013821s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.1%)

RUN-1003 : finish command "place" in  2.032923s wall, 2.875000s user + 1.140625s system = 4.015625s CPU (197.5%)

RUN-1004 : used memory is 755 MB, reserved memory is 1091 MB, peak memory is 969 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 68 to 53
PHY-1001 : Pin misalignment score is improved from 53 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016430s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (190.2%)

PHY-1001 : End global routing;  0.116813s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018245s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15256
PHY-1001 : End Routed; 0.162933s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (115.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.576123s wall, 1.640625s user + 0.265625s system = 1.906250s CPU (120.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.807584s wall, 1.906250s user + 0.312500s system = 2.218750s CPU (122.7%)

RUN-1004 : used memory is 766 MB, reserved memory is 1102 MB, peak memory is 969 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1128
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 3049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.141579s wall, 2.984375s user + 0.078125s system = 3.062500s CPU (268.3%)

RUN-1004 : used memory is 767 MB, reserved memory is 1102 MB, peak memory is 969 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.039322s wall, 2.093750s user + 0.140625s system = 2.234375s CPU (109.6%)

RUN-1004 : used memory is 800 MB, reserved memory is 1136 MB, peak memory is 969 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.588418s wall, 0.484375s user + 0.156250s system = 0.640625s CPU (9.7%)

RUN-1004 : used memory is 808 MB, reserved memory is 1144 MB, peak memory is 969 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.182096s wall, 2.734375s user + 0.343750s system = 3.078125s CPU (33.5%)

RUN-1004 : used memory is 766 MB, reserved memory is 1102 MB, peak memory is 969 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1695/2777 useful/useless nets, 1653/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 200 onehot mux instances.
SYN-1020 : Optimized 505 distributor mux.
SYN-1016 : Merged 1205 instances.
SYN-1015 : Optimize round 1, 7459 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 532/325 useful/useless nets, 490/868 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 893 better
SYN-1014 : Optimize round 3
SYN-1032 : 521/0 useful/useless nets, 479/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 520/0 useful/useless nets, 478/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          373
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                333
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |333    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 534/0 useful/useless nets, 493/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 670/0 useful/useless nets, 629/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 644/0 useful/useless nets, 603/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 748/0 useful/useless nets, 707/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 265 instances into 108 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 583/0 useful/useless nets, 542/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 332 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 105 LUT to BLE ...
SYN-4008 : Packed 105 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 267 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (267 nodes)...
SYN-4004 : #1: Packed 20 SEQ (590 nodes)...
SYN-4005 : Packed 20 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 352/404 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  332   out of  19600    1.69%
#le                   432
  #lut only           100   out of    432   23.15%
  #reg only           247   out of    432   57.18%
  #lut&reg             85   out of    432   19.68%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |432   |185   |332   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (181 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 231 instances
RUN-1001 : 109 mslices, 110 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 467 nets
RUN-1001 : 361 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 229 instances, 219 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1591, tnet num: 465, tinst num: 229, tnode num: 2301, tedge num: 2523.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 362 clock pins, and constraint 710 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.049488s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95126.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4276): len = 78846.6, overlap = 0
PHY-3002 : Step(4277): len = 66308.9, overlap = 0
PHY-3002 : Step(4278): len = 58729.8, overlap = 0
PHY-3002 : Step(4279): len = 54625.3, overlap = 0
PHY-3002 : Step(4280): len = 51251.3, overlap = 0
PHY-3002 : Step(4281): len = 48977.8, overlap = 0
PHY-3002 : Step(4282): len = 46440.1, overlap = 0
PHY-3002 : Step(4283): len = 43688.1, overlap = 0
PHY-3002 : Step(4284): len = 41624.2, overlap = 0
PHY-3002 : Step(4285): len = 39745.7, overlap = 0
PHY-3002 : Step(4286): len = 37368.3, overlap = 0
PHY-3002 : Step(4287): len = 35381.8, overlap = 0
PHY-3002 : Step(4288): len = 33810.2, overlap = 0
PHY-3002 : Step(4289): len = 31214.3, overlap = 0
PHY-3002 : Step(4290): len = 29034.3, overlap = 0
PHY-3002 : Step(4291): len = 27687.1, overlap = 0
PHY-3002 : Step(4292): len = 26002.6, overlap = 0
PHY-3002 : Step(4293): len = 22629.1, overlap = 0
PHY-3002 : Step(4294): len = 20920.3, overlap = 0
PHY-3002 : Step(4295): len = 20047.2, overlap = 0
PHY-3002 : Step(4296): len = 16438.8, overlap = 0
PHY-3002 : Step(4297): len = 14255.5, overlap = 0
PHY-3002 : Step(4298): len = 13747.7, overlap = 0
PHY-3002 : Step(4299): len = 11646.3, overlap = 0
PHY-3002 : Step(4300): len = 9551, overlap = 0.5
PHY-3002 : Step(4301): len = 8455.9, overlap = 0.25
PHY-3002 : Step(4302): len = 8204.9, overlap = 1
PHY-3002 : Step(4303): len = 7675.2, overlap = 0.5
PHY-3002 : Step(4304): len = 7305.6, overlap = 0.75
PHY-3002 : Step(4305): len = 6952.2, overlap = 0.25
PHY-3002 : Step(4306): len = 6607.2, overlap = 0
PHY-3002 : Step(4307): len = 6304.2, overlap = 0.25
PHY-3002 : Step(4308): len = 6083.6, overlap = 0.5
PHY-3002 : Step(4309): len = 5802.3, overlap = 1.5
PHY-3002 : Step(4310): len = 5718.2, overlap = 1.5
PHY-3002 : Step(4311): len = 5589.8, overlap = 1.5
PHY-3002 : Step(4312): len = 5509.4, overlap = 1.5
PHY-3002 : Step(4313): len = 5382.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.42358e-05
PHY-3002 : Step(4314): len = 5346.9, overlap = 12.5
PHY-3002 : Step(4315): len = 5352, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.84715e-05
PHY-3002 : Step(4316): len = 5284, overlap = 12.5
PHY-3002 : Step(4317): len = 5281.9, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.69431e-05
PHY-3002 : Step(4318): len = 5281, overlap = 12.5
PHY-3002 : Step(4319): len = 5304.7, overlap = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.49769e-05
PHY-3002 : Step(4320): len = 5272.8, overlap = 26.75
PHY-3002 : Step(4321): len = 5277.7, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.69286e-05
PHY-3002 : Step(4322): len = 5340.2, overlap = 26.5
PHY-3002 : Step(4323): len = 5375.1, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.88028e-05
PHY-3002 : Step(4324): len = 5361.4, overlap = 26
PHY-3002 : Step(4325): len = 5492.8, overlap = 25.75
PHY-3002 : Step(4326): len = 6045, overlap = 20.5
PHY-3002 : Step(4327): len = 6014, overlap = 20.75
PHY-3002 : Step(4328): len = 6025, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034397s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (136.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0010062
PHY-3002 : Step(4329): len = 10272.4, overlap = 2.25
PHY-3002 : Step(4330): len = 9427.4, overlap = 4.25
PHY-3002 : Step(4331): len = 9028.1, overlap = 5.5
PHY-3002 : Step(4332): len = 8659.1, overlap = 6
PHY-3002 : Step(4333): len = 8273.8, overlap = 7.25
PHY-3002 : Step(4334): len = 7972.5, overlap = 8.75
PHY-3002 : Step(4335): len = 7809.8, overlap = 9.25
PHY-3002 : Step(4336): len = 7767.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0020124
PHY-3002 : Step(4337): len = 7820.6, overlap = 9.25
PHY-3002 : Step(4338): len = 7830.9, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0040248
PHY-3002 : Step(4339): len = 7827.7, overlap = 9.5
PHY-3002 : Step(4340): len = 7822.5, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008992s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (347.5%)

PHY-3001 : Legalized: Len = 9617.2, Over = 0
PHY-3001 : Final: Len = 9617.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 16104, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 16160, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 218 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 233 instances, 223 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1639, tnet num: 469, tinst num: 233, tnode num: 2361, tedge num: 2591.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 370 clock pins, and constraint 722 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059529s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (157.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9967
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4341): len = 9889, overlap = 0
PHY-3002 : Step(4342): len = 9889, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006308s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (495.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4343): len = 9910.2, overlap = 0
PHY-3002 : Step(4344): len = 9910.2, overlap = 0
PHY-3002 : Step(4345): len = 9893.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000222646
PHY-3002 : Step(4346): len = 9893.9, overlap = 1
PHY-3002 : Step(4347): len = 9893.9, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000445292
PHY-3002 : Step(4348): len = 9920.6, overlap = 1
PHY-3002 : Step(4349): len = 9920.6, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008792s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.986347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0288456
PHY-3002 : Step(4350): len = 10176.5, overlap = 0
PHY-3002 : Step(4351): len = 10047.8, overlap = 0
PHY-3002 : Step(4352): len = 10047.4, overlap = 0
PHY-3002 : Step(4353): len = 9990, overlap = 0
PHY-3002 : Step(4354): len = 9965.7, overlap = 0
PHY-3002 : Step(4355): len = 9965.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007827s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10032, Over = 0
PHY-3001 : Final: Len = 10032, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  2.269345s wall, 3.375000s user + 0.953125s system = 4.328125s CPU (190.7%)

RUN-1004 : used memory is 766 MB, reserved memory is 1102 MB, peak memory is 969 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 124 to 90
PHY-1001 : Pin misalignment score is improved from 90 to 89
PHY-1001 : Pin misalignment score is improved from 89 to 89
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 114 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 471 nets
RUN-1001 : 357 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 15552, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 15608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026196s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (178.9%)

PHY-1001 : End global routing;  0.138842s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (112.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024705s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (189.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 45104, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.282144s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (171.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45088, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 45080, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45080
PHY-1001 : End DR Iter 2; 0.012219s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (255.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.818382s wall, 1.812500s user + 0.296875s system = 2.109375s CPU (116.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.096764s wall, 2.140625s user + 0.296875s system = 2.437500s CPU (116.3%)

RUN-1004 : used memory is 777 MB, reserved memory is 1114 MB, peak memory is 982 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  193   out of  19600    0.98%
#reg                  332   out of  19600    1.69%
#le                   440
  #lut only           108   out of    440   24.55%
  #reg only           247   out of    440   56.14%
  #lut&reg             85   out of    440   19.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 471, pip num: 3628
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 8858 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.182085s wall, 5.203125s user + 0.125000s system = 5.328125s CPU (244.2%)

RUN-1004 : used memory is 778 MB, reserved memory is 1114 MB, peak memory is 982 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 895/2777 useful/useless nets, 853/2460 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 6371 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 372/165 useful/useless nets, 330/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 361/0 useful/useless nets, 319/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 360/0 useful/useless nets, 318/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                173
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |173    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 265 instances into 108 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 172 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 105 LUT to BLE ...
SYN-4008 : Packed 105 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 107 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (107 nodes)...
SYN-4004 : #1: Packed 19 SEQ (271 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  172   out of  19600    0.88%
#le                   273
  #lut only           101   out of    273   37.00%
  #reg only            88   out of    273   32.23%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |185   |172   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (100 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 201 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 150 instances, 140 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1109, tnet num: 305, tinst num: 150, tnode num: 1497, tedge num: 1800.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 200 clock pins, and constraint 388 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036994s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (168.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 89030.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4356): len = 56999.5, overlap = 0
PHY-3002 : Step(4357): len = 42770.6, overlap = 0
PHY-3002 : Step(4358): len = 35275.4, overlap = 0
PHY-3002 : Step(4359): len = 30400.4, overlap = 0
PHY-3002 : Step(4360): len = 26527.4, overlap = 0
PHY-3002 : Step(4361): len = 23686, overlap = 0
PHY-3002 : Step(4362): len = 19607.3, overlap = 0
PHY-3002 : Step(4363): len = 16491.1, overlap = 0
PHY-3002 : Step(4364): len = 14628.5, overlap = 0
PHY-3002 : Step(4365): len = 12614.6, overlap = 0
PHY-3002 : Step(4366): len = 10871.6, overlap = 0
PHY-3002 : Step(4367): len = 9552.7, overlap = 0
PHY-3002 : Step(4368): len = 8353.8, overlap = 0
PHY-3002 : Step(4369): len = 7455.3, overlap = 0
PHY-3002 : Step(4370): len = 6380.3, overlap = 0
PHY-3002 : Step(4371): len = 5874.9, overlap = 0
PHY-3002 : Step(4372): len = 5276.1, overlap = 0
PHY-3002 : Step(4373): len = 5069.9, overlap = 0
PHY-3002 : Step(4374): len = 4785.1, overlap = 0.25
PHY-3002 : Step(4375): len = 4680.6, overlap = 0.5
PHY-3002 : Step(4376): len = 4509.6, overlap = 0
PHY-3002 : Step(4377): len = 4522, overlap = 0
PHY-3002 : Step(4378): len = 4426.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005621s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (556.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000655329
PHY-3002 : Step(4379): len = 4297.3, overlap = 7
PHY-3002 : Step(4380): len = 4286.7, overlap = 7
PHY-3002 : Step(4381): len = 4169.2, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00131066
PHY-3002 : Step(4382): len = 4110.5, overlap = 7
PHY-3002 : Step(4383): len = 4110.5, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00262132
PHY-3002 : Step(4384): len = 4083.2, overlap = 7
PHY-3002 : Step(4385): len = 4083.2, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.61264e-06
PHY-3002 : Step(4386): len = 4069.7, overlap = 15
PHY-3002 : Step(4387): len = 4069.7, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32253e-05
PHY-3002 : Step(4388): len = 4074.1, overlap = 15
PHY-3002 : Step(4389): len = 4074.1, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17362e-05
PHY-3002 : Step(4390): len = 4161, overlap = 15
PHY-3002 : Step(4391): len = 4195.2, overlap = 14.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.34724e-05
PHY-3002 : Step(4392): len = 4263.9, overlap = 14.75
PHY-3002 : Step(4393): len = 4594.9, overlap = 12.5
PHY-3002 : Step(4394): len = 4724.2, overlap = 8
PHY-3002 : Step(4395): len = 4645.1, overlap = 7.75
PHY-3002 : Step(4396): len = 4656, overlap = 7.75
PHY-3002 : Step(4397): len = 4628.7, overlap = 8.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.69448e-05
PHY-3002 : Step(4398): len = 4721.5, overlap = 7.5
PHY-3002 : Step(4399): len = 4831.4, overlap = 7.75
PHY-3002 : Step(4400): len = 4867.3, overlap = 6.25
PHY-3002 : Step(4401): len = 4863.5, overlap = 5.25
PHY-3002 : Step(4402): len = 4889, overlap = 5.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00017389
PHY-3002 : Step(4403): len = 4996.8, overlap = 5.75
PHY-3002 : Step(4404): len = 5063.7, overlap = 6.25
PHY-3002 : Step(4405): len = 5148.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035337s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (88.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4406): len = 6551.7, overlap = 2.25
PHY-3002 : Step(4407): len = 5832.9, overlap = 4.25
PHY-3002 : Step(4408): len = 5443.6, overlap = 6.5
PHY-3002 : Step(4409): len = 5212.3, overlap = 7.5
PHY-3002 : Step(4410): len = 5195.6, overlap = 8.25
PHY-3002 : Step(4411): len = 5101.4, overlap = 10.25
PHY-3002 : Step(4412): len = 5028.8, overlap = 10.75
PHY-3002 : Step(4413): len = 4956.1, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.55979e-05
PHY-3002 : Step(4414): len = 4908.1, overlap = 10.75
PHY-3002 : Step(4415): len = 4917.7, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111196
PHY-3002 : Step(4416): len = 4889.5, overlap = 10.5
PHY-3002 : Step(4417): len = 4946.5, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.9%)

PHY-3001 : Legalized: Len = 6855.2, Over = 0
PHY-3001 : Final: Len = 6855.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9760, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 9816, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 9864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025542s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.2%)

RUN-1003 : finish command "place" in  1.725374s wall, 2.593750s user + 0.750000s system = 3.343750s CPU (193.8%)

RUN-1004 : used memory is 778 MB, reserved memory is 1114 MB, peak memory is 982 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 115 to 81
PHY-1001 : Pin misalignment score is improved from 81 to 81
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 201 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9760, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 9816, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 9864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027544s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.7%)

PHY-1001 : End global routing;  0.132118s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027122s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32816, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.242167s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (154.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32696
PHY-1001 : End DR Iter 1; 0.014211s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.717491s wall, 1.625000s user + 0.218750s system = 1.843750s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.974033s wall, 1.921875s user + 0.250000s system = 2.171875s CPU (110.0%)

RUN-1004 : used memory is 779 MB, reserved memory is 1115 MB, peak memory is 986 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  172   out of  19600    0.88%
#le                   273
  #lut only           101   out of    273   37.00%
  #reg only            88   out of    273   32.23%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 152
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2448
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 6465 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.772652s wall, 4.125000s user + 0.187500s system = 4.312500s CPU (243.3%)

RUN-1004 : used memory is 779 MB, reserved memory is 1115 MB, peak memory is 986 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.048497s wall, 2.031250s user + 0.125000s system = 2.156250s CPU (105.3%)

RUN-1004 : used memory is 813 MB, reserved memory is 1149 MB, peak memory is 986 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.619423s wall, 0.390625s user + 0.140625s system = 0.531250s CPU (8.0%)

RUN-1004 : used memory is 820 MB, reserved memory is 1157 MB, peak memory is 986 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.201451s wall, 2.546875s user + 0.265625s system = 2.812500s CPU (30.6%)

RUN-1004 : used memory is 778 MB, reserved memory is 1115 MB, peak memory is 986 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 895/1679 useful/useless nets, 853/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 564 instances.
SYN-1015 : Optimize round 1, 4324 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 373/165 useful/useless nets, 331/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 408 better
SYN-1014 : Optimize round 3
SYN-1032 : 367/0 useful/useless nets, 325/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          220
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                180
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |180    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 381/0 useful/useless nets, 340/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 517/0 useful/useless nets, 476/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 491/0 useful/useless nets, 450/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 595/0 useful/useless nets, 554/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 112 (3.43), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 265 instances into 117 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 439/0 useful/useless nets, 398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 114 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (114 nodes)...
SYN-4004 : #1: Packed 25 SEQ (290 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 203/255 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  179   out of  19600    0.91%
#le                   283
  #lut only           104   out of    283   36.75%
  #reg only            89   out of    283   31.45%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |283   |194   |179   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (107 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 155 instances, 145 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1181, tnet num: 321, tinst num: 155, tnode num: 1596, tedge num: 1912.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 214 clock pins, and constraint 415 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040844s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (191.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 87077.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4418): len = 64536.4, overlap = 0
PHY-3002 : Step(4419): len = 48880.7, overlap = 0
PHY-3002 : Step(4420): len = 41464.1, overlap = 0
PHY-3002 : Step(4421): len = 35942.2, overlap = 0
PHY-3002 : Step(4422): len = 32181.7, overlap = 0
PHY-3002 : Step(4423): len = 28902.2, overlap = 0
PHY-3002 : Step(4424): len = 24601.4, overlap = 0
PHY-3002 : Step(4425): len = 20806.8, overlap = 0
PHY-3002 : Step(4426): len = 18588.5, overlap = 0
PHY-3002 : Step(4427): len = 15497.9, overlap = 0
PHY-3002 : Step(4428): len = 13139.3, overlap = 0
PHY-3002 : Step(4429): len = 11538.3, overlap = 0
PHY-3002 : Step(4430): len = 9399.2, overlap = 0
PHY-3002 : Step(4431): len = 8662.6, overlap = 0
PHY-3002 : Step(4432): len = 7949.6, overlap = 0
PHY-3002 : Step(4433): len = 7409.8, overlap = 0
PHY-3002 : Step(4434): len = 6989.4, overlap = 0.5
PHY-3002 : Step(4435): len = 6538.4, overlap = 0.75
PHY-3002 : Step(4436): len = 6264.8, overlap = 1.5
PHY-3002 : Step(4437): len = 6084.6, overlap = 0.5
PHY-3002 : Step(4438): len = 5874.1, overlap = 0.25
PHY-3002 : Step(4439): len = 5812.5, overlap = 0.25
PHY-3002 : Step(4440): len = 5664.6, overlap = 0
PHY-3002 : Step(4441): len = 5601.2, overlap = 0
PHY-3002 : Step(4442): len = 5607.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005290s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (295.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4443): len = 5415.3, overlap = 6.5
PHY-3002 : Step(4444): len = 5381.4, overlap = 6.5
PHY-3002 : Step(4445): len = 5391.6, overlap = 6.25
PHY-3002 : Step(4446): len = 5336.5, overlap = 6.25
PHY-3002 : Step(4447): len = 5278.1, overlap = 5.75
PHY-3002 : Step(4448): len = 5236.8, overlap = 5.5
PHY-3002 : Step(4449): len = 5179.9, overlap = 5.75
PHY-3002 : Step(4450): len = 5183.4, overlap = 6
PHY-3002 : Step(4451): len = 5206.8, overlap = 6
PHY-3002 : Step(4452): len = 5258.5, overlap = 6.5
PHY-3002 : Step(4453): len = 5180.2, overlap = 7.5
PHY-3002 : Step(4454): len = 5089.6, overlap = 9
PHY-3002 : Step(4455): len = 5049.8, overlap = 9.25
PHY-3002 : Step(4456): len = 5026, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00190661
PHY-3002 : Step(4457): len = 4963.3, overlap = 9.5
PHY-3002 : Step(4458): len = 4977.6, overlap = 9.25
PHY-3002 : Step(4459): len = 4990.7, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.42379e-06
PHY-3002 : Step(4460): len = 5002.4, overlap = 16.75
PHY-3002 : Step(4461): len = 5002.4, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88476e-05
PHY-3002 : Step(4462): len = 5066.5, overlap = 15.75
PHY-3002 : Step(4463): len = 5229.8, overlap = 15.25
PHY-3002 : Step(4464): len = 5511.8, overlap = 12.5
PHY-3002 : Step(4465): len = 5674.6, overlap = 10.5
PHY-3002 : Step(4466): len = 5724.7, overlap = 9.75
PHY-3002 : Step(4467): len = 5756.4, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76952e-05
PHY-3002 : Step(4468): len = 5793.6, overlap = 9
PHY-3002 : Step(4469): len = 5821, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023096s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00398849
PHY-3002 : Step(4470): len = 8522, overlap = 1.25
PHY-3002 : Step(4471): len = 7472.2, overlap = 2.5
PHY-3002 : Step(4472): len = 7135.2, overlap = 3.5
PHY-3002 : Step(4473): len = 6985.3, overlap = 4
PHY-3002 : Step(4474): len = 6919.3, overlap = 4.75
PHY-3002 : Step(4475): len = 6828, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00797699
PHY-3002 : Step(4476): len = 6844.5, overlap = 4.75
PHY-3002 : Step(4477): len = 6823.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.015954
PHY-3002 : Step(4478): len = 6827.6, overlap = 5.5
PHY-3002 : Step(4479): len = 6826.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008086s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.2%)

PHY-3001 : Legalized: Len = 8144.4, Over = 0
PHY-3001 : Final: Len = 8144.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12512, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 12544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025233s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.8%)

RUN-1003 : finish command "place" in  1.562650s wall, 2.343750s user + 0.828125s system = 3.171875s CPU (203.0%)

RUN-1004 : used memory is 759 MB, reserved memory is 1115 MB, peak memory is 986 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 112 to 88
PHY-1001 : Pin misalignment score is improved from 88 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12512, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 12544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027955s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

PHY-1001 : End global routing;  0.136003s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025586s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33080, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.292549s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (149.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 33064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33064
PHY-1001 : End DR Iter 2; 0.013440s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.802229s wall, 1.828125s user + 0.171875s system = 2.000000s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.069175s wall, 2.109375s user + 0.171875s system = 2.281250s CPU (110.2%)

RUN-1004 : used memory is 781 MB, reserved memory is 1138 MB, peak memory is 986 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  179   out of  19600    0.91%
#le                   283
  #lut only           104   out of    283   36.75%
  #reg only            89   out of    283   31.45%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 323, pip num: 2615
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 6855 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.014461s wall, 4.578125s user + 0.078125s system = 4.656250s CPU (231.1%)

RUN-1004 : used memory is 781 MB, reserved memory is 1138 MB, peak memory is 986 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.147662s wall, 2.109375s user + 0.109375s system = 2.218750s CPU (103.3%)

RUN-1004 : used memory is 815 MB, reserved memory is 1172 MB, peak memory is 986 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.562119s wall, 0.312500s user + 0.140625s system = 0.453125s CPU (6.9%)

RUN-1004 : used memory is 824 MB, reserved memory is 1180 MB, peak memory is 986 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.254677s wall, 2.578125s user + 0.296875s system = 2.875000s CPU (31.1%)

RUN-1004 : used memory is 782 MB, reserved memory is 1138 MB, peak memory is 986 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 895/1679 useful/useless nets, 853/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 564 instances.
SYN-1015 : Optimize round 1, 4324 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 373/165 useful/useless nets, 331/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 408 better
SYN-1014 : Optimize round 3
SYN-1032 : 367/0 useful/useless nets, 325/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          220
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                180
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |180    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 381/0 useful/useless nets, 340/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 517/0 useful/useless nets, 476/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 491/0 useful/useless nets, 450/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 595/0 useful/useless nets, 554/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 112 (3.43), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 265 instances into 117 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 439/0 useful/useless nets, 398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 114 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (114 nodes)...
SYN-4004 : #1: Packed 25 SEQ (290 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 203/255 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  179   out of  19600    0.91%
#le                   283
  #lut only           104   out of    283   36.75%
  #reg only            89   out of    283   31.45%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |283   |194   |179   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (107 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 155 instances, 145 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1181, tnet num: 321, tinst num: 155, tnode num: 1596, tedge num: 1912.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 214 clock pins, and constraint 415 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037312s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 87077.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4480): len = 64536.4, overlap = 0
PHY-3002 : Step(4481): len = 48880.7, overlap = 0
PHY-3002 : Step(4482): len = 41464.1, overlap = 0
PHY-3002 : Step(4483): len = 35942.2, overlap = 0
PHY-3002 : Step(4484): len = 32181.7, overlap = 0
PHY-3002 : Step(4485): len = 28902.2, overlap = 0
PHY-3002 : Step(4486): len = 24601.4, overlap = 0
PHY-3002 : Step(4487): len = 20806.8, overlap = 0
PHY-3002 : Step(4488): len = 18588.5, overlap = 0
PHY-3002 : Step(4489): len = 15497.9, overlap = 0
PHY-3002 : Step(4490): len = 13139.3, overlap = 0
PHY-3002 : Step(4491): len = 11538.3, overlap = 0
PHY-3002 : Step(4492): len = 9399.2, overlap = 0
PHY-3002 : Step(4493): len = 8662.6, overlap = 0
PHY-3002 : Step(4494): len = 7949.6, overlap = 0
PHY-3002 : Step(4495): len = 7409.8, overlap = 0
PHY-3002 : Step(4496): len = 6989.4, overlap = 0.5
PHY-3002 : Step(4497): len = 6538.4, overlap = 0.75
PHY-3002 : Step(4498): len = 6264.8, overlap = 1.5
PHY-3002 : Step(4499): len = 6084.6, overlap = 0.5
PHY-3002 : Step(4500): len = 5874.1, overlap = 0.25
PHY-3002 : Step(4501): len = 5812.5, overlap = 0.25
PHY-3002 : Step(4502): len = 5664.6, overlap = 0
PHY-3002 : Step(4503): len = 5601.2, overlap = 0
PHY-3002 : Step(4504): len = 5607.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4505): len = 5415.3, overlap = 6.5
PHY-3002 : Step(4506): len = 5381.4, overlap = 6.5
PHY-3002 : Step(4507): len = 5391.6, overlap = 6.25
PHY-3002 : Step(4508): len = 5336.5, overlap = 6.25
PHY-3002 : Step(4509): len = 5278.1, overlap = 5.75
PHY-3002 : Step(4510): len = 5236.8, overlap = 5.5
PHY-3002 : Step(4511): len = 5179.9, overlap = 5.75
PHY-3002 : Step(4512): len = 5183.4, overlap = 6
PHY-3002 : Step(4513): len = 5206.8, overlap = 6
PHY-3002 : Step(4514): len = 5258.5, overlap = 6.5
PHY-3002 : Step(4515): len = 5180.2, overlap = 7.5
PHY-3002 : Step(4516): len = 5089.6, overlap = 9
PHY-3002 : Step(4517): len = 5049.8, overlap = 9.25
PHY-3002 : Step(4518): len = 5026, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00190661
PHY-3002 : Step(4519): len = 4963.3, overlap = 9.5
PHY-3002 : Step(4520): len = 4977.6, overlap = 9.25
PHY-3002 : Step(4521): len = 4990.7, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.42379e-06
PHY-3002 : Step(4522): len = 5002.4, overlap = 16.75
PHY-3002 : Step(4523): len = 5002.4, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88476e-05
PHY-3002 : Step(4524): len = 5066.5, overlap = 15.75
PHY-3002 : Step(4525): len = 5229.8, overlap = 15.25
PHY-3002 : Step(4526): len = 5511.8, overlap = 12.5
PHY-3002 : Step(4527): len = 5674.6, overlap = 10.5
PHY-3002 : Step(4528): len = 5724.7, overlap = 9.75
PHY-3002 : Step(4529): len = 5756.4, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76952e-05
PHY-3002 : Step(4530): len = 5793.6, overlap = 9
PHY-3002 : Step(4531): len = 5821, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023405s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (133.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00398849
PHY-3002 : Step(4532): len = 8522, overlap = 1.25
PHY-3002 : Step(4533): len = 7472.2, overlap = 2.5
PHY-3002 : Step(4534): len = 7135.2, overlap = 3.5
PHY-3002 : Step(4535): len = 6985.3, overlap = 4
PHY-3002 : Step(4536): len = 6919.3, overlap = 4.75
PHY-3002 : Step(4537): len = 6828, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00797699
PHY-3002 : Step(4538): len = 6844.5, overlap = 4.75
PHY-3002 : Step(4539): len = 6823.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.015954
PHY-3002 : Step(4540): len = 6827.6, overlap = 5.5
PHY-3002 : Step(4541): len = 6826.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008485s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.1%)

PHY-3001 : Legalized: Len = 8144.4, Over = 0
PHY-3001 : Final: Len = 8144.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12512, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 12544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

RUN-1003 : finish command "place" in  1.590538s wall, 2.171875s user + 0.906250s system = 3.078125s CPU (193.5%)

RUN-1004 : used memory is 782 MB, reserved memory is 1138 MB, peak memory is 986 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 112 to 88
PHY-1001 : Pin misalignment score is improved from 88 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12512, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 12544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025933s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (180.8%)

PHY-1001 : End global routing;  0.138931s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (123.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022217s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33080, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.288336s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (157.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008806s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 33064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33064
PHY-1001 : End DR Iter 2; 0.012704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.770424s wall, 1.718750s user + 0.265625s system = 1.984375s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.045449s wall, 2.046875s user + 0.281250s system = 2.328125s CPU (113.8%)

RUN-1004 : used memory is 789 MB, reserved memory is 1147 MB, peak memory is 992 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  179   out of  19600    0.91%
#le                   283
  #lut only           104   out of    283   36.75%
  #reg only            89   out of    283   31.45%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 323, pip num: 2617
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 6859 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.016212s wall, 4.531250s user + 0.109375s system = 4.640625s CPU (230.2%)

RUN-1004 : used memory is 790 MB, reserved memory is 1147 MB, peak memory is 992 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.025106s wall, 2.031250s user + 0.171875s system = 2.203125s CPU (108.8%)

RUN-1004 : used memory is 824 MB, reserved memory is 1180 MB, peak memory is 992 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.575519s wall, 0.281250s user + 0.296875s system = 0.578125s CPU (8.8%)

RUN-1004 : used memory is 831 MB, reserved memory is 1189 MB, peak memory is 992 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.156865s wall, 2.453125s user + 0.468750s system = 2.921875s CPU (31.9%)

RUN-1004 : used memory is 789 MB, reserved memory is 1147 MB, peak memory is 992 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 899/1679 useful/useless nets, 857/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 564 instances.
SYN-1015 : Optimize round 1, 4326 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 375/168 useful/useless nets, 333/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 411 better
SYN-1014 : Optimize round 3
SYN-1032 : 364/1 useful/useless nets, 322/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 364/0 useful/useless nets, 322/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          218
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                178
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              17
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |178    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 378/0 useful/useless nets, 337/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 513/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 487/0 useful/useless nets, 446/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 591/0 useful/useless nets, 550/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 112 (3.43), #lev = 3 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 263 instances into 116 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 437/0 useful/useless nets, 396/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 177 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 25 SEQ (287 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 202/254 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  177   out of  19600    0.90%
#le                   282
  #lut only           105   out of    282   37.23%
  #reg only            88   out of    282   31.21%
  #lut&reg             89   out of    282   31.56%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |282   |194   |177   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (105 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 156 instances
RUN-1001 : 72 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 219 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 154 instances, 144 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1173, tnet num: 319, tinst num: 154, tnode num: 1583, tedge num: 1899.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 210 clock pins, and constraint 410 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035407s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 89119
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4542): len = 66287.9, overlap = 0
PHY-3002 : Step(4543): len = 48603, overlap = 0
PHY-3002 : Step(4544): len = 39846.8, overlap = 0
PHY-3002 : Step(4545): len = 34332.1, overlap = 0
PHY-3002 : Step(4546): len = 30492.2, overlap = 0
PHY-3002 : Step(4547): len = 26103.6, overlap = 0
PHY-3002 : Step(4548): len = 23258.9, overlap = 0
PHY-3002 : Step(4549): len = 20330.9, overlap = 0
PHY-3002 : Step(4550): len = 16880.3, overlap = 0
PHY-3002 : Step(4551): len = 14002.8, overlap = 0
PHY-3002 : Step(4552): len = 12229.7, overlap = 0
PHY-3002 : Step(4553): len = 9778.7, overlap = 0
PHY-3002 : Step(4554): len = 8417.5, overlap = 0
PHY-3002 : Step(4555): len = 7480.7, overlap = 0
PHY-3002 : Step(4556): len = 6645.9, overlap = 0
PHY-3002 : Step(4557): len = 6224.4, overlap = 0
PHY-3002 : Step(4558): len = 5596.1, overlap = 2.25
PHY-3002 : Step(4559): len = 5346.5, overlap = 4.25
PHY-3002 : Step(4560): len = 5373.7, overlap = 4.25
PHY-3002 : Step(4561): len = 5027.7, overlap = 4.75
PHY-3002 : Step(4562): len = 4955.6, overlap = 5.25
PHY-3002 : Step(4563): len = 4827.9, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00019836
PHY-3002 : Step(4564): len = 4690.5, overlap = 11.25
PHY-3002 : Step(4565): len = 4697.8, overlap = 11.25
PHY-3002 : Step(4566): len = 4704.8, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000396721
PHY-3002 : Step(4567): len = 4636.9, overlap = 11.25
PHY-3002 : Step(4568): len = 4656, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000793442
PHY-3002 : Step(4569): len = 4648.5, overlap = 11.25
PHY-3002 : Step(4570): len = 4674.5, overlap = 11
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.0229e-06
PHY-3002 : Step(4571): len = 4651.7, overlap = 14.5
PHY-3002 : Step(4572): len = 4687.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80458e-05
PHY-3002 : Step(4573): len = 4710.1, overlap = 13.75
PHY-3002 : Step(4574): len = 4805.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.60916e-05
PHY-3002 : Step(4575): len = 4820.7, overlap = 13.5
PHY-3002 : Step(4576): len = 5084.9, overlap = 12.5
PHY-3002 : Step(4577): len = 5167.1, overlap = 8.25
PHY-3002 : Step(4578): len = 5249, overlap = 8.5
PHY-3002 : Step(4579): len = 5349.5, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034138s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (137.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00802601
PHY-3002 : Step(4580): len = 7688.9, overlap = 2
PHY-3002 : Step(4581): len = 6833.4, overlap = 3.75
PHY-3002 : Step(4582): len = 6656.9, overlap = 4.25
PHY-3002 : Step(4583): len = 6309.2, overlap = 5.25
PHY-3002 : Step(4584): len = 6243.2, overlap = 5.25
PHY-3002 : Step(4585): len = 6072.1, overlap = 5
PHY-3002 : Step(4586): len = 6032.2, overlap = 5.25
PHY-3002 : Step(4587): len = 6035.1, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.016052
PHY-3002 : Step(4588): len = 6053, overlap = 5
PHY-3002 : Step(4589): len = 6045.6, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.032104
PHY-3002 : Step(4590): len = 6040.8, overlap = 5
PHY-3002 : Step(4591): len = 6030.5, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7538, Over = 0
PHY-3001 : Final: Len = 7538, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 11856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024091s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (129.7%)

RUN-1003 : finish command "place" in  1.401187s wall, 2.281250s user + 0.578125s system = 2.859375s CPU (204.1%)

RUN-1004 : used memory is 790 MB, reserved memory is 1147 MB, peak memory is 992 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 117 to 83
PHY-1001 : Pin misalignment score is improved from 83 to 82
PHY-1001 : Pin misalignment score is improved from 82 to 82
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 156 instances
RUN-1001 : 72 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 219 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 11856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021939s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-1001 : End global routing;  0.123913s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (113.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016793s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 35648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.254765s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (141.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35648, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010763s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 35664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 35664
PHY-1001 : End DR Iter 2; 0.010970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.728703s wall, 1.656250s user + 0.250000s system = 1.906250s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.985081s wall, 1.953125s user + 0.265625s system = 2.218750s CPU (111.8%)

RUN-1004 : used memory is 806 MB, reserved memory is 1164 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  177   out of  19600    0.90%
#le                   282
  #lut only           105   out of    282   37.23%
  #reg only            88   out of    282   31.21%
  #lut&reg             89   out of    282   31.56%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 156
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2677
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 417 valid insts, and 6972 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.946969s wall, 4.562500s user + 0.109375s system = 4.671875s CPU (240.0%)

RUN-1004 : used memory is 806 MB, reserved memory is 1164 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.976334s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (103.6%)

RUN-1004 : used memory is 840 MB, reserved memory is 1198 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.569519s wall, 0.406250s user + 0.218750s system = 0.625000s CPU (9.5%)

RUN-1004 : used memory is 848 MB, reserved memory is 1206 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.090763s wall, 2.546875s user + 0.296875s system = 2.843750s CPU (31.3%)

RUN-1004 : used memory is 806 MB, reserved memory is 1164 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.970627s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (102.3%)

RUN-1004 : used memory is 799 MB, reserved memory is 1198 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.540634s wall, 0.171875s user + 0.187500s system = 0.359375s CPU (5.5%)

RUN-1004 : used memory is 807 MB, reserved memory is 1206 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.049619s wall, 2.250000s user + 0.281250s system = 2.531250s CPU (28.0%)

RUN-1004 : used memory is 766 MB, reserved memory is 1164 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 895/1679 useful/useless nets, 853/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 564 instances.
SYN-1015 : Optimize round 1, 4324 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 373/165 useful/useless nets, 331/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 408 better
SYN-1014 : Optimize round 3
SYN-1032 : 367/0 useful/useless nets, 325/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          220
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                180
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |180    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 381/0 useful/useless nets, 340/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 517/0 useful/useless nets, 476/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 491/0 useful/useless nets, 450/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 595/0 useful/useless nets, 554/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 112 (3.43), #lev = 3 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 265 instances into 117 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 439/0 useful/useless nets, 398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 114 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (114 nodes)...
SYN-4004 : #1: Packed 25 SEQ (290 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 30 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 203/255 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  179   out of  19600    0.91%
#le                   283
  #lut only           104   out of    283   36.75%
  #reg only            89   out of    283   31.45%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |283   |194   |179   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (107 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 155 instances, 145 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1181, tnet num: 321, tinst num: 155, tnode num: 1596, tedge num: 1912.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 214 clock pins, and constraint 415 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038302s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (163.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 87077.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4592): len = 64536.4, overlap = 0
PHY-3002 : Step(4593): len = 48880.7, overlap = 0
PHY-3002 : Step(4594): len = 41464.1, overlap = 0
PHY-3002 : Step(4595): len = 35942.2, overlap = 0
PHY-3002 : Step(4596): len = 32181.7, overlap = 0
PHY-3002 : Step(4597): len = 28902.2, overlap = 0
PHY-3002 : Step(4598): len = 24601.4, overlap = 0
PHY-3002 : Step(4599): len = 20806.8, overlap = 0
PHY-3002 : Step(4600): len = 18588.5, overlap = 0
PHY-3002 : Step(4601): len = 15497.9, overlap = 0
PHY-3002 : Step(4602): len = 13139.3, overlap = 0
PHY-3002 : Step(4603): len = 11538.3, overlap = 0
PHY-3002 : Step(4604): len = 9399.2, overlap = 0
PHY-3002 : Step(4605): len = 8662.6, overlap = 0
PHY-3002 : Step(4606): len = 7949.6, overlap = 0
PHY-3002 : Step(4607): len = 7409.8, overlap = 0
PHY-3002 : Step(4608): len = 6989.4, overlap = 0.5
PHY-3002 : Step(4609): len = 6538.4, overlap = 0.75
PHY-3002 : Step(4610): len = 6264.8, overlap = 1.5
PHY-3002 : Step(4611): len = 6084.6, overlap = 0.5
PHY-3002 : Step(4612): len = 5874.1, overlap = 0.25
PHY-3002 : Step(4613): len = 5812.5, overlap = 0.25
PHY-3002 : Step(4614): len = 5664.6, overlap = 0
PHY-3002 : Step(4615): len = 5601.2, overlap = 0
PHY-3002 : Step(4616): len = 5607.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4617): len = 5415.3, overlap = 6.5
PHY-3002 : Step(4618): len = 5381.4, overlap = 6.5
PHY-3002 : Step(4619): len = 5391.6, overlap = 6.25
PHY-3002 : Step(4620): len = 5336.5, overlap = 6.25
PHY-3002 : Step(4621): len = 5278.1, overlap = 5.75
PHY-3002 : Step(4622): len = 5236.8, overlap = 5.5
PHY-3002 : Step(4623): len = 5179.9, overlap = 5.75
PHY-3002 : Step(4624): len = 5183.4, overlap = 6
PHY-3002 : Step(4625): len = 5206.8, overlap = 6
PHY-3002 : Step(4626): len = 5258.5, overlap = 6.5
PHY-3002 : Step(4627): len = 5180.2, overlap = 7.5
PHY-3002 : Step(4628): len = 5089.6, overlap = 9
PHY-3002 : Step(4629): len = 5049.8, overlap = 9.25
PHY-3002 : Step(4630): len = 5026, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00190661
PHY-3002 : Step(4631): len = 4963.3, overlap = 9.5
PHY-3002 : Step(4632): len = 4977.6, overlap = 9.25
PHY-3002 : Step(4633): len = 4990.7, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.42379e-06
PHY-3002 : Step(4634): len = 5002.4, overlap = 16.75
PHY-3002 : Step(4635): len = 5002.4, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88476e-05
PHY-3002 : Step(4636): len = 5066.5, overlap = 15.75
PHY-3002 : Step(4637): len = 5229.8, overlap = 15.25
PHY-3002 : Step(4638): len = 5511.8, overlap = 12.5
PHY-3002 : Step(4639): len = 5674.6, overlap = 10.5
PHY-3002 : Step(4640): len = 5724.7, overlap = 9.75
PHY-3002 : Step(4641): len = 5756.4, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76952e-05
PHY-3002 : Step(4642): len = 5793.6, overlap = 9
PHY-3002 : Step(4643): len = 5821, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023807s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (328.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00398849
PHY-3002 : Step(4644): len = 8522, overlap = 1.25
PHY-3002 : Step(4645): len = 7472.2, overlap = 2.5
PHY-3002 : Step(4646): len = 7135.2, overlap = 3.5
PHY-3002 : Step(4647): len = 6985.3, overlap = 4
PHY-3002 : Step(4648): len = 6919.3, overlap = 4.75
PHY-3002 : Step(4649): len = 6828, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00797699
PHY-3002 : Step(4650): len = 6844.5, overlap = 4.75
PHY-3002 : Step(4651): len = 6823.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.015954
PHY-3002 : Step(4652): len = 6827.6, overlap = 5.5
PHY-3002 : Step(4653): len = 6826.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009505s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (164.4%)

PHY-3001 : Legalized: Len = 8144.4, Over = 0
PHY-3001 : Final: Len = 8144.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12512, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 12544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021697s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

RUN-1003 : finish command "place" in  1.682230s wall, 2.218750s user + 0.984375s system = 3.203125s CPU (190.4%)

RUN-1004 : used memory is 767 MB, reserved memory is 1164 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 112 to 88
PHY-1001 : Pin misalignment score is improved from 88 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12512, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 12544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031147s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (150.5%)

PHY-1001 : End global routing;  0.170135s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (146.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026015s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33080, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.306524s wall, 0.375000s user + 0.078125s system = 0.453125s CPU (147.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011882s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (263.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 33064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33064
PHY-1001 : End DR Iter 2; 0.009759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.878949s wall, 1.921875s user + 0.312500s system = 2.234375s CPU (118.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.197473s wall, 2.296875s user + 0.390625s system = 2.687500s CPU (122.3%)

RUN-1004 : used memory is 778 MB, reserved memory is 1176 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  194   out of  19600    0.99%
#reg                  179   out of  19600    0.91%
#le                   283
  #lut only           104   out of    283   36.75%
  #reg only            89   out of    283   31.45%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 323, pip num: 2617
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 6859 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.027924s wall, 4.531250s user + 0.078125s system = 4.609375s CPU (227.3%)

RUN-1004 : used memory is 778 MB, reserved memory is 1176 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.119282s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (101.0%)

RUN-1004 : used memory is 812 MB, reserved memory is 1210 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.600804s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 820 MB, reserved memory is 1218 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.277470s wall, 2.375000s user + 0.171875s system = 2.546875s CPU (27.5%)

RUN-1004 : used memory is 778 MB, reserved memory is 1176 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 895/1679 useful/useless nets, 853/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 372/165 useful/useless nets, 330/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 361/0 useful/useless nets, 319/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 360/0 useful/useless nets, 318/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                173
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |173    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 265 instances into 108 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 172 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 105 LUT to BLE ...
SYN-4008 : Packed 105 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 107 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (107 nodes)...
SYN-4004 : #1: Packed 19 SEQ (271 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  172   out of  19600    0.88%
#le                   273
  #lut only           101   out of    273   37.00%
  #reg only            88   out of    273   32.23%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |185   |172   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (100 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 201 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 150 instances, 140 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1109, tnet num: 305, tinst num: 150, tnode num: 1497, tedge num: 1800.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 200 clock pins, and constraint 388 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043858s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (178.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 88134.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4654): len = 57155.9, overlap = 0
PHY-3002 : Step(4655): len = 45069.2, overlap = 0
PHY-3002 : Step(4656): len = 37770.3, overlap = 0
PHY-3002 : Step(4657): len = 32092.1, overlap = 0
PHY-3002 : Step(4658): len = 27809, overlap = 0
PHY-3002 : Step(4659): len = 24770.9, overlap = 0
PHY-3002 : Step(4660): len = 21101.8, overlap = 0
PHY-3002 : Step(4661): len = 17515.2, overlap = 0
PHY-3002 : Step(4662): len = 15421.5, overlap = 0
PHY-3002 : Step(4663): len = 13468.2, overlap = 0
PHY-3002 : Step(4664): len = 11207.8, overlap = 0.75
PHY-3002 : Step(4665): len = 10126.3, overlap = 0.75
PHY-3002 : Step(4666): len = 8840, overlap = 0
PHY-3002 : Step(4667): len = 7704.2, overlap = 0
PHY-3002 : Step(4668): len = 6915.7, overlap = 0
PHY-3002 : Step(4669): len = 6165.8, overlap = 0
PHY-3002 : Step(4670): len = 5536.6, overlap = 0
PHY-3002 : Step(4671): len = 5297.9, overlap = 0
PHY-3002 : Step(4672): len = 4926.5, overlap = 0
PHY-3002 : Step(4673): len = 4750.5, overlap = 0
PHY-3002 : Step(4674): len = 4553.3, overlap = 0
PHY-3002 : Step(4675): len = 4528.4, overlap = 0
PHY-3002 : Step(4676): len = 4405.1, overlap = 0
PHY-3002 : Step(4677): len = 4356.1, overlap = 0
PHY-3002 : Step(4678): len = 4356.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4679): len = 4217.9, overlap = 4.75
PHY-3002 : Step(4680): len = 4208.9, overlap = 5.25
PHY-3002 : Step(4681): len = 4208.9, overlap = 5.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13862e-05
PHY-3002 : Step(4682): len = 4172.5, overlap = 14
PHY-3002 : Step(4683): len = 4185.8, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27724e-05
PHY-3002 : Step(4684): len = 4244, overlap = 12.75
PHY-3002 : Step(4685): len = 4304.8, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55448e-05
PHY-3002 : Step(4686): len = 4357.1, overlap = 12
PHY-3002 : Step(4687): len = 4675.4, overlap = 12
PHY-3002 : Step(4688): len = 4707, overlap = 9.75
PHY-3002 : Step(4689): len = 4636.9, overlap = 8.25
PHY-3002 : Step(4690): len = 4637.9, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.10896e-05
PHY-3002 : Step(4691): len = 4719.6, overlap = 8.25
PHY-3002 : Step(4692): len = 4780.5, overlap = 8
PHY-3002 : Step(4693): len = 4925.3, overlap = 7.75
PHY-3002 : Step(4694): len = 4958.4, overlap = 6.25
PHY-3002 : Step(4695): len = 4976.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000182179
PHY-3002 : Step(4696): len = 5057.1, overlap = 6.25
PHY-3002 : Step(4697): len = 5057.1, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030308s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (206.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00484035
PHY-3002 : Step(4698): len = 7045.7, overlap = 2
PHY-3002 : Step(4699): len = 6507, overlap = 4
PHY-3002 : Step(4700): len = 6031.5, overlap = 5
PHY-3002 : Step(4701): len = 5914.3, overlap = 4.75
PHY-3002 : Step(4702): len = 5755.4, overlap = 4.5
PHY-3002 : Step(4703): len = 5684.7, overlap = 4.5
PHY-3002 : Step(4704): len = 5604.3, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00968071
PHY-3002 : Step(4705): len = 5596.9, overlap = 5
PHY-3002 : Step(4706): len = 5537.9, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0121051
PHY-3002 : Step(4707): len = 5537.5, overlap = 5.5
PHY-3002 : Step(4708): len = 5525.1, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7021.2, Over = 0
PHY-3001 : Final: Len = 7021.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10528, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020085s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (233.4%)

RUN-1003 : finish command "place" in  1.941188s wall, 2.515625s user + 0.625000s system = 3.140625s CPU (161.8%)

RUN-1004 : used memory is 778 MB, reserved memory is 1176 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 112 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 83
PHY-1001 : Pin misalignment score is improved from 83 to 81
PHY-1001 : Pin misalignment score is improved from 81 to 81
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 201 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10528, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027720s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.4%)

PHY-1001 : End global routing;  0.177507s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (88.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041277s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 31368, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.325783s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (134.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 31368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 31368
PHY-1001 : End DR Iter 1; 0.013776s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (340.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.150604s wall, 2.015625s user + 0.187500s system = 2.203125s CPU (102.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.497143s wall, 2.328125s user + 0.203125s system = 2.531250s CPU (101.4%)

RUN-1004 : used memory is 789 MB, reserved memory is 1187 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  172   out of  19600    0.88%
#le                   273
  #lut only           101   out of    273   37.00%
  #reg only            88   out of    273   32.23%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 152
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2463
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 405 valid insts, and 6492 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.056592s wall, 4.359375s user + 0.078125s system = 4.437500s CPU (215.8%)

RUN-1004 : used memory is 789 MB, reserved memory is 1187 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.160588s wall, 2.062500s user + 0.156250s system = 2.218750s CPU (102.7%)

RUN-1004 : used memory is 822 MB, reserved memory is 1220 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.583870s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 830 MB, reserved memory is 1229 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.292597s wall, 2.562500s user + 0.203125s system = 2.765625s CPU (29.8%)

RUN-1004 : used memory is 788 MB, reserved memory is 1187 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 899/1679 useful/useless nets, 857/1512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4327 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 374/168 useful/useless nets, 332/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 416 better
SYN-1014 : Optimize round 3
SYN-1032 : 359/0 useful/useless nets, 317/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 358/0 useful/useless nets, 316/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          212
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                172
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              17
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |172    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 372/0 useful/useless nets, 331/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 507/0 useful/useless nets, 466/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 481/0 useful/useless nets, 440/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 585/0 useful/useless nets, 544/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.93)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 263 instances into 107 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 422/0 useful/useless nets, 381/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 105 LUT to BLE ...
SYN-4008 : Packed 105 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 192/244 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  171   out of  19600    0.87%
#le                   272
  #lut only           101   out of    272   37.13%
  #reg only            87   out of    272   31.99%
  #lut&reg             84   out of    272   30.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |272   |185   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (99 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 306 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 139 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1104, tnet num: 304, tinst num: 149, tnode num: 1490, tedge num: 1792.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 198 clock pins, and constraint 386 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031865s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (147.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 88438
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4709): len = 58990.3, overlap = 0
PHY-3002 : Step(4710): len = 44365.6, overlap = 0
PHY-3002 : Step(4711): len = 36923.2, overlap = 0
PHY-3002 : Step(4712): len = 31104.8, overlap = 0
PHY-3002 : Step(4713): len = 27639.8, overlap = 0
PHY-3002 : Step(4714): len = 24890.1, overlap = 0
PHY-3002 : Step(4715): len = 20207.8, overlap = 0
PHY-3002 : Step(4716): len = 17042, overlap = 0
PHY-3002 : Step(4717): len = 15034.4, overlap = 0
PHY-3002 : Step(4718): len = 12866.8, overlap = 0
PHY-3002 : Step(4719): len = 10973.1, overlap = 0
PHY-3002 : Step(4720): len = 9589.1, overlap = 0
PHY-3002 : Step(4721): len = 8063, overlap = 0
PHY-3002 : Step(4722): len = 7149.5, overlap = 0
PHY-3002 : Step(4723): len = 6430.9, overlap = 0
PHY-3002 : Step(4724): len = 5203.3, overlap = 0
PHY-3002 : Step(4725): len = 4884.7, overlap = 0
PHY-3002 : Step(4726): len = 4570.8, overlap = 0
PHY-3002 : Step(4727): len = 4383.7, overlap = 0
PHY-3002 : Step(4728): len = 4327.4, overlap = 0
PHY-3002 : Step(4729): len = 4023.7, overlap = 0
PHY-3002 : Step(4730): len = 3979.7, overlap = 0
PHY-3002 : Step(4731): len = 3861.9, overlap = 0
PHY-3002 : Step(4732): len = 3913.2, overlap = 0
PHY-3002 : Step(4733): len = 3836, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000785276
PHY-3002 : Step(4734): len = 3730.7, overlap = 8
PHY-3002 : Step(4735): len = 3713.5, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00157055
PHY-3002 : Step(4736): len = 3650.7, overlap = 8
PHY-3002 : Step(4737): len = 3654.2, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0031411
PHY-3002 : Step(4738): len = 3608.4, overlap = 8
PHY-3002 : Step(4739): len = 3602.4, overlap = 8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.47672e-06
PHY-3002 : Step(4740): len = 3593.3, overlap = 15.25
PHY-3002 : Step(4741): len = 3593.3, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41633e-05
PHY-3002 : Step(4742): len = 3606.3, overlap = 15
PHY-3002 : Step(4743): len = 3655.9, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.83265e-05
PHY-3002 : Step(4744): len = 3689.4, overlap = 14.5
PHY-3002 : Step(4745): len = 3777.4, overlap = 14.5
PHY-3002 : Step(4746): len = 4008.8, overlap = 10.75
PHY-3002 : Step(4747): len = 4075.9, overlap = 8.25
PHY-3002 : Step(4748): len = 4081.2, overlap = 6.5
PHY-3002 : Step(4749): len = 4096.9, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023176s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (134.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00611802
PHY-3002 : Step(4750): len = 7086.6, overlap = 1.25
PHY-3002 : Step(4751): len = 6981.2, overlap = 1.5
PHY-3002 : Step(4752): len = 6997, overlap = 2
PHY-3002 : Step(4753): len = 6576, overlap = 2.25
PHY-3002 : Step(4754): len = 6397.8, overlap = 2.75
PHY-3002 : Step(4755): len = 6368.7, overlap = 3
PHY-3002 : Step(4756): len = 6091.4, overlap = 3.75
PHY-3002 : Step(4757): len = 6048.7, overlap = 4
PHY-3002 : Step(4758): len = 6009.6, overlap = 3.75
PHY-3002 : Step(4759): len = 5920.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.012236
PHY-3002 : Step(4760): len = 5959.7, overlap = 4
PHY-3002 : Step(4761): len = 5937.8, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0201296
PHY-3002 : Step(4762): len = 5939.5, overlap = 3.75
PHY-3002 : Step(4763): len = 5938.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (188.5%)

PHY-3001 : Legalized: Len = 7153, Over = 0
PHY-3001 : Final: Len = 7153, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022622s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.1%)

RUN-1003 : finish command "place" in  1.292606s wall, 2.078125s user + 0.703125s system = 2.781250s CPU (215.2%)

RUN-1004 : used memory is 766 MB, reserved memory is 1187 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 109 to 87
PHY-1001 : Pin misalignment score is improved from 87 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 86
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 306 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022385s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (209.4%)

PHY-1001 : End global routing;  0.111299s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (140.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 31512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 31512
PHY-1001 : End Routed; 0.231679s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (188.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.567355s wall, 1.562500s user + 0.265625s system = 1.828125s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.801186s wall, 1.828125s user + 0.312500s system = 2.140625s CPU (118.8%)

RUN-1004 : used memory is 779 MB, reserved memory is 1200 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  185   out of  19600    0.94%
#reg                  171   out of  19600    0.87%
#le                   272
  #lut only           101   out of    272   37.13%
  #reg only            87   out of    272   31.99%
  #lut&reg             84   out of    272   30.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 151
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 306, pip num: 2444
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 374 valid insts, and 6457 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.686526s wall, 4.046875s user + 0.125000s system = 4.171875s CPU (247.4%)

RUN-1004 : used memory is 779 MB, reserved memory is 1200 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.041192s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (105.6%)

RUN-1004 : used memory is 813 MB, reserved memory is 1234 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.683932s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 821 MB, reserved memory is 1243 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.271647s wall, 2.437500s user + 0.171875s system = 2.609375s CPU (28.1%)

RUN-1004 : used memory is 779 MB, reserved memory is 1201 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 905/1681 useful/useless nets, 863/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 564 instances.
SYN-1015 : Optimize round 1, 4324 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 380/165 useful/useless nets, 338/399 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 426 better
SYN-1014 : Optimize round 3
SYN-1032 : 162/201 useful/useless nets, 127/194 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 397 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 247/0 useful/useless nets, 213/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 297/0 useful/useless nets, 263/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 617, tedge num: 837.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016196s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (193.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43388.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4764): len = 25982.8, overlap = 0
PHY-3002 : Step(4765): len = 19628.8, overlap = 0
PHY-3002 : Step(4766): len = 15961.7, overlap = 0
PHY-3002 : Step(4767): len = 13471.5, overlap = 0
PHY-3002 : Step(4768): len = 11399.3, overlap = 0
PHY-3002 : Step(4769): len = 9572.4, overlap = 0
PHY-3002 : Step(4770): len = 7907.7, overlap = 0
PHY-3002 : Step(4771): len = 7152.5, overlap = 0
PHY-3002 : Step(4772): len = 6752, overlap = 0
PHY-3002 : Step(4773): len = 6429.1, overlap = 0
PHY-3002 : Step(4774): len = 6044.7, overlap = 0
PHY-3002 : Step(4775): len = 5320.3, overlap = 0
PHY-3002 : Step(4776): len = 5069.1, overlap = 0
PHY-3002 : Step(4777): len = 4659.2, overlap = 0
PHY-3002 : Step(4778): len = 4474.5, overlap = 0
PHY-3002 : Step(4779): len = 4144.1, overlap = 0
PHY-3002 : Step(4780): len = 4061.1, overlap = 0
PHY-3002 : Step(4781): len = 4079.2, overlap = 0
PHY-3002 : Step(4782): len = 3841.4, overlap = 0
PHY-3002 : Step(4783): len = 3702.9, overlap = 0
PHY-3002 : Step(4784): len = 3659.8, overlap = 0
PHY-3002 : Step(4785): len = 3695.1, overlap = 0
PHY-3002 : Step(4786): len = 3572.2, overlap = 0
PHY-3002 : Step(4787): len = 3451.3, overlap = 0
PHY-3002 : Step(4788): len = 3278, overlap = 0
PHY-3002 : Step(4789): len = 3120.2, overlap = 0
PHY-3002 : Step(4790): len = 3050.2, overlap = 0
PHY-3002 : Step(4791): len = 3042.9, overlap = 0
PHY-3002 : Step(4792): len = 3061, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004606s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4793): len = 2995.1, overlap = 0
PHY-3002 : Step(4794): len = 2984.7, overlap = 0
PHY-3002 : Step(4795): len = 2951.7, overlap = 0
PHY-3002 : Step(4796): len = 2942.9, overlap = 0
PHY-3002 : Step(4797): len = 2949.9, overlap = 0
PHY-3002 : Step(4798): len = 2942.2, overlap = 0
PHY-3002 : Step(4799): len = 2946.2, overlap = 0
PHY-3002 : Step(4800): len = 2971.4, overlap = 0
PHY-3002 : Step(4801): len = 2988.7, overlap = 0
PHY-3002 : Step(4802): len = 2922, overlap = 0
PHY-3002 : Step(4803): len = 2897.4, overlap = 0
PHY-3002 : Step(4804): len = 2879.5, overlap = 0
PHY-3002 : Step(4805): len = 2854.6, overlap = 0
PHY-3002 : Step(4806): len = 2861.1, overlap = 0
PHY-3002 : Step(4807): len = 2862.1, overlap = 0
PHY-3002 : Step(4808): len = 2856.3, overlap = 0
PHY-3002 : Step(4809): len = 2844.7, overlap = 0
PHY-3002 : Step(4810): len = 2794.6, overlap = 0
PHY-3002 : Step(4811): len = 2770, overlap = 0
PHY-3002 : Step(4812): len = 2776.5, overlap = 0
PHY-3002 : Step(4813): len = 2749.5, overlap = 0
PHY-3002 : Step(4814): len = 2738.7, overlap = 0
PHY-3002 : Step(4815): len = 2744.9, overlap = 0
PHY-3002 : Step(4816): len = 2730.5, overlap = 0
PHY-3002 : Step(4817): len = 2736.1, overlap = 0
PHY-3002 : Step(4818): len = 2738.6, overlap = 0
PHY-3002 : Step(4819): len = 2708.9, overlap = 0
PHY-3002 : Step(4820): len = 2712.3, overlap = 0
PHY-3002 : Step(4821): len = 2714.9, overlap = 0
PHY-3002 : Step(4822): len = 2686.2, overlap = 0
PHY-3002 : Step(4823): len = 2690.8, overlap = 0
PHY-3002 : Step(4824): len = 2683.9, overlap = 0
PHY-3002 : Step(4825): len = 2685.2, overlap = 0
PHY-3002 : Step(4826): len = 2661.9, overlap = 0
PHY-3002 : Step(4827): len = 2662.4, overlap = 0
PHY-3002 : Step(4828): len = 2681.2, overlap = 0
PHY-3002 : Step(4829): len = 2691.7, overlap = 0
PHY-3002 : Step(4830): len = 2692.1, overlap = 0
PHY-3002 : Step(4831): len = 2663.9, overlap = 0
PHY-3002 : Step(4832): len = 2628.1, overlap = 0
PHY-3002 : Step(4833): len = 2602.3, overlap = 0
PHY-3002 : Step(4834): len = 2592.7, overlap = 0
PHY-3002 : Step(4835): len = 2654.8, overlap = 0
PHY-3002 : Step(4836): len = 2580.3, overlap = 0
PHY-3002 : Step(4837): len = 2514.1, overlap = 0
PHY-3002 : Step(4838): len = 2501.2, overlap = 0
PHY-3002 : Step(4839): len = 2538, overlap = 0
PHY-3002 : Step(4840): len = 2527, overlap = 0
PHY-3002 : Step(4841): len = 2503, overlap = 0
PHY-3002 : Step(4842): len = 2507.3, overlap = 0
PHY-3002 : Step(4843): len = 2499.2, overlap = 0
PHY-3002 : Step(4844): len = 2461, overlap = 0
PHY-3002 : Step(4845): len = 2461, overlap = 0
PHY-3002 : Step(4846): len = 2433.9, overlap = 0
PHY-3002 : Step(4847): len = 2432.5, overlap = 0
PHY-3002 : Step(4848): len = 2432.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57544e-05
PHY-3002 : Step(4849): len = 2427.7, overlap = 4.25
PHY-3002 : Step(4850): len = 2432.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15089e-05
PHY-3002 : Step(4851): len = 2453.1, overlap = 4
PHY-3002 : Step(4852): len = 2453.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162487
PHY-3002 : Step(4853): len = 2486.8, overlap = 3.75
PHY-3002 : Step(4854): len = 2502.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009539s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4855): len = 3646.1, overlap = 0.75
PHY-3002 : Step(4856): len = 3263.5, overlap = 1.25
PHY-3002 : Step(4857): len = 2931.2, overlap = 1.75
PHY-3002 : Step(4858): len = 2685.8, overlap = 2.5
PHY-3002 : Step(4859): len = 2598.1, overlap = 2.5
PHY-3002 : Step(4860): len = 2538.4, overlap = 2.75
PHY-3002 : Step(4861): len = 2537.5, overlap = 2.75
PHY-3002 : Step(4862): len = 2543.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3551.2, Over = 0
PHY-3001 : Final: Len = 3551.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015130s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.3%)

RUN-1003 : finish command "place" in  1.711004s wall, 2.515625s user + 0.875000s system = 3.390625s CPU (198.2%)

RUN-1004 : used memory is 743 MB, reserved memory is 1201 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 68 to 53
PHY-1001 : Pin misalignment score is improved from 53 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016708s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.5%)

PHY-1001 : End global routing;  0.102563s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016371s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15256
PHY-1001 : End Routed; 0.171058s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (109.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.487377s wall, 1.343750s user + 0.218750s system = 1.562500s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.700147s wall, 1.562500s user + 0.250000s system = 1.812500s CPU (106.6%)

RUN-1004 : used memory is 754 MB, reserved memory is 1212 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1128
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 3049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.117866s wall, 2.406250s user + 0.109375s system = 2.515625s CPU (225.0%)

RUN-1004 : used memory is 754 MB, reserved memory is 1212 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.894456s wall, 1.843750s user + 0.125000s system = 1.968750s CPU (103.9%)

RUN-1004 : used memory is 788 MB, reserved memory is 1246 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.640214s wall, 0.265625s user + 0.296875s system = 0.562500s CPU (8.5%)

RUN-1004 : used memory is 796 MB, reserved memory is 1254 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.083458s wall, 2.265625s user + 0.453125s system = 2.718750s CPU (29.9%)

RUN-1004 : used memory is 754 MB, reserved memory is 1212 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 897/1681 useful/useless nets, 855/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 374/165 useful/useless nets, 332/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 363/0 useful/useless nets, 321/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 362/0 useful/useless nets, 320/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 109 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 106 LUT to BLE ...
SYN-4008 : Packed 106 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |186   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (101 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 139 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1110, tnet num: 305, tinst num: 149, tnode num: 1500, tedge num: 1802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 390 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036270s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85326.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4863): len = 60146.8, overlap = 0
PHY-3002 : Step(4864): len = 46213.7, overlap = 0
PHY-3002 : Step(4865): len = 37441.5, overlap = 0
PHY-3002 : Step(4866): len = 32988.9, overlap = 0
PHY-3002 : Step(4867): len = 28795.2, overlap = 0
PHY-3002 : Step(4868): len = 26092, overlap = 0
PHY-3002 : Step(4869): len = 22552, overlap = 0
PHY-3002 : Step(4870): len = 17697.5, overlap = 0
PHY-3002 : Step(4871): len = 15440.6, overlap = 0
PHY-3002 : Step(4872): len = 13643.6, overlap = 0
PHY-3002 : Step(4873): len = 10781.6, overlap = 0
PHY-3002 : Step(4874): len = 9509.6, overlap = 0
PHY-3002 : Step(4875): len = 8432.4, overlap = 0
PHY-3002 : Step(4876): len = 7113, overlap = 0
PHY-3002 : Step(4877): len = 6322.6, overlap = 0
PHY-3002 : Step(4878): len = 5662.2, overlap = 0
PHY-3002 : Step(4879): len = 5430.9, overlap = 1.75
PHY-3002 : Step(4880): len = 5431.9, overlap = 1
PHY-3002 : Step(4881): len = 5282.6, overlap = 1.5
PHY-3002 : Step(4882): len = 5282.6, overlap = 1.5
PHY-3002 : Step(4883): len = 5159.6, overlap = 1.5
PHY-3002 : Step(4884): len = 5122.8, overlap = 1.5
PHY-3002 : Step(4885): len = 5122.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (335.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4886): len = 5032.2, overlap = 6.5
PHY-3002 : Step(4887): len = 5020.4, overlap = 6.75
PHY-3002 : Step(4888): len = 4987.9, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22742e-05
PHY-3002 : Step(4889): len = 4918.2, overlap = 12.5
PHY-3002 : Step(4890): len = 4935.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.22672e-05
PHY-3002 : Step(4891): len = 4967.3, overlap = 10.5
PHY-3002 : Step(4892): len = 5042.7, overlap = 9.5
PHY-3002 : Step(4893): len = 5116.1, overlap = 7
PHY-3002 : Step(4894): len = 5247.5, overlap = 5.25
PHY-3002 : Step(4895): len = 5265.5, overlap = 5
PHY-3002 : Step(4896): len = 5278.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124534
PHY-3002 : Step(4897): len = 5263.8, overlap = 5.5
PHY-3002 : Step(4898): len = 5285.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032114s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (194.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00776311
PHY-3002 : Step(4899): len = 7217.1, overlap = 3
PHY-3002 : Step(4900): len = 6576.7, overlap = 4
PHY-3002 : Step(4901): len = 6163, overlap = 4.5
PHY-3002 : Step(4902): len = 6100.7, overlap = 4.75
PHY-3002 : Step(4903): len = 6021.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0155262
PHY-3002 : Step(4904): len = 5974.6, overlap = 4.5
PHY-3002 : Step(4905): len = 5942.3, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0186758
PHY-3002 : Step(4906): len = 5944.8, overlap = 4.75
PHY-3002 : Step(4907): len = 5885.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007696s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.0%)

PHY-3001 : Legalized: Len = 7371.2, Over = 0
PHY-3001 : Final: Len = 7371.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019217s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (162.6%)

RUN-1003 : finish command "place" in  1.130913s wall, 1.453125s user + 0.609375s system = 2.062500s CPU (182.4%)

RUN-1004 : used memory is 754 MB, reserved memory is 1212 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 109 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 80
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019745s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.1%)

PHY-1001 : End global routing;  0.106612s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027996s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (223.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.331135s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (146.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32736
PHY-1001 : End DR Iter 1; 0.008117s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.759814s wall, 1.906250s user + 0.234375s system = 2.140625s CPU (121.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.989548s wall, 2.140625s user + 0.265625s system = 2.406250s CPU (120.9%)

RUN-1004 : used memory is 761 MB, reserved memory is 1220 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 151
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2488
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 6542 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.862155s wall, 4.453125s user + 0.187500s system = 4.640625s CPU (249.2%)

RUN-1004 : used memory is 762 MB, reserved memory is 1220 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.027732s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (104.8%)

RUN-1004 : used memory is 795 MB, reserved memory is 1254 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.598535s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 803 MB, reserved memory is 1262 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.177470s wall, 2.562500s user + 0.125000s system = 2.687500s CPU (29.3%)

RUN-1004 : used memory is 761 MB, reserved memory is 1220 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 897/1681 useful/useless nets, 855/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 374/165 useful/useless nets, 332/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 363/0 useful/useless nets, 321/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 362/0 useful/useless nets, 320/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 109 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 106 LUT to BLE ...
SYN-4008 : Packed 106 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |186   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (101 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 139 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1110, tnet num: 305, tinst num: 149, tnode num: 1500, tedge num: 1802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 390 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037769s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85326.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4908): len = 60146.8, overlap = 0
PHY-3002 : Step(4909): len = 46213.7, overlap = 0
PHY-3002 : Step(4910): len = 37441.5, overlap = 0
PHY-3002 : Step(4911): len = 32988.9, overlap = 0
PHY-3002 : Step(4912): len = 28795.2, overlap = 0
PHY-3002 : Step(4913): len = 26092, overlap = 0
PHY-3002 : Step(4914): len = 22552, overlap = 0
PHY-3002 : Step(4915): len = 17697.5, overlap = 0
PHY-3002 : Step(4916): len = 15440.6, overlap = 0
PHY-3002 : Step(4917): len = 13643.6, overlap = 0
PHY-3002 : Step(4918): len = 10781.6, overlap = 0
PHY-3002 : Step(4919): len = 9509.6, overlap = 0
PHY-3002 : Step(4920): len = 8432.4, overlap = 0
PHY-3002 : Step(4921): len = 7113, overlap = 0
PHY-3002 : Step(4922): len = 6322.6, overlap = 0
PHY-3002 : Step(4923): len = 5662.2, overlap = 0
PHY-3002 : Step(4924): len = 5430.9, overlap = 1.75
PHY-3002 : Step(4925): len = 5431.9, overlap = 1
PHY-3002 : Step(4926): len = 5282.6, overlap = 1.5
PHY-3002 : Step(4927): len = 5282.6, overlap = 1.5
PHY-3002 : Step(4928): len = 5159.6, overlap = 1.5
PHY-3002 : Step(4929): len = 5122.8, overlap = 1.5
PHY-3002 : Step(4930): len = 5122.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4931): len = 5032.2, overlap = 6.5
PHY-3002 : Step(4932): len = 5020.4, overlap = 6.75
PHY-3002 : Step(4933): len = 4987.9, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22742e-05
PHY-3002 : Step(4934): len = 4918.2, overlap = 12.5
PHY-3002 : Step(4935): len = 4935.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.22672e-05
PHY-3002 : Step(4936): len = 4967.3, overlap = 10.5
PHY-3002 : Step(4937): len = 5042.7, overlap = 9.5
PHY-3002 : Step(4938): len = 5116.1, overlap = 7
PHY-3002 : Step(4939): len = 5247.5, overlap = 5.25
PHY-3002 : Step(4940): len = 5265.5, overlap = 5
PHY-3002 : Step(4941): len = 5278.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124534
PHY-3002 : Step(4942): len = 5263.8, overlap = 5.5
PHY-3002 : Step(4943): len = 5285.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030361s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00776311
PHY-3002 : Step(4944): len = 7217.1, overlap = 3
PHY-3002 : Step(4945): len = 6576.7, overlap = 4
PHY-3002 : Step(4946): len = 6163, overlap = 4.5
PHY-3002 : Step(4947): len = 6100.7, overlap = 4.75
PHY-3002 : Step(4948): len = 6021.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0155262
PHY-3002 : Step(4949): len = 5974.6, overlap = 4.5
PHY-3002 : Step(4950): len = 5942.3, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0186758
PHY-3002 : Step(4951): len = 5944.8, overlap = 4.75
PHY-3002 : Step(4952): len = 5885.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007635s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7371.2, Over = 0
PHY-3001 : Final: Len = 7371.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022667s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.9%)

RUN-1003 : finish command "place" in  1.181164s wall, 1.828125s user + 0.531250s system = 2.359375s CPU (199.8%)

RUN-1004 : used memory is 742 MB, reserved memory is 1220 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 109 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 82
PHY-1001 : Pin misalignment score is improved from 82 to 82
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017739s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (352.3%)

PHY-1001 : End global routing;  0.116885s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (200.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026794s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.364278s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (154.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008930s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 32760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32760
PHY-1001 : End DR Iter 2; 0.010885s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.820172s wall, 1.859375s user + 0.203125s system = 2.062500s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.062595s wall, 2.171875s user + 0.265625s system = 2.437500s CPU (118.2%)

RUN-1004 : used memory is 755 MB, reserved memory is 1233 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 151
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2487
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 6542 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.863309s wall, 4.296875s user + 0.187500s system = 4.484375s CPU (240.7%)

RUN-1004 : used memory is 755 MB, reserved memory is 1233 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.912797s wall, 1.875000s user + 0.109375s system = 1.984375s CPU (103.7%)

RUN-1004 : used memory is 789 MB, reserved memory is 1267 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.664227s wall, 0.359375s user + 0.078125s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 797 MB, reserved memory is 1275 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.124998s wall, 2.375000s user + 0.218750s system = 2.593750s CPU (28.4%)

RUN-1004 : used memory is 755 MB, reserved memory is 1233 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 897/1681 useful/useless nets, 855/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 374/165 useful/useless nets, 332/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 363/0 useful/useless nets, 321/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 362/0 useful/useless nets, 320/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 109 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 106 LUT to BLE ...
SYN-4008 : Packed 106 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |186   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (101 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 139 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1110, tnet num: 305, tinst num: 149, tnode num: 1500, tedge num: 1802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 390 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033530s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85326.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4953): len = 60146.8, overlap = 0
PHY-3002 : Step(4954): len = 46213.7, overlap = 0
PHY-3002 : Step(4955): len = 37441.5, overlap = 0
PHY-3002 : Step(4956): len = 32988.9, overlap = 0
PHY-3002 : Step(4957): len = 28795.2, overlap = 0
PHY-3002 : Step(4958): len = 26092, overlap = 0
PHY-3002 : Step(4959): len = 22552, overlap = 0
PHY-3002 : Step(4960): len = 17697.5, overlap = 0
PHY-3002 : Step(4961): len = 15440.6, overlap = 0
PHY-3002 : Step(4962): len = 13643.6, overlap = 0
PHY-3002 : Step(4963): len = 10781.6, overlap = 0
PHY-3002 : Step(4964): len = 9509.6, overlap = 0
PHY-3002 : Step(4965): len = 8432.4, overlap = 0
PHY-3002 : Step(4966): len = 7113, overlap = 0
PHY-3002 : Step(4967): len = 6322.6, overlap = 0
PHY-3002 : Step(4968): len = 5662.2, overlap = 0
PHY-3002 : Step(4969): len = 5430.9, overlap = 1.75
PHY-3002 : Step(4970): len = 5431.9, overlap = 1
PHY-3002 : Step(4971): len = 5282.6, overlap = 1.5
PHY-3002 : Step(4972): len = 5282.6, overlap = 1.5
PHY-3002 : Step(4973): len = 5159.6, overlap = 1.5
PHY-3002 : Step(4974): len = 5122.8, overlap = 1.5
PHY-3002 : Step(4975): len = 5122.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004969s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (628.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4976): len = 5032.2, overlap = 6.5
PHY-3002 : Step(4977): len = 5020.4, overlap = 6.75
PHY-3002 : Step(4978): len = 4987.9, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22742e-05
PHY-3002 : Step(4979): len = 4918.2, overlap = 12.5
PHY-3002 : Step(4980): len = 4935.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.22672e-05
PHY-3002 : Step(4981): len = 4967.3, overlap = 10.5
PHY-3002 : Step(4982): len = 5042.7, overlap = 9.5
PHY-3002 : Step(4983): len = 5116.1, overlap = 7
PHY-3002 : Step(4984): len = 5247.5, overlap = 5.25
PHY-3002 : Step(4985): len = 5265.5, overlap = 5
PHY-3002 : Step(4986): len = 5278.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124534
PHY-3002 : Step(4987): len = 5263.8, overlap = 5.5
PHY-3002 : Step(4988): len = 5285.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030940s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (202.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00776311
PHY-3002 : Step(4989): len = 7217.1, overlap = 3
PHY-3002 : Step(4990): len = 6576.7, overlap = 4
PHY-3002 : Step(4991): len = 6163, overlap = 4.5
PHY-3002 : Step(4992): len = 6100.7, overlap = 4.75
PHY-3002 : Step(4993): len = 6021.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0155262
PHY-3002 : Step(4994): len = 5974.6, overlap = 4.5
PHY-3002 : Step(4995): len = 5942.3, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0186758
PHY-3002 : Step(4996): len = 5944.8, overlap = 4.75
PHY-3002 : Step(4997): len = 5885.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007426s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7371.2, Over = 0
PHY-3001 : Final: Len = 7371.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019389s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (402.9%)

RUN-1003 : finish command "place" in  1.121672s wall, 1.875000s user + 0.406250s system = 2.281250s CPU (203.4%)

RUN-1004 : used memory is 755 MB, reserved memory is 1233 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 109 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 80
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017779s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (263.7%)

PHY-1001 : End global routing;  0.108607s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (129.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023989s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.319867s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (156.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32736
PHY-1001 : End DR Iter 1; 0.007840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.706161s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (113.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.939655s wall, 2.000000s user + 0.203125s system = 2.203125s CPU (113.6%)

RUN-1004 : used memory is 771 MB, reserved memory is 1251 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 151
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2488
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 6542 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.859185s wall, 4.265625s user + 0.171875s system = 4.437500s CPU (238.7%)

RUN-1004 : used memory is 772 MB, reserved memory is 1251 MB, peak memory is 1005 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 889/1681 useful/useless nets, 847/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 569 instances.
SYN-1015 : Optimize round 1, 4329 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 362/165 useful/useless nets, 320/396 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 421 better
SYN-1014 : Optimize round 3
SYN-1032 : 351/0 useful/useless nets, 309/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 350/0 useful/useless nets, 308/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          219
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |45     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 362/0 useful/useless nets, 321/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 498/0 useful/useless nets, 457/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 472/0 useful/useless nets, 431/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 576/0 useful/useless nets, 535/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 101 (3.30), #lev = 3 (2.04)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 104 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 418/0 useful/useless nets, 377/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 101 LUT to BLE ...
SYN-4008 : Packed 101 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 114 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (114 nodes)...
SYN-4004 : #1: Packed 22 SEQ (320 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 92 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  181   out of  19600    0.92%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            92   out of    273   33.70%
  #lut&reg             79   out of    273   28.94%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |181   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (103 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 309 nets
RUN-1001 : 203 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 150 instances, 140 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1097, tnet num: 307, tinst num: 150, tnode num: 1492, tedge num: 1768.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 206 clock pins, and constraint 395 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033424s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (140.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 87668.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4998): len = 71433.6, overlap = 0
PHY-3002 : Step(4999): len = 60525.2, overlap = 0
PHY-3002 : Step(5000): len = 53009.2, overlap = 0
PHY-3002 : Step(5001): len = 48124.6, overlap = 0
PHY-3002 : Step(5002): len = 43541.6, overlap = 0
PHY-3002 : Step(5003): len = 40254.2, overlap = 0
PHY-3002 : Step(5004): len = 36543.5, overlap = 0
PHY-3002 : Step(5005): len = 33648.5, overlap = 0
PHY-3002 : Step(5006): len = 30193.4, overlap = 0
PHY-3002 : Step(5007): len = 27807.1, overlap = 0
PHY-3002 : Step(5008): len = 25592.5, overlap = 0
PHY-3002 : Step(5009): len = 23464.3, overlap = 0
PHY-3002 : Step(5010): len = 21532, overlap = 0
PHY-3002 : Step(5011): len = 19507, overlap = 0
PHY-3002 : Step(5012): len = 16808.3, overlap = 0
PHY-3002 : Step(5013): len = 15161.4, overlap = 0
PHY-3002 : Step(5014): len = 14000.9, overlap = 0
PHY-3002 : Step(5015): len = 12082.9, overlap = 0
PHY-3002 : Step(5016): len = 10965.1, overlap = 0
PHY-3002 : Step(5017): len = 10217.3, overlap = 0
PHY-3002 : Step(5018): len = 7566.7, overlap = 0
PHY-3002 : Step(5019): len = 7025.7, overlap = 0
PHY-3002 : Step(5020): len = 6579.5, overlap = 0
PHY-3002 : Step(5021): len = 6015.6, overlap = 0
PHY-3002 : Step(5022): len = 5628.5, overlap = 0
PHY-3002 : Step(5023): len = 5176.4, overlap = 0
PHY-3002 : Step(5024): len = 5147.7, overlap = 0
PHY-3002 : Step(5025): len = 4787.8, overlap = 0
PHY-3002 : Step(5026): len = 4576.8, overlap = 0
PHY-3002 : Step(5027): len = 4334.9, overlap = 0
PHY-3002 : Step(5028): len = 4240.2, overlap = 0
PHY-3002 : Step(5029): len = 4205.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000204316
PHY-3002 : Step(5030): len = 4146, overlap = 3.5
PHY-3002 : Step(5031): len = 4146, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000408633
PHY-3002 : Step(5032): len = 4133.4, overlap = 3.25
PHY-3002 : Step(5033): len = 4133.4, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000817265
PHY-3002 : Step(5034): len = 4130.4, overlap = 3.25
PHY-3002 : Step(5035): len = 4143, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13334e-05
PHY-3002 : Step(5036): len = 4138.2, overlap = 13.5
PHY-3002 : Step(5037): len = 4138.2, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02094e-05
PHY-3002 : Step(5038): len = 4160, overlap = 13.5
PHY-3002 : Step(5039): len = 4189.5, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.40026e-05
PHY-3002 : Step(5040): len = 4208.8, overlap = 13.5
PHY-3002 : Step(5041): len = 4337.1, overlap = 12.5
PHY-3002 : Step(5042): len = 5039.6, overlap = 9.5
PHY-3002 : Step(5043): len = 4997.2, overlap = 10
PHY-3002 : Step(5044): len = 5015, overlap = 10
PHY-3002 : Step(5045): len = 4996.2, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.80051e-05
PHY-3002 : Step(5046): len = 5096.7, overlap = 9.75
PHY-3002 : Step(5047): len = 5238.9, overlap = 9.5
PHY-3002 : Step(5048): len = 5268.6, overlap = 8.25
PHY-3002 : Step(5049): len = 5331.6, overlap = 8
PHY-3002 : Step(5050): len = 5365.3, overlap = 8.25
PHY-3002 : Step(5051): len = 5376.9, overlap = 8.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013601
PHY-3002 : Step(5052): len = 5461.4, overlap = 8
PHY-3002 : Step(5053): len = 5531.8, overlap = 7.75
PHY-3002 : Step(5054): len = 5600.6, overlap = 7.5
PHY-3002 : Step(5055): len = 5625.6, overlap = 7.75
PHY-3002 : Step(5056): len = 5655.3, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023740s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (131.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00811332
PHY-3002 : Step(5057): len = 7893.2, overlap = 2.25
PHY-3002 : Step(5058): len = 7235.1, overlap = 4
PHY-3002 : Step(5059): len = 6743, overlap = 5
PHY-3002 : Step(5060): len = 6638.1, overlap = 5
PHY-3002 : Step(5061): len = 6561.5, overlap = 5.5
PHY-3002 : Step(5062): len = 6395.9, overlap = 6.25
PHY-3002 : Step(5063): len = 6159.1, overlap = 6.75
PHY-3002 : Step(5064): len = 6075.4, overlap = 6.75
PHY-3002 : Step(5065): len = 6050.2, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0160286
PHY-3002 : Step(5066): len = 6043.6, overlap = 6.75
PHY-3002 : Step(5067): len = 6010.9, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008854s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (352.9%)

PHY-3001 : Legalized: Len = 7847.6, Over = 0
PHY-3001 : Final: Len = 7847.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11464, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 11496, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 11512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026817s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (174.8%)

RUN-1003 : finish command "place" in  1.755198s wall, 2.625000s user + 0.875000s system = 3.500000s CPU (199.4%)

RUN-1004 : used memory is 772 MB, reserved memory is 1251 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 97 to 76
PHY-1001 : Pin misalignment score is improved from 76 to 75
PHY-1001 : Pin misalignment score is improved from 75 to 75
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 309 nets
RUN-1001 : 203 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11464, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 11496, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 11512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023846s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (196.6%)

PHY-1001 : End global routing;  0.128584s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029427s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.319142s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (137.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33024
PHY-1001 : End DR Iter 1; 0.008759s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.772075s wall, 1.718750s user + 0.234375s system = 1.953125s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.029043s wall, 2.031250s user + 0.250000s system = 2.281250s CPU (112.4%)

RUN-1004 : used memory is 772 MB, reserved memory is 1251 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  181   out of  19600    0.92%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            92   out of    273   33.70%
  #lut&reg             79   out of    273   28.94%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 152
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 309, pip num: 2489
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 431 valid insts, and 6514 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.882407s wall, 4.437500s user + 0.140625s system = 4.578125s CPU (243.2%)

RUN-1004 : used memory is 772 MB, reserved memory is 1251 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.095420s wall, 2.093750s user + 0.062500s system = 2.156250s CPU (102.9%)

RUN-1004 : used memory is 805 MB, reserved memory is 1284 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.646788s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 813 MB, reserved memory is 1293 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.283410s wall, 2.546875s user + 0.171875s system = 2.718750s CPU (29.3%)

RUN-1004 : used memory is 771 MB, reserved memory is 1251 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 897/1681 useful/useless nets, 855/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 374/165 useful/useless nets, 332/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 363/0 useful/useless nets, 321/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 362/0 useful/useless nets, 320/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 109 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 106 LUT to BLE ...
SYN-4008 : Packed 106 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |186   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (101 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 139 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1110, tnet num: 305, tinst num: 149, tnode num: 1500, tedge num: 1802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 390 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038770s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85326.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5068): len = 60146.8, overlap = 0
PHY-3002 : Step(5069): len = 46213.7, overlap = 0
PHY-3002 : Step(5070): len = 37441.5, overlap = 0
PHY-3002 : Step(5071): len = 32988.9, overlap = 0
PHY-3002 : Step(5072): len = 28795.2, overlap = 0
PHY-3002 : Step(5073): len = 26092, overlap = 0
PHY-3002 : Step(5074): len = 22552, overlap = 0
PHY-3002 : Step(5075): len = 17697.5, overlap = 0
PHY-3002 : Step(5076): len = 15440.6, overlap = 0
PHY-3002 : Step(5077): len = 13643.6, overlap = 0
PHY-3002 : Step(5078): len = 10781.6, overlap = 0
PHY-3002 : Step(5079): len = 9509.6, overlap = 0
PHY-3002 : Step(5080): len = 8432.4, overlap = 0
PHY-3002 : Step(5081): len = 7113, overlap = 0
PHY-3002 : Step(5082): len = 6322.6, overlap = 0
PHY-3002 : Step(5083): len = 5662.2, overlap = 0
PHY-3002 : Step(5084): len = 5430.9, overlap = 1.75
PHY-3002 : Step(5085): len = 5431.9, overlap = 1
PHY-3002 : Step(5086): len = 5282.6, overlap = 1.5
PHY-3002 : Step(5087): len = 5282.6, overlap = 1.5
PHY-3002 : Step(5088): len = 5159.6, overlap = 1.5
PHY-3002 : Step(5089): len = 5122.8, overlap = 1.5
PHY-3002 : Step(5090): len = 5122.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5091): len = 5032.2, overlap = 6.5
PHY-3002 : Step(5092): len = 5020.4, overlap = 6.75
PHY-3002 : Step(5093): len = 4987.9, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22742e-05
PHY-3002 : Step(5094): len = 4918.2, overlap = 12.5
PHY-3002 : Step(5095): len = 4935.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.22672e-05
PHY-3002 : Step(5096): len = 4967.3, overlap = 10.5
PHY-3002 : Step(5097): len = 5042.7, overlap = 9.5
PHY-3002 : Step(5098): len = 5116.1, overlap = 7
PHY-3002 : Step(5099): len = 5247.5, overlap = 5.25
PHY-3002 : Step(5100): len = 5265.5, overlap = 5
PHY-3002 : Step(5101): len = 5278.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124534
PHY-3002 : Step(5102): len = 5263.8, overlap = 5.5
PHY-3002 : Step(5103): len = 5285.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066143s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (141.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00776311
PHY-3002 : Step(5104): len = 7217.1, overlap = 3
PHY-3002 : Step(5105): len = 6576.7, overlap = 4
PHY-3002 : Step(5106): len = 6163, overlap = 4.5
PHY-3002 : Step(5107): len = 6100.7, overlap = 4.75
PHY-3002 : Step(5108): len = 6021.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0155262
PHY-3002 : Step(5109): len = 5974.6, overlap = 4.5
PHY-3002 : Step(5110): len = 5942.3, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0186758
PHY-3002 : Step(5111): len = 5944.8, overlap = 4.75
PHY-3002 : Step(5112): len = 5885.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7371.2, Over = 0
PHY-3001 : Final: Len = 7371.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.1%)

RUN-1003 : finish command "place" in  1.431499s wall, 2.156250s user + 0.609375s system = 2.765625s CPU (193.2%)

RUN-1004 : used memory is 734 MB, reserved memory is 1251 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 109 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 80
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026430s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (118.2%)

PHY-1001 : End global routing;  0.160686s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (116.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.385678s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (129.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32736
PHY-1001 : End DR Iter 1; 0.010342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.078624s wall, 2.046875s user + 0.218750s system = 2.265625s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.382418s wall, 2.328125s user + 0.281250s system = 2.609375s CPU (109.5%)

RUN-1004 : used memory is 757 MB, reserved memory is 1274 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 151
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2486
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 6538 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.952411s wall, 4.484375s user + 0.109375s system = 4.593750s CPU (235.3%)

RUN-1004 : used memory is 757 MB, reserved memory is 1274 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.157460s wall, 2.203125s user + 0.140625s system = 2.343750s CPU (108.6%)

RUN-1004 : used memory is 791 MB, reserved memory is 1308 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.578608s wall, 0.203125s user + 0.125000s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 799 MB, reserved memory is 1316 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.296998s wall, 2.562500s user + 0.312500s system = 2.875000s CPU (30.9%)

RUN-1004 : used memory is 757 MB, reserved memory is 1274 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 897/1681 useful/useless nets, 855/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 565 instances.
SYN-1015 : Optimize round 1, 4325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 374/165 useful/useless nets, 332/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 363/0 useful/useless nets, 321/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 362/0 useful/useless nets, 320/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 510/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 484/0 useful/useless nets, 443/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 588/0 useful/useless nets, 547/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 106 (3.41), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 109 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 423/0 useful/useless nets, 382/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 106 LUT to BLE ...
SYN-4008 : Packed 106 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 193/245 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |273   |186   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (101 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 139 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1110, tnet num: 305, tinst num: 149, tnode num: 1500, tedge num: 1802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 390 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034032s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85326.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5113): len = 60146.8, overlap = 0
PHY-3002 : Step(5114): len = 46213.7, overlap = 0
PHY-3002 : Step(5115): len = 37441.5, overlap = 0
PHY-3002 : Step(5116): len = 32988.9, overlap = 0
PHY-3002 : Step(5117): len = 28795.2, overlap = 0
PHY-3002 : Step(5118): len = 26092, overlap = 0
PHY-3002 : Step(5119): len = 22552, overlap = 0
PHY-3002 : Step(5120): len = 17697.5, overlap = 0
PHY-3002 : Step(5121): len = 15440.6, overlap = 0
PHY-3002 : Step(5122): len = 13643.6, overlap = 0
PHY-3002 : Step(5123): len = 10781.6, overlap = 0
PHY-3002 : Step(5124): len = 9509.6, overlap = 0
PHY-3002 : Step(5125): len = 8432.4, overlap = 0
PHY-3002 : Step(5126): len = 7113, overlap = 0
PHY-3002 : Step(5127): len = 6322.6, overlap = 0
PHY-3002 : Step(5128): len = 5662.2, overlap = 0
PHY-3002 : Step(5129): len = 5430.9, overlap = 1.75
PHY-3002 : Step(5130): len = 5431.9, overlap = 1
PHY-3002 : Step(5131): len = 5282.6, overlap = 1.5
PHY-3002 : Step(5132): len = 5282.6, overlap = 1.5
PHY-3002 : Step(5133): len = 5159.6, overlap = 1.5
PHY-3002 : Step(5134): len = 5122.8, overlap = 1.5
PHY-3002 : Step(5135): len = 5122.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5136): len = 5032.2, overlap = 6.5
PHY-3002 : Step(5137): len = 5020.4, overlap = 6.75
PHY-3002 : Step(5138): len = 4987.9, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22742e-05
PHY-3002 : Step(5139): len = 4918.2, overlap = 12.5
PHY-3002 : Step(5140): len = 4935.7, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.22672e-05
PHY-3002 : Step(5141): len = 4967.3, overlap = 10.5
PHY-3002 : Step(5142): len = 5042.7, overlap = 9.5
PHY-3002 : Step(5143): len = 5116.1, overlap = 7
PHY-3002 : Step(5144): len = 5247.5, overlap = 5.25
PHY-3002 : Step(5145): len = 5265.5, overlap = 5
PHY-3002 : Step(5146): len = 5278.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124534
PHY-3002 : Step(5147): len = 5263.8, overlap = 5.5
PHY-3002 : Step(5148): len = 5285.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037282s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (251.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00776311
PHY-3002 : Step(5149): len = 7217.1, overlap = 3
PHY-3002 : Step(5150): len = 6576.7, overlap = 4
PHY-3002 : Step(5151): len = 6163, overlap = 4.5
PHY-3002 : Step(5152): len = 6100.7, overlap = 4.75
PHY-3002 : Step(5153): len = 6021.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0155262
PHY-3002 : Step(5154): len = 5974.6, overlap = 4.5
PHY-3002 : Step(5155): len = 5942.3, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0186758
PHY-3002 : Step(5156): len = 5944.8, overlap = 4.75
PHY-3002 : Step(5157): len = 5885.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009684s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (322.7%)

PHY-3001 : Legalized: Len = 7371.2, Over = 0
PHY-3001 : Final: Len = 7371.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.7%)

RUN-1003 : finish command "place" in  1.287186s wall, 1.921875s user + 0.703125s system = 2.625000s CPU (203.9%)

RUN-1004 : used memory is 757 MB, reserved memory is 1274 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 109 to 84
PHY-1001 : Pin misalignment score is improved from 84 to 80
PHY-1001 : Pin misalignment score is improved from 80 to 80
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 151 instances
RUN-1001 : 69 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 307 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.2%)

PHY-1001 : End global routing;  0.121339s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028361s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.353941s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (136.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32736
PHY-1001 : End DR Iter 1; 0.011838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.846071s wall, 1.828125s user + 0.203125s system = 2.031250s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.095731s wall, 2.078125s user + 0.218750s system = 2.296875s CPU (109.6%)

RUN-1004 : used memory is 766 MB, reserved memory is 1284 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  186   out of  19600    0.95%
#reg                  171   out of  19600    0.87%
#le                   273
  #lut only           102   out of    273   37.36%
  #reg only            87   out of    273   31.87%
  #lut&reg             84   out of    273   30.77%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 151
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 307, pip num: 2488
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 6542 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.866933s wall, 4.343750s user + 0.109375s system = 4.453125s CPU (238.5%)

RUN-1004 : used memory is 766 MB, reserved memory is 1284 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.037480s wall, 2.031250s user + 0.203125s system = 2.234375s CPU (109.7%)

RUN-1004 : used memory is 799 MB, reserved memory is 1317 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.603317s wall, 0.281250s user + 0.109375s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 807 MB, reserved memory is 1326 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.184500s wall, 2.468750s user + 0.312500s system = 2.781250s CPU (30.3%)

RUN-1004 : used memory is 765 MB, reserved memory is 1284 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 897/1681 useful/useless nets, 855/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 564 instances.
SYN-1015 : Optimize round 1, 4324 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 375/165 useful/useless nets, 333/388 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 408 better
SYN-1014 : Optimize round 3
SYN-1032 : 369/0 useful/useless nets, 327/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          222
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                181
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |181    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 381/0 useful/useless nets, 340/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 517/0 useful/useless nets, 476/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 491/0 useful/useless nets, 450/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 595/0 useful/useless nets, 554/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 112 (3.43), #lev = 3 (1.89)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 118 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 439/0 useful/useless nets, 398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 178 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 115 LUT to BLE ...
SYN-4008 : Packed 115 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 25 SEQ (287 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 31 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 203/255 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  195   out of  19600    0.99%
#reg                  178   out of  19600    0.91%
#le                   283
  #lut only           105   out of    283   37.10%
  #reg only            88   out of    283   31.10%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |283   |195   |178   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (108 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 155 instances, 145 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1182, tnet num: 321, tinst num: 155, tnode num: 1599, tedge num: 1914.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 216 clock pins, and constraint 417 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043025s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (145.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 89525.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5158): len = 69051.9, overlap = 0
PHY-3002 : Step(5159): len = 50992.5, overlap = 0
PHY-3002 : Step(5160): len = 42051.9, overlap = 0
PHY-3002 : Step(5161): len = 36436.4, overlap = 0
PHY-3002 : Step(5162): len = 32840, overlap = 0
PHY-3002 : Step(5163): len = 27661.2, overlap = 0
PHY-3002 : Step(5164): len = 23400.2, overlap = 0
PHY-3002 : Step(5165): len = 20139.9, overlap = 0
PHY-3002 : Step(5166): len = 17334.8, overlap = 0
PHY-3002 : Step(5167): len = 14390.6, overlap = 0
PHY-3002 : Step(5168): len = 12744.8, overlap = 0
PHY-3002 : Step(5169): len = 10830.7, overlap = 0
PHY-3002 : Step(5170): len = 8795, overlap = 0
PHY-3002 : Step(5171): len = 8131.2, overlap = 0
PHY-3002 : Step(5172): len = 7217.5, overlap = 0
PHY-3002 : Step(5173): len = 7007.6, overlap = 1.75
PHY-3002 : Step(5174): len = 6501.3, overlap = 1.5
PHY-3002 : Step(5175): len = 6319, overlap = 0.25
PHY-3002 : Step(5176): len = 5996.6, overlap = 0.5
PHY-3002 : Step(5177): len = 5820.1, overlap = 0.5
PHY-3002 : Step(5178): len = 5701.4, overlap = 0.5
PHY-3002 : Step(5179): len = 5440.7, overlap = 0.75
PHY-3002 : Step(5180): len = 5454.1, overlap = 0
PHY-3002 : Step(5181): len = 5338.1, overlap = 0.25
PHY-3002 : Step(5182): len = 5110.8, overlap = 0
PHY-3002 : Step(5183): len = 5070.1, overlap = 0
PHY-3002 : Step(5184): len = 5035.4, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004803s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100455
PHY-3002 : Step(5185): len = 4981, overlap = 6.25
PHY-3002 : Step(5186): len = 4983.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00020091
PHY-3002 : Step(5187): len = 4978.2, overlap = 6.25
PHY-3002 : Step(5188): len = 4978.2, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00040182
PHY-3002 : Step(5189): len = 4963.1, overlap = 6.25
PHY-3002 : Step(5190): len = 4981.4, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.40466e-06
PHY-3002 : Step(5191): len = 4983.8, overlap = 17
PHY-3002 : Step(5192): len = 5013.7, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.48093e-05
PHY-3002 : Step(5193): len = 5080.2, overlap = 17
PHY-3002 : Step(5194): len = 5232.5, overlap = 16.25
PHY-3002 : Step(5195): len = 5401.3, overlap = 14
PHY-3002 : Step(5196): len = 5470.4, overlap = 13
PHY-3002 : Step(5197): len = 5590.9, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.96186e-05
PHY-3002 : Step(5198): len = 5581.8, overlap = 12.5
PHY-3002 : Step(5199): len = 5609.7, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.92372e-05
PHY-3002 : Step(5200): len = 5775.7, overlap = 8.75
PHY-3002 : Step(5201): len = 5936.4, overlap = 8.5
PHY-3002 : Step(5202): len = 5981, overlap = 7.5
PHY-3002 : Step(5203): len = 6149.3, overlap = 8.25
PHY-3002 : Step(5204): len = 6234.9, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027422s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (170.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00349001
PHY-3002 : Step(5205): len = 8149.5, overlap = 1.75
PHY-3002 : Step(5206): len = 7425.4, overlap = 2.75
PHY-3002 : Step(5207): len = 6915.4, overlap = 4
PHY-3002 : Step(5208): len = 6731.6, overlap = 5.75
PHY-3002 : Step(5209): len = 6657.4, overlap = 5.75
PHY-3002 : Step(5210): len = 6603.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00601139
PHY-3002 : Step(5211): len = 6603, overlap = 6
PHY-3002 : Step(5212): len = 6585.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0120228
PHY-3002 : Step(5213): len = 6595.6, overlap = 6.5
PHY-3002 : Step(5214): len = 6595.6, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 8122.4, Over = 0
PHY-3001 : Final: Len = 8122.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 13160, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 13296, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019764s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (395.3%)

RUN-1003 : finish command "place" in  1.385932s wall, 2.109375s user + 0.578125s system = 2.687500s CPU (193.9%)

RUN-1004 : used memory is 766 MB, reserved memory is 1284 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 122 to 87
PHY-1001 : Pin misalignment score is improved from 87 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 86
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 13160, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 13296, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024498s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (191.3%)

PHY-1001 : End global routing;  0.113100s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031567s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 37456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.263692s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (130.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 37464
PHY-1001 : End DR Iter 1; 0.007841s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (398.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.676232s wall, 1.656250s user + 0.218750s system = 1.875000s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.916044s wall, 1.875000s user + 0.234375s system = 2.109375s CPU (110.1%)

RUN-1004 : used memory is 773 MB, reserved memory is 1291 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  195   out of  19600    0.99%
#reg                  178   out of  19600    0.91%
#le                   283
  #lut only           105   out of    283   37.10%
  #reg only            88   out of    283   31.10%
  #lut&reg             90   out of    283   31.80%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 323, pip num: 2732
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 474 valid insts, and 7105 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.948570s wall, 4.734375s user + 0.125000s system = 4.859375s CPU (249.4%)

RUN-1004 : used memory is 773 MB, reserved memory is 1291 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.091687s wall, 2.078125s user + 0.125000s system = 2.203125s CPU (105.3%)

RUN-1004 : used memory is 807 MB, reserved memory is 1325 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.619272s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 815 MB, reserved memory is 1334 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.279042s wall, 2.515625s user + 0.171875s system = 2.687500s CPU (29.0%)

RUN-1004 : used memory is 773 MB, reserved memory is 1292 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 961/1681 useful/useless nets, 911/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 48 onehot mux instances.
SYN-1020 : Optimized 401 distributor mux.
SYN-1016 : Merged 597 instances.
SYN-1015 : Optimize round 1, 4397 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 406/173 useful/useless nets, 356/412 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 437 better
SYN-1014 : Optimize round 3
SYN-1032 : 395/0 useful/useless nets, 345/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 394/0 useful/useless nets, 344/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          223
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                182
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             91

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |182    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 406/0 useful/useless nets, 357/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 542/0 useful/useless nets, 493/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 516/0 useful/useless nets, 467/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 636/0 useful/useless nets, 587/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.45), #lev = 3 (1.81)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 282 instances into 117 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 463/0 useful/useless nets, 414/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 201/259 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  206   out of  19600    1.05%
#reg                  179   out of  19600    0.91%
#le                   293
  #lut only           114   out of    293   38.91%
  #reg only            87   out of    293   29.69%
  #lut&reg             92   out of    293   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |293   |206   |179   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (105 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 161 instances
RUN-1001 : 75 mslices, 74 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 329 nets
RUN-1001 : 216 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 159 instances, 149 slices, 8 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1194, tnet num: 327, tinst num: 159, tnode num: 1600, tedge num: 1962.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 210 clock pins, and constraint 406 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038889s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (200.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95776.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5215): len = 66708.6, overlap = 0
PHY-3002 : Step(5216): len = 48526.2, overlap = 0
PHY-3002 : Step(5217): len = 38149.9, overlap = 0
PHY-3002 : Step(5218): len = 32409, overlap = 0
PHY-3002 : Step(5219): len = 28627.4, overlap = 0
PHY-3002 : Step(5220): len = 24863.1, overlap = 0
PHY-3002 : Step(5221): len = 20286, overlap = 0
PHY-3002 : Step(5222): len = 18308.9, overlap = 0
PHY-3002 : Step(5223): len = 16586.3, overlap = 0
PHY-3002 : Step(5224): len = 14013.1, overlap = 0
PHY-3002 : Step(5225): len = 12389.3, overlap = 0
PHY-3002 : Step(5226): len = 10883.7, overlap = 0
PHY-3002 : Step(5227): len = 9485, overlap = 0
PHY-3002 : Step(5228): len = 8354, overlap = 0
PHY-3002 : Step(5229): len = 7452.7, overlap = 0
PHY-3002 : Step(5230): len = 6926.2, overlap = 0.5
PHY-3002 : Step(5231): len = 6384.3, overlap = 0.25
PHY-3002 : Step(5232): len = 6370.6, overlap = 1.5
PHY-3002 : Step(5233): len = 6117, overlap = 2
PHY-3002 : Step(5234): len = 6011.8, overlap = 2.75
PHY-3002 : Step(5235): len = 5735.4, overlap = 3.25
PHY-3002 : Step(5236): len = 5651, overlap = 3.25
PHY-3002 : Step(5237): len = 5425.1, overlap = 3.25
PHY-3002 : Step(5238): len = 5425.1, overlap = 3.25
PHY-3002 : Step(5239): len = 5338.5, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5240): len = 5295.8, overlap = 8.5
PHY-3002 : Step(5241): len = 5294.1, overlap = 8.5
PHY-3002 : Step(5242): len = 5294.1, overlap = 8.5
PHY-3002 : Step(5243): len = 5250.7, overlap = 8.5
PHY-3002 : Step(5244): len = 5260, overlap = 8.5
PHY-3002 : Step(5245): len = 5260, overlap = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48866e-05
PHY-3002 : Step(5246): len = 5258.9, overlap = 11.5
PHY-3002 : Step(5247): len = 5258.9, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.96088e-05
PHY-3002 : Step(5248): len = 5388.4, overlap = 10.75
PHY-3002 : Step(5249): len = 5415, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.92176e-05
PHY-3002 : Step(5250): len = 5420, overlap = 10.75
PHY-3002 : Step(5251): len = 5652.6, overlap = 9.75
PHY-3002 : Step(5252): len = 5812.5, overlap = 5.25
PHY-3002 : Step(5253): len = 5744.9, overlap = 5.75
PHY-3002 : Step(5254): len = 5730.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033057s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (94.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00317574
PHY-3002 : Step(5255): len = 7826.2, overlap = 3
PHY-3002 : Step(5256): len = 6972.5, overlap = 5.5
PHY-3002 : Step(5257): len = 6517.4, overlap = 6.75
PHY-3002 : Step(5258): len = 6398.7, overlap = 7
PHY-3002 : Step(5259): len = 6271.4, overlap = 7.75
PHY-3002 : Step(5260): len = 6228, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00635148
PHY-3002 : Step(5261): len = 6194.7, overlap = 7.5
PHY-3002 : Step(5262): len = 6178.5, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00702996
PHY-3002 : Step(5263): len = 6178.9, overlap = 7.5
PHY-3002 : Step(5264): len = 6174.4, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 8019.6, Over = 0
PHY-3001 : Final: Len = 8019.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 11992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018639s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (167.7%)

RUN-1003 : finish command "place" in  1.367989s wall, 2.171875s user + 0.609375s system = 2.781250s CPU (203.3%)

RUN-1004 : used memory is 729 MB, reserved memory is 1292 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 93
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 161 instances
RUN-1001 : 75 mslices, 74 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 329 nets
RUN-1001 : 216 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 11992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-1001 : End global routing;  0.128677s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.032942s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 34592, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.352621s wall, 0.453125s user + 0.093750s system = 0.546875s CPU (155.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 34592, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 34592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34592
PHY-1001 : End DR Iter 2; 0.009335s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.918841s wall, 1.953125s user + 0.234375s system = 2.187500s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.182430s wall, 2.234375s user + 0.234375s system = 2.468750s CPU (113.1%)

RUN-1004 : used memory is 745 MB, reserved memory is 1308 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  206   out of  19600    1.05%
#reg                  179   out of  19600    0.91%
#le                   293
  #lut only           114   out of    293   38.91%
  #reg only            87   out of    293   29.69%
  #lut&reg             92   out of    293   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 161
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 329, pip num: 2647
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 442 valid insts, and 7086 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.800033s wall, 4.437500s user + 0.093750s system = 4.531250s CPU (251.7%)

RUN-1004 : used memory is 745 MB, reserved memory is 1308 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.182042s wall, 2.234375s user + 0.218750s system = 2.453125s CPU (112.4%)

RUN-1004 : used memory is 779 MB, reserved memory is 1342 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.578508s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 787 MB, reserved memory is 1350 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.302955s wall, 2.656250s user + 0.296875s system = 2.953125s CPU (31.7%)

RUN-1004 : used memory is 745 MB, reserved memory is 1308 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 961/1681 useful/useless nets, 911/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 48 onehot mux instances.
SYN-1020 : Optimized 401 distributor mux.
SYN-1016 : Merged 597 instances.
SYN-1015 : Optimize round 1, 4397 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 406/173 useful/useless nets, 356/412 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 437 better
SYN-1014 : Optimize round 3
SYN-1032 : 395/0 useful/useless nets, 345/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 394/0 useful/useless nets, 344/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          223
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                182
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             91

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |182    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 406/0 useful/useless nets, 357/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 542/0 useful/useless nets, 493/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 516/0 useful/useless nets, 467/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 636/0 useful/useless nets, 587/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.45), #lev = 3 (1.81)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 282 instances into 117 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 463/0 useful/useless nets, 414/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 114 LUT to BLE ...
SYN-4008 : Packed 114 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 201/259 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  206   out of  19600    1.05%
#reg                  179   out of  19600    0.91%
#le                   293
  #lut only           114   out of    293   38.91%
  #reg only            87   out of    293   29.69%
  #lut&reg             92   out of    293   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |293   |206   |179   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (105 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 161 instances
RUN-1001 : 75 mslices, 74 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 329 nets
RUN-1001 : 216 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 159 instances, 149 slices, 8 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1194, tnet num: 327, tinst num: 159, tnode num: 1600, tedge num: 1962.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 327 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 210 clock pins, and constraint 406 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036856s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (169.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95776.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5265): len = 66708.6, overlap = 0
PHY-3002 : Step(5266): len = 48526.2, overlap = 0
PHY-3002 : Step(5267): len = 38149.9, overlap = 0
PHY-3002 : Step(5268): len = 32409, overlap = 0
PHY-3002 : Step(5269): len = 28627.4, overlap = 0
PHY-3002 : Step(5270): len = 24863.1, overlap = 0
PHY-3002 : Step(5271): len = 20286, overlap = 0
PHY-3002 : Step(5272): len = 18308.9, overlap = 0
PHY-3002 : Step(5273): len = 16586.3, overlap = 0
PHY-3002 : Step(5274): len = 14013.1, overlap = 0
PHY-3002 : Step(5275): len = 12389.3, overlap = 0
PHY-3002 : Step(5276): len = 10883.7, overlap = 0
PHY-3002 : Step(5277): len = 9485, overlap = 0
PHY-3002 : Step(5278): len = 8354, overlap = 0
PHY-3002 : Step(5279): len = 7452.7, overlap = 0
PHY-3002 : Step(5280): len = 6926.2, overlap = 0.5
PHY-3002 : Step(5281): len = 6384.3, overlap = 0.25
PHY-3002 : Step(5282): len = 6370.6, overlap = 1.5
PHY-3002 : Step(5283): len = 6117, overlap = 2
PHY-3002 : Step(5284): len = 6011.8, overlap = 2.75
PHY-3002 : Step(5285): len = 5735.4, overlap = 3.25
PHY-3002 : Step(5286): len = 5651, overlap = 3.25
PHY-3002 : Step(5287): len = 5425.1, overlap = 3.25
PHY-3002 : Step(5288): len = 5425.1, overlap = 3.25
PHY-3002 : Step(5289): len = 5338.5, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005773s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5290): len = 5295.8, overlap = 8.5
PHY-3002 : Step(5291): len = 5294.1, overlap = 8.5
PHY-3002 : Step(5292): len = 5294.1, overlap = 8.5
PHY-3002 : Step(5293): len = 5250.7, overlap = 8.5
PHY-3002 : Step(5294): len = 5260, overlap = 8.5
PHY-3002 : Step(5295): len = 5260, overlap = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48866e-05
PHY-3002 : Step(5296): len = 5258.9, overlap = 11.5
PHY-3002 : Step(5297): len = 5258.9, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.96088e-05
PHY-3002 : Step(5298): len = 5388.4, overlap = 10.75
PHY-3002 : Step(5299): len = 5415, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.92176e-05
PHY-3002 : Step(5300): len = 5420, overlap = 10.75
PHY-3002 : Step(5301): len = 5652.6, overlap = 9.75
PHY-3002 : Step(5302): len = 5812.5, overlap = 5.25
PHY-3002 : Step(5303): len = 5744.9, overlap = 5.75
PHY-3002 : Step(5304): len = 5730.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00317574
PHY-3002 : Step(5305): len = 7826.2, overlap = 3
PHY-3002 : Step(5306): len = 6972.5, overlap = 5.5
PHY-3002 : Step(5307): len = 6517.4, overlap = 6.75
PHY-3002 : Step(5308): len = 6398.7, overlap = 7
PHY-3002 : Step(5309): len = 6271.4, overlap = 7.75
PHY-3002 : Step(5310): len = 6228, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00635148
PHY-3002 : Step(5311): len = 6194.7, overlap = 7.5
PHY-3002 : Step(5312): len = 6178.5, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00702996
PHY-3002 : Step(5313): len = 6178.9, overlap = 7.5
PHY-3002 : Step(5314): len = 6174.4, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009305s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 8019.6, Over = 0
PHY-3001 : Final: Len = 8019.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 11992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017057s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (274.8%)

RUN-1003 : finish command "place" in  1.265299s wall, 2.109375s user + 0.656250s system = 2.765625s CPU (218.6%)

RUN-1004 : used memory is 648 MB, reserved memory is 1308 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 119 to 95
PHY-1001 : Pin misalignment score is improved from 95 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 93
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 161 instances
RUN-1001 : 75 mslices, 74 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 329 nets
RUN-1001 : 216 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 11992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020502s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (304.8%)

PHY-1001 : End global routing;  0.116070s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (121.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024787s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (189.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 34592, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.299044s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (146.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 34592, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007438s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 34592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34592
PHY-1001 : End DR Iter 2; 0.007528s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.781112s wall, 1.750000s user + 0.296875s system = 2.046875s CPU (114.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.033947s wall, 2.031250s user + 0.328125s system = 2.359375s CPU (116.0%)

RUN-1004 : used memory is 662 MB, reserved memory is 1319 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  206   out of  19600    1.05%
#reg                  179   out of  19600    0.91%
#le                   293
  #lut only           114   out of    293   38.91%
  #reg only            87   out of    293   29.69%
  #lut&reg             92   out of    293   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 161
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 329, pip num: 2648
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 442 valid insts, and 7088 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.699459s wall, 4.218750s user + 0.140625s system = 4.359375s CPU (256.5%)

RUN-1004 : used memory is 663 MB, reserved memory is 1319 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.905575s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (105.8%)

RUN-1004 : used memory is 697 MB, reserved memory is 1353 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.658230s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 705 MB, reserved memory is 1361 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.113489s wall, 2.390625s user + 0.156250s system = 2.546875s CPU (27.9%)

RUN-1004 : used memory is 663 MB, reserved memory is 1319 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 969/1681 useful/useless nets, 919/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 48 onehot mux instances.
SYN-1020 : Optimized 401 distributor mux.
SYN-1016 : Merged 618 instances.
SYN-1015 : Optimize round 1, 4418 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 394/173 useful/useless nets, 344/435 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 460 better
SYN-1014 : Optimize round 3
SYN-1032 : 383/0 useful/useless nets, 333/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 382/0 useful/useless nets, 332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          227
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                182
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             75

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |45     |182    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 394/0 useful/useless nets, 345/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 530/0 useful/useless nets, 481/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 504/0 useful/useless nets, 455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 624/0 useful/useless nets, 575/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 117 (3.12), #lev = 3 (1.86)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 270 instances into 120 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 466/0 useful/useless nets, 417/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 117 LUT to BLE ...
SYN-4008 : Packed 117 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 204/262 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  209   out of  19600    1.07%
#reg                  179   out of  19600    0.91%
#le                   296
  #lut only           117   out of    296   39.53%
  #reg only            87   out of    296   29.39%
  #lut&reg             92   out of    296   31.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |296   |209   |179   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (106 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 163 instances
RUN-1001 : 75 mslices, 76 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 332 nets
RUN-1001 : 217 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 161 instances, 151 slices, 8 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1172, tnet num: 330, tinst num: 161, tnode num: 1581, tedge num: 1911.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 212 clock pins, and constraint 409 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037899s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 94381.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.990755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5315): len = 70378.2, overlap = 0
PHY-3002 : Step(5316): len = 57651.4, overlap = 0
PHY-3002 : Step(5317): len = 51376.4, overlap = 0
PHY-3002 : Step(5318): len = 46138.2, overlap = 0
PHY-3002 : Step(5319): len = 41778.2, overlap = 0
PHY-3002 : Step(5320): len = 37795.7, overlap = 0
PHY-3002 : Step(5321): len = 34209.2, overlap = 0
PHY-3002 : Step(5322): len = 31427.1, overlap = 0
PHY-3002 : Step(5323): len = 29015.1, overlap = 0
PHY-3002 : Step(5324): len = 25032.2, overlap = 0
PHY-3002 : Step(5325): len = 22902.2, overlap = 0
PHY-3002 : Step(5326): len = 21262.8, overlap = 0
PHY-3002 : Step(5327): len = 18313.3, overlap = 0
PHY-3002 : Step(5328): len = 16809.4, overlap = 0
PHY-3002 : Step(5329): len = 15746.6, overlap = 0
PHY-3002 : Step(5330): len = 13114.3, overlap = 0
PHY-3002 : Step(5331): len = 11712.3, overlap = 0
PHY-3002 : Step(5332): len = 11014.7, overlap = 0
PHY-3002 : Step(5333): len = 10039, overlap = 0
PHY-3002 : Step(5334): len = 9205.4, overlap = 0
PHY-3002 : Step(5335): len = 8713.8, overlap = 0
PHY-3002 : Step(5336): len = 7817, overlap = 0
PHY-3002 : Step(5337): len = 7299.9, overlap = 0
PHY-3002 : Step(5338): len = 7096.6, overlap = 0.5
PHY-3002 : Step(5339): len = 6724.2, overlap = 2
PHY-3002 : Step(5340): len = 6641.5, overlap = 3.75
PHY-3002 : Step(5341): len = 6391.7, overlap = 4.75
PHY-3002 : Step(5342): len = 6014, overlap = 4.75
PHY-3002 : Step(5343): len = 5703.5, overlap = 4.75
PHY-3002 : Step(5344): len = 5678.5, overlap = 4.75
PHY-3002 : Step(5345): len = 5541.3, overlap = 5.25
PHY-3002 : Step(5346): len = 5450, overlap = 5.5
PHY-3002 : Step(5347): len = 5450, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004622s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5348): len = 5377.8, overlap = 10.5
PHY-3002 : Step(5349): len = 5369.1, overlap = 10.5
PHY-3002 : Step(5350): len = 5353.9, overlap = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39121e-05
PHY-3002 : Step(5351): len = 5325, overlap = 14.75
PHY-3002 : Step(5352): len = 5341.7, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.78241e-05
PHY-3002 : Step(5353): len = 5383.2, overlap = 13.75
PHY-3002 : Step(5354): len = 5573.7, overlap = 13.75
PHY-3002 : Step(5355): len = 5894, overlap = 9.5
PHY-3002 : Step(5356): len = 5857.3, overlap = 8.75
PHY-3002 : Step(5357): len = 5902.6, overlap = 8.5
PHY-3002 : Step(5358): len = 5932.2, overlap = 8
PHY-3002 : Step(5359): len = 5914.3, overlap = 7.75
PHY-3002 : Step(5360): len = 5937.2, overlap = 7.25
PHY-3002 : Step(5361): len = 5861.7, overlap = 8.5
PHY-3002 : Step(5362): len = 5813.1, overlap = 7.25
PHY-3002 : Step(5363): len = 5717.6, overlap = 7
PHY-3002 : Step(5364): len = 5664.7, overlap = 8
PHY-3002 : Step(5365): len = 5560.1, overlap = 7.5
PHY-3002 : Step(5366): len = 5524.4, overlap = 8.25
PHY-3002 : Step(5367): len = 5511.5, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.56483e-05
PHY-3002 : Step(5368): len = 5498.3, overlap = 8.75
PHY-3002 : Step(5369): len = 5498.4, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191297
PHY-3002 : Step(5370): len = 5561.7, overlap = 9
PHY-3002 : Step(5371): len = 5627.4, overlap = 8.5
PHY-3002 : Step(5372): len = 5646.5, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025660s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (182.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.990755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5373): len = 7737.2, overlap = 3.5
PHY-3002 : Step(5374): len = 7071.1, overlap = 3.75
PHY-3002 : Step(5375): len = 6516.4, overlap = 5
PHY-3002 : Step(5376): len = 6199.7, overlap = 5.5
PHY-3002 : Step(5377): len = 5900.5, overlap = 8.25
PHY-3002 : Step(5378): len = 5862.1, overlap = 10
PHY-3002 : Step(5379): len = 5751.7, overlap = 9.5
PHY-3002 : Step(5380): len = 5705.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.78193e-05
PHY-3002 : Step(5381): len = 5655.4, overlap = 10.25
PHY-3002 : Step(5382): len = 5646.9, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000175639
PHY-3002 : Step(5383): len = 5619.1, overlap = 10.25
PHY-3002 : Step(5384): len = 5638.7, overlap = 10.75
PHY-3002 : Step(5385): len = 5640.7, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.5%)

PHY-3001 : Legalized: Len = 7882.2, Over = 0
PHY-3001 : Final: Len = 7882.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11920, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023792s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (131.3%)

RUN-1003 : finish command "place" in  1.586732s wall, 2.734375s user + 0.859375s system = 3.593750s CPU (226.5%)

RUN-1004 : used memory is 630 MB, reserved memory is 1319 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 115 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 163 instances
RUN-1001 : 75 mslices, 76 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 332 nets
RUN-1001 : 217 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11920, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024159s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.4%)

PHY-1001 : End global routing;  0.117350s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (119.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 33864, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33864
PHY-1001 : End Routed; 0.266422s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (152.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.697420s wall, 1.703125s user + 0.203125s system = 1.906250s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.943204s wall, 1.968750s user + 0.234375s system = 2.203125s CPU (113.4%)

RUN-1004 : used memory is 644 MB, reserved memory is 1333 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  209   out of  19600    1.07%
#reg                  179   out of  19600    0.91%
#le                   296
  #lut only           117   out of    296   39.53%
  #reg only            87   out of    296   29.39%
  #lut&reg             92   out of    296   31.08%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 163
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 332, pip num: 2573
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 417 valid insts, and 6918 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.775637s wall, 4.218750s user + 0.093750s system = 4.312500s CPU (242.9%)

RUN-1004 : used memory is 644 MB, reserved memory is 1333 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.060871s wall, 2.046875s user + 0.093750s system = 2.140625s CPU (103.9%)

RUN-1004 : used memory is 678 MB, reserved memory is 1367 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.620248s wall, 0.343750s user + 0.218750s system = 0.562500s CPU (8.5%)

RUN-1004 : used memory is 686 MB, reserved memory is 1375 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.228304s wall, 2.562500s user + 0.343750s system = 2.906250s CPU (31.5%)

RUN-1004 : used memory is 644 MB, reserved memory is 1333 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 905/1681 useful/useless nets, 863/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 578 instances.
SYN-1015 : Optimize round 1, 4338 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 370/165 useful/useless nets, 328/403 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 428 better
SYN-1014 : Optimize round 3
SYN-1032 : 359/0 useful/useless nets, 317/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 358/0 useful/useless nets, 316/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          219
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                174
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             67

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |45     |174    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 370/0 useful/useless nets, 329/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 506/0 useful/useless nets, 465/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 480/0 useful/useless nets, 439/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 584/0 useful/useless nets, 543/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 108 (3.23), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 262 instances into 111 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 425/0 useful/useless nets, 384/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 171 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 108 LUT to BLE ...
SYN-4008 : Packed 108 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 195/247 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  188   out of  19600    0.96%
#reg                  171   out of  19600    0.87%
#le                   275
  #lut only           104   out of    275   37.82%
  #reg only            87   out of    275   31.64%
  #lut&reg             84   out of    275   30.55%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |275   |188   |171   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (101 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 309 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 150 instances, 140 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1100, tnet num: 307, tinst num: 150, tnode num: 1490, tedge num: 1778.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 390 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032648s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 86808.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5386): len = 61959.1, overlap = 0
PHY-3002 : Step(5387): len = 53080.8, overlap = 0
PHY-3002 : Step(5388): len = 47389.1, overlap = 0
PHY-3002 : Step(5389): len = 43382.3, overlap = 0
PHY-3002 : Step(5390): len = 39466.6, overlap = 0
PHY-3002 : Step(5391): len = 36454.1, overlap = 0
PHY-3002 : Step(5392): len = 33637.1, overlap = 0
PHY-3002 : Step(5393): len = 30551, overlap = 0
PHY-3002 : Step(5394): len = 27730.1, overlap = 0
PHY-3002 : Step(5395): len = 25382.5, overlap = 0
PHY-3002 : Step(5396): len = 23197.3, overlap = 0
PHY-3002 : Step(5397): len = 21079.7, overlap = 0
PHY-3002 : Step(5398): len = 19011.6, overlap = 0
PHY-3002 : Step(5399): len = 17068.9, overlap = 0
PHY-3002 : Step(5400): len = 15583.2, overlap = 0
PHY-3002 : Step(5401): len = 14031, overlap = 0
PHY-3002 : Step(5402): len = 12135, overlap = 0
PHY-3002 : Step(5403): len = 11102, overlap = 0
PHY-3002 : Step(5404): len = 10041.6, overlap = 0
PHY-3002 : Step(5405): len = 8098.9, overlap = 0
PHY-3002 : Step(5406): len = 7676.8, overlap = 0
PHY-3002 : Step(5407): len = 6972.2, overlap = 0
PHY-3002 : Step(5408): len = 5967.8, overlap = 0
PHY-3002 : Step(5409): len = 5696.1, overlap = 0.5
PHY-3002 : Step(5410): len = 5421.7, overlap = 0.75
PHY-3002 : Step(5411): len = 5268.2, overlap = 1
PHY-3002 : Step(5412): len = 5089.7, overlap = 1.25
PHY-3002 : Step(5413): len = 4959.8, overlap = 1.25
PHY-3002 : Step(5414): len = 4835.2, overlap = 1.25
PHY-3002 : Step(5415): len = 4819.6, overlap = 1.25
PHY-3002 : Step(5416): len = 4819.6, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004914s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (318.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5417): len = 4774.1, overlap = 7
PHY-3002 : Step(5418): len = 4778.7, overlap = 7
PHY-3002 : Step(5419): len = 4777.5, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.82067e-05
PHY-3002 : Step(5420): len = 4757.9, overlap = 13
PHY-3002 : Step(5421): len = 4772, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.29421e-05
PHY-3002 : Step(5422): len = 4812, overlap = 12.5
PHY-3002 : Step(5423): len = 4864.5, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14864e-05
PHY-3002 : Step(5424): len = 4878.8, overlap = 12.25
PHY-3002 : Step(5425): len = 5212.6, overlap = 9.5
PHY-3002 : Step(5426): len = 5207.3, overlap = 6.75
PHY-3002 : Step(5427): len = 5159.9, overlap = 6.5
PHY-3002 : Step(5428): len = 5147.2, overlap = 6.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000122973
PHY-3002 : Step(5429): len = 5148.7, overlap = 6.5
PHY-3002 : Step(5430): len = 5222.8, overlap = 6.5
PHY-3002 : Step(5431): len = 5334.2, overlap = 5.25
PHY-3002 : Step(5432): len = 5277.8, overlap = 5.25
PHY-3002 : Step(5433): len = 5271.9, overlap = 5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000245946
PHY-3002 : Step(5434): len = 5280.5, overlap = 4.75
PHY-3002 : Step(5435): len = 5301.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027814s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (224.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00656053
PHY-3002 : Step(5436): len = 7887.2, overlap = 0.5
PHY-3002 : Step(5437): len = 7082, overlap = 1.5
PHY-3002 : Step(5438): len = 6547.2, overlap = 3.5
PHY-3002 : Step(5439): len = 6249.6, overlap = 3.75
PHY-3002 : Step(5440): len = 6023.8, overlap = 4
PHY-3002 : Step(5441): len = 5954.1, overlap = 4.5
PHY-3002 : Step(5442): len = 5855.3, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0131211
PHY-3002 : Step(5443): len = 5860.9, overlap = 5.25
PHY-3002 : Step(5444): len = 5856.5, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0262421
PHY-3002 : Step(5445): len = 5846.8, overlap = 5.25
PHY-3002 : Step(5446): len = 5846.8, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007507s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.1%)

PHY-3001 : Legalized: Len = 7503.6, Over = 0
PHY-3001 : Final: Len = 7503.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11160, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 11168, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 11224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025386s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.7%)

RUN-1003 : finish command "place" in  1.411446s wall, 2.031250s user + 0.703125s system = 2.734375s CPU (193.7%)

RUN-1004 : used memory is 644 MB, reserved memory is 1333 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 106 to 77
PHY-1001 : Pin misalignment score is improved from 77 to 76
PHY-1001 : Pin misalignment score is improved from 76 to 76
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 152 instances
RUN-1001 : 70 mslices, 70 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 309 nets
RUN-1001 : 202 nets have 2 pins
RUN-1001 : 81 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11160, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 11168, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 11224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024882s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (125.6%)

PHY-1001 : End global routing;  0.113044s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (110.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.030346s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.316556s wall, 0.359375s user + 0.093750s system = 0.453125s CPU (143.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33608
PHY-1001 : End DR Iter 1; 0.007877s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.721766s wall, 1.640625s user + 0.250000s system = 1.890625s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.957459s wall, 1.859375s user + 0.281250s system = 2.140625s CPU (109.4%)

RUN-1004 : used memory is 651 MB, reserved memory is 1341 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  188   out of  19600    0.96%
#reg                  171   out of  19600    0.87%
#le                   275
  #lut only           104   out of    275   37.82%
  #reg only            87   out of    275   31.64%
  #lut&reg             84   out of    275   30.55%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 152
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 309, pip num: 2483
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 441 valid insts, and 6533 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.780833s wall, 4.296875s user + 0.109375s system = 4.406250s CPU (247.4%)

RUN-1004 : used memory is 651 MB, reserved memory is 1341 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.052468s wall, 2.015625s user + 0.140625s system = 2.156250s CPU (105.1%)

RUN-1004 : used memory is 689 MB, reserved memory is 1374 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.655218s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 697 MB, reserved memory is 1383 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.256280s wall, 2.453125s user + 0.203125s system = 2.656250s CPU (28.7%)

RUN-1004 : used memory is 655 MB, reserved memory is 1341 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 905/1681 useful/useless nets, 863/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 377 distributor mux.
SYN-1016 : Merged 577 instances.
SYN-1015 : Optimize round 1, 4337 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 371/165 useful/useless nets, 329/403 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 423 better
SYN-1014 : Optimize round 3
SYN-1032 : 365/0 useful/useless nets, 323/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          226
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                181
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              18
#MACRO_MUX             67

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |45     |181    |27     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 377/0 useful/useless nets, 336/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 513/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 487/0 useful/useless nets, 446/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 591/0 useful/useless nets, 550/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.26), #lev = 3 (1.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 262 instances into 120 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 441/0 useful/useless nets, 400/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 178 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 117 LUT to BLE ...
SYN-4008 : Packed 117 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 25 SEQ (287 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 205/257 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  197   out of  19600    1.01%
#reg                  178   out of  19600    0.91%
#le                   285
  #lut only           107   out of    285   37.54%
  #reg only            88   out of    285   30.88%
  #lut&reg             90   out of    285   31.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |285   |197   |178   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (108 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 158 instances
RUN-1001 : 73 mslices, 73 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 325 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 156 instances, 146 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1172, tnet num: 323, tinst num: 156, tnode num: 1589, tedge num: 1890.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 323 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 216 clock pins, and constraint 417 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038355s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (203.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 88859.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5447): len = 88867.8, overlap = 0
PHY-3002 : Step(5448): len = 88867.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007446s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 575754
PHY-3002 : Step(5449): len = 71513.1, overlap = 0
PHY-3002 : Step(5450): len = 59570.9, overlap = 0
PHY-3002 : Step(5451): len = 52696.8, overlap = 0
PHY-3002 : Step(5452): len = 48623.9, overlap = 0
PHY-3002 : Step(5453): len = 44233.1, overlap = 0
PHY-3002 : Step(5454): len = 39970.3, overlap = 0
PHY-3002 : Step(5455): len = 37041.6, overlap = 0
PHY-3002 : Step(5456): len = 33798.9, overlap = 0
PHY-3002 : Step(5457): len = 30576.4, overlap = 0
PHY-3002 : Step(5458): len = 28427.5, overlap = 0
PHY-3002 : Step(5459): len = 26211, overlap = 0
PHY-3002 : Step(5460): len = 23652.9, overlap = 0
PHY-3002 : Step(5461): len = 21565.2, overlap = 0
PHY-3002 : Step(5462): len = 19676.9, overlap = 0
PHY-3002 : Step(5463): len = 17724.3, overlap = 0
PHY-3002 : Step(5464): len = 15718.4, overlap = 0
PHY-3002 : Step(5465): len = 14137.6, overlap = 0
PHY-3002 : Step(5466): len = 12832.6, overlap = 0
PHY-3002 : Step(5467): len = 11294.5, overlap = 0
PHY-3002 : Step(5468): len = 10160.2, overlap = 0
PHY-3002 : Step(5469): len = 9281.8, overlap = 0
PHY-3002 : Step(5470): len = 7928.9, overlap = 0
PHY-3002 : Step(5471): len = 6957.4, overlap = 0
PHY-3002 : Step(5472): len = 6679.7, overlap = 0
PHY-3002 : Step(5473): len = 6062.4, overlap = 2.25
PHY-3002 : Step(5474): len = 6046.5, overlap = 2
PHY-3002 : Step(5475): len = 5876.1, overlap = 2.5
PHY-3002 : Step(5476): len = 5760.4, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.04893e-05
PHY-3002 : Step(5477): len = 5719.4, overlap = 10.5
PHY-3002 : Step(5478): len = 5730, overlap = 10.5
PHY-3002 : Step(5479): len = 5686.1, overlap = 10.5
PHY-3002 : Step(5480): len = 5748, overlap = 8.75
PHY-3002 : Step(5481): len = 5682.4, overlap = 9
PHY-3002 : Step(5482): len = 5677.4, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09787e-05
PHY-3002 : Step(5483): len = 5662.1, overlap = 8.5
PHY-3002 : Step(5484): len = 5698.1, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19573e-05
PHY-3002 : Step(5485): len = 5781.1, overlap = 7.75
PHY-3002 : Step(5486): len = 6016.1, overlap = 7.25
PHY-3002 : Step(5487): len = 6134.2, overlap = 6.25
PHY-3002 : Step(5488): len = 6149.9, overlap = 6
PHY-3002 : Step(5489): len = 6160.2, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032123s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228145
PHY-3002 : Step(5490): len = 8304.4, overlap = 0.75
PHY-3002 : Step(5491): len = 7648.1, overlap = 2.75
PHY-3002 : Step(5492): len = 7184.5, overlap = 3.75
PHY-3002 : Step(5493): len = 6953, overlap = 5.75
PHY-3002 : Step(5494): len = 6845.7, overlap = 6
PHY-3002 : Step(5495): len = 6791.6, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00274979
PHY-3002 : Step(5496): len = 6820.7, overlap = 6
PHY-3002 : Step(5497): len = 6817, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00549959
PHY-3002 : Step(5498): len = 6828.3, overlap = 6
PHY-3002 : Step(5499): len = 6822.8, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010074s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.1%)

PHY-3001 : Legalized: Len = 8454.8, Over = 0
PHY-3001 : Final: Len = 8454.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 13392, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 13432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016557s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.4%)

RUN-1003 : finish command "place" in  1.340900s wall, 2.093750s user + 0.562500s system = 2.656250s CPU (198.1%)

RUN-1004 : used memory is 629 MB, reserved memory is 1341 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 116 to 82
PHY-1001 : Pin misalignment score is improved from 82 to 82
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 158 instances
RUN-1001 : 73 mslices, 73 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 325 nets
RUN-1001 : 220 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 13392, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 13432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021186s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (73.8%)

PHY-1001 : End global routing;  0.122476s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (102.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024100s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 36888, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36888
PHY-1001 : End Routed; 0.312408s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (125.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.709262s wall, 1.703125s user + 0.203125s system = 1.906250s CPU (111.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.950770s wall, 1.937500s user + 0.218750s system = 2.156250s CPU (110.5%)

RUN-1004 : used memory is 642 MB, reserved memory is 1354 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  197   out of  19600    1.01%
#reg                  178   out of  19600    0.91%
#le                   285
  #lut only           107   out of    285   37.54%
  #reg only            88   out of    285   30.88%
  #lut&reg             90   out of    285   31.58%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 158
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 325, pip num: 2700
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 468 valid insts, and 7052 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.039244s wall, 4.812500s user + 0.078125s system = 4.890625s CPU (239.8%)

RUN-1004 : used memory is 642 MB, reserved memory is 1354 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.090343s wall, 2.015625s user + 0.093750s system = 2.109375s CPU (100.9%)

RUN-1004 : used memory is 676 MB, reserved memory is 1388 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.626180s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 684 MB, reserved memory is 1396 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.259801s wall, 2.390625s user + 0.187500s system = 2.578125s CPU (27.8%)

RUN-1004 : used memory is 642 MB, reserved memory is 1354 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 913/1681 useful/useless nets, 871/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 385 distributor mux.
SYN-1016 : Merged 575 instances.
SYN-1015 : Optimize round 1, 4343 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 377/165 useful/useless nets, 335/415 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 436 better
SYN-1014 : Optimize round 3
SYN-1032 : 361/5 useful/useless nets, 319/5 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1032 : 360/0 useful/useless nets, 318/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          222
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                178
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              17
#MACRO_MUX             67

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |44     |178    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 374/0 useful/useless nets, 333/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 509/0 useful/useless nets, 468/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 483/0 useful/useless nets, 442/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 587/0 useful/useless nets, 546/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 114 (3.26), #lev = 3 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 259 instances into 118 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 439/0 useful/useless nets, 398/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 177 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 56 adder to BLE ...
SYN-4008 : Packed 56 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 116 LUT to BLE ...
SYN-4008 : Packed 116 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 25 SEQ (287 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 32 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 204/256 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  196   out of  19600    1.00%
#reg                  177   out of  19600    0.90%
#le                   284
  #lut only           107   out of    284   37.68%
  #reg only            88   out of    284   30.99%
  #lut&reg             89   out of    284   31.34%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |284   |196   |177   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (105 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 219 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 155 instances, 145 slices, 8 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1163, tnet num: 321, tinst num: 155, tnode num: 1573, tedge num: 1875.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 210 clock pins, and constraint 410 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034794s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (179.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 87177.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5500): len = 68951.6, overlap = 0
PHY-3002 : Step(5501): len = 55522.7, overlap = 0
PHY-3002 : Step(5502): len = 48791.8, overlap = 0
PHY-3002 : Step(5503): len = 44374.5, overlap = 0
PHY-3002 : Step(5504): len = 40100, overlap = 0
PHY-3002 : Step(5505): len = 36583, overlap = 0
PHY-3002 : Step(5506): len = 33602.7, overlap = 0
PHY-3002 : Step(5507): len = 30983.3, overlap = 0
PHY-3002 : Step(5508): len = 28693.6, overlap = 0
PHY-3002 : Step(5509): len = 26229.4, overlap = 0
PHY-3002 : Step(5510): len = 23645.5, overlap = 0
PHY-3002 : Step(5511): len = 21466.4, overlap = 0
PHY-3002 : Step(5512): len = 19726.5, overlap = 0
PHY-3002 : Step(5513): len = 17211.2, overlap = 0
PHY-3002 : Step(5514): len = 15147.6, overlap = 0
PHY-3002 : Step(5515): len = 13879.3, overlap = 0
PHY-3002 : Step(5516): len = 12302, overlap = 0
PHY-3002 : Step(5517): len = 9986.2, overlap = 0
PHY-3002 : Step(5518): len = 9215.3, overlap = 0
PHY-3002 : Step(5519): len = 8103.9, overlap = 0
PHY-3002 : Step(5520): len = 6601.3, overlap = 0
PHY-3002 : Step(5521): len = 6181.4, overlap = 0.5
PHY-3002 : Step(5522): len = 5724.2, overlap = 1.5
PHY-3002 : Step(5523): len = 5486.5, overlap = 5.25
PHY-3002 : Step(5524): len = 5292.4, overlap = 5.75
PHY-3002 : Step(5525): len = 5238.1, overlap = 5.75
PHY-3002 : Step(5526): len = 5047.5, overlap = 6.5
PHY-3002 : Step(5527): len = 5006.9, overlap = 6.75
PHY-3002 : Step(5528): len = 4865.9, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202209
PHY-3002 : Step(5529): len = 4790.8, overlap = 12.75
PHY-3002 : Step(5530): len = 4717.9, overlap = 12.75
PHY-3002 : Step(5531): len = 4700.8, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000404419
PHY-3002 : Step(5532): len = 4634.6, overlap = 12.75
PHY-3002 : Step(5533): len = 4634.6, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000808838
PHY-3002 : Step(5534): len = 4678.3, overlap = 12.75
PHY-3002 : Step(5535): len = 4678.3, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.23451e-05
PHY-3002 : Step(5536): len = 4644.6, overlap = 15.25
PHY-3002 : Step(5537): len = 4654.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22423e-05
PHY-3002 : Step(5538): len = 4741.8, overlap = 15
PHY-3002 : Step(5539): len = 4858.2, overlap = 14.25
PHY-3002 : Step(5540): len = 5005.5, overlap = 10
PHY-3002 : Step(5541): len = 5368.8, overlap = 7.5
PHY-3002 : Step(5542): len = 5502.8, overlap = 7
PHY-3002 : Step(5543): len = 5499, overlap = 7.75
PHY-3002 : Step(5544): len = 5516.6, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.44846e-05
PHY-3002 : Step(5545): len = 5486.8, overlap = 8.5
PHY-3002 : Step(5546): len = 5490, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.89692e-05
PHY-3002 : Step(5547): len = 5570.3, overlap = 8.5
PHY-3002 : Step(5548): len = 5620.4, overlap = 8
PHY-3002 : Step(5549): len = 5633.1, overlap = 6.75
PHY-3002 : Step(5550): len = 5698.5, overlap = 6.5
PHY-3002 : Step(5551): len = 5766.4, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043949s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (213.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991122
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00150408
PHY-3002 : Step(5552): len = 7876.7, overlap = 1.25
PHY-3002 : Step(5553): len = 7019.8, overlap = 2.75
PHY-3002 : Step(5554): len = 6535.5, overlap = 3.5
PHY-3002 : Step(5555): len = 6315.3, overlap = 3.75
PHY-3002 : Step(5556): len = 6250.2, overlap = 5.5
PHY-3002 : Step(5557): len = 6192.7, overlap = 6
PHY-3002 : Step(5558): len = 6160.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00282423
PHY-3002 : Step(5559): len = 6184.3, overlap = 5.5
PHY-3002 : Step(5560): len = 6202.5, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00564846
PHY-3002 : Step(5561): len = 6219.7, overlap = 5.25
PHY-3002 : Step(5562): len = 6223.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008018s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.9%)

PHY-3001 : Legalized: Len = 7670.4, Over = 0
PHY-3001 : Final: Len = 7670.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017511s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (89.2%)

RUN-1003 : finish command "place" in  1.506871s wall, 2.234375s user + 0.734375s system = 2.968750s CPU (197.0%)

RUN-1004 : used memory is 601 MB, reserved memory is 1354 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 111 to 82
PHY-1001 : Pin misalignment score is improved from 82 to 82
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 73 mslices, 72 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 219 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 12448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020606s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (379.1%)

PHY-1001 : End global routing;  0.107564s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (159.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017404s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 34024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.235188s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (152.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 34024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34024
PHY-1001 : End DR Iter 1; 0.007924s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.654906s wall, 1.640625s user + 0.187500s system = 1.828125s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.882168s wall, 1.921875s user + 0.218750s system = 2.140625s CPU (113.7%)

RUN-1004 : used memory is 616 MB, reserved memory is 1366 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  196   out of  19600    1.00%
#reg                  177   out of  19600    0.90%
#le                   284
  #lut only           107   out of    284   37.68%
  #reg only            88   out of    284   30.99%
  #lut&reg             89   out of    284   31.34%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 323, pip num: 2596
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 438 valid insts, and 6825 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.896684s wall, 4.640625s user + 0.093750s system = 4.734375s CPU (249.6%)

RUN-1004 : used memory is 617 MB, reserved memory is 1366 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.948422s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (103.4%)

RUN-1004 : used memory is 651 MB, reserved memory is 1400 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.705405s wall, 0.390625s user + 0.203125s system = 0.593750s CPU (8.9%)

RUN-1004 : used memory is 659 MB, reserved memory is 1409 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.203456s wall, 2.468750s user + 0.296875s system = 2.765625s CPU (30.0%)

RUN-1004 : used memory is 617 MB, reserved memory is 1367 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 913/1681 useful/useless nets, 871/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 40 onehot mux instances.
SYN-1020 : Optimized 385 distributor mux.
SYN-1016 : Merged 575 instances.
SYN-1015 : Optimize round 1, 4343 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 377/165 useful/useless nets, 335/415 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 442 better
SYN-1014 : Optimize round 3
SYN-1032 : 162/198 useful/useless nets, 127/191 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 391 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 247/0 useful/useless nets, 213/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 297/0 useful/useless nets, 263/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 617, tedge num: 837.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013339s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (234.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43388.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5563): len = 25982.8, overlap = 0
PHY-3002 : Step(5564): len = 19628.8, overlap = 0
PHY-3002 : Step(5565): len = 15961.7, overlap = 0
PHY-3002 : Step(5566): len = 13471.5, overlap = 0
PHY-3002 : Step(5567): len = 11399.3, overlap = 0
PHY-3002 : Step(5568): len = 9572.4, overlap = 0
PHY-3002 : Step(5569): len = 7907.7, overlap = 0
PHY-3002 : Step(5570): len = 7152.5, overlap = 0
PHY-3002 : Step(5571): len = 6752, overlap = 0
PHY-3002 : Step(5572): len = 6429.1, overlap = 0
PHY-3002 : Step(5573): len = 6044.7, overlap = 0
PHY-3002 : Step(5574): len = 5320.3, overlap = 0
PHY-3002 : Step(5575): len = 5069.1, overlap = 0
PHY-3002 : Step(5576): len = 4659.2, overlap = 0
PHY-3002 : Step(5577): len = 4474.5, overlap = 0
PHY-3002 : Step(5578): len = 4144.1, overlap = 0
PHY-3002 : Step(5579): len = 4061.1, overlap = 0
PHY-3002 : Step(5580): len = 4079.2, overlap = 0
PHY-3002 : Step(5581): len = 3841.4, overlap = 0
PHY-3002 : Step(5582): len = 3702.9, overlap = 0
PHY-3002 : Step(5583): len = 3659.8, overlap = 0
PHY-3002 : Step(5584): len = 3695.1, overlap = 0
PHY-3002 : Step(5585): len = 3572.2, overlap = 0
PHY-3002 : Step(5586): len = 3451.3, overlap = 0
PHY-3002 : Step(5587): len = 3278, overlap = 0
PHY-3002 : Step(5588): len = 3120.2, overlap = 0
PHY-3002 : Step(5589): len = 3050.2, overlap = 0
PHY-3002 : Step(5590): len = 3042.9, overlap = 0
PHY-3002 : Step(5591): len = 3061, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5592): len = 2995.1, overlap = 0
PHY-3002 : Step(5593): len = 2984.7, overlap = 0
PHY-3002 : Step(5594): len = 2951.7, overlap = 0
PHY-3002 : Step(5595): len = 2942.9, overlap = 0
PHY-3002 : Step(5596): len = 2949.9, overlap = 0
PHY-3002 : Step(5597): len = 2942.2, overlap = 0
PHY-3002 : Step(5598): len = 2946.2, overlap = 0
PHY-3002 : Step(5599): len = 2971.4, overlap = 0
PHY-3002 : Step(5600): len = 2988.7, overlap = 0
PHY-3002 : Step(5601): len = 2922, overlap = 0
PHY-3002 : Step(5602): len = 2897.4, overlap = 0
PHY-3002 : Step(5603): len = 2879.5, overlap = 0
PHY-3002 : Step(5604): len = 2854.6, overlap = 0
PHY-3002 : Step(5605): len = 2861.1, overlap = 0
PHY-3002 : Step(5606): len = 2862.1, overlap = 0
PHY-3002 : Step(5607): len = 2856.3, overlap = 0
PHY-3002 : Step(5608): len = 2844.7, overlap = 0
PHY-3002 : Step(5609): len = 2794.6, overlap = 0
PHY-3002 : Step(5610): len = 2770, overlap = 0
PHY-3002 : Step(5611): len = 2776.5, overlap = 0
PHY-3002 : Step(5612): len = 2749.5, overlap = 0
PHY-3002 : Step(5613): len = 2738.7, overlap = 0
PHY-3002 : Step(5614): len = 2744.9, overlap = 0
PHY-3002 : Step(5615): len = 2730.5, overlap = 0
PHY-3002 : Step(5616): len = 2736.1, overlap = 0
PHY-3002 : Step(5617): len = 2738.6, overlap = 0
PHY-3002 : Step(5618): len = 2708.9, overlap = 0
PHY-3002 : Step(5619): len = 2712.3, overlap = 0
PHY-3002 : Step(5620): len = 2714.9, overlap = 0
PHY-3002 : Step(5621): len = 2686.2, overlap = 0
PHY-3002 : Step(5622): len = 2690.8, overlap = 0
PHY-3002 : Step(5623): len = 2683.9, overlap = 0
PHY-3002 : Step(5624): len = 2685.2, overlap = 0
PHY-3002 : Step(5625): len = 2661.9, overlap = 0
PHY-3002 : Step(5626): len = 2662.4, overlap = 0
PHY-3002 : Step(5627): len = 2681.2, overlap = 0
PHY-3002 : Step(5628): len = 2691.7, overlap = 0
PHY-3002 : Step(5629): len = 2692.1, overlap = 0
PHY-3002 : Step(5630): len = 2663.9, overlap = 0
PHY-3002 : Step(5631): len = 2628.1, overlap = 0
PHY-3002 : Step(5632): len = 2602.3, overlap = 0
PHY-3002 : Step(5633): len = 2592.7, overlap = 0
PHY-3002 : Step(5634): len = 2654.8, overlap = 0
PHY-3002 : Step(5635): len = 2580.3, overlap = 0
PHY-3002 : Step(5636): len = 2514.1, overlap = 0
PHY-3002 : Step(5637): len = 2501.2, overlap = 0
PHY-3002 : Step(5638): len = 2538, overlap = 0
PHY-3002 : Step(5639): len = 2527, overlap = 0
PHY-3002 : Step(5640): len = 2503, overlap = 0
PHY-3002 : Step(5641): len = 2507.3, overlap = 0
PHY-3002 : Step(5642): len = 2499.2, overlap = 0
PHY-3002 : Step(5643): len = 2461, overlap = 0
PHY-3002 : Step(5644): len = 2461, overlap = 0
PHY-3002 : Step(5645): len = 2433.9, overlap = 0
PHY-3002 : Step(5646): len = 2432.5, overlap = 0
PHY-3002 : Step(5647): len = 2432.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57544e-05
PHY-3002 : Step(5648): len = 2427.7, overlap = 4.25
PHY-3002 : Step(5649): len = 2432.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15089e-05
PHY-3002 : Step(5650): len = 2453.1, overlap = 4
PHY-3002 : Step(5651): len = 2453.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162487
PHY-3002 : Step(5652): len = 2486.8, overlap = 3.75
PHY-3002 : Step(5653): len = 2502.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010425s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (449.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5654): len = 3646.1, overlap = 0.75
PHY-3002 : Step(5655): len = 3263.5, overlap = 1.25
PHY-3002 : Step(5656): len = 2931.2, overlap = 1.75
PHY-3002 : Step(5657): len = 2685.8, overlap = 2.5
PHY-3002 : Step(5658): len = 2598.1, overlap = 2.5
PHY-3002 : Step(5659): len = 2538.4, overlap = 2.75
PHY-3002 : Step(5660): len = 2537.5, overlap = 2.75
PHY-3002 : Step(5661): len = 2543.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3551.2, Over = 0
PHY-3001 : Final: Len = 3551.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015550s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (201.0%)

RUN-1003 : finish command "place" in  1.727448s wall, 2.359375s user + 1.203125s system = 3.562500s CPU (206.2%)

RUN-1004 : used memory is 617 MB, reserved memory is 1367 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 68 to 53
PHY-1001 : Pin misalignment score is improved from 53 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.8%)

PHY-1001 : End global routing;  0.102751s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (152.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017721s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15256
PHY-1001 : End Routed; 0.175807s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (115.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.617739s wall, 1.625000s user + 0.218750s system = 1.843750s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.829919s wall, 1.875000s user + 0.234375s system = 2.109375s CPU (115.3%)

RUN-1004 : used memory is 630 MB, reserved memory is 1379 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1128
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 3049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.126031s wall, 2.453125s user + 0.156250s system = 2.609375s CPU (231.7%)

RUN-1004 : used memory is 630 MB, reserved memory is 1379 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.992542s wall, 2.062500s user + 0.125000s system = 2.187500s CPU (109.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 1413 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.544340s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 672 MB, reserved memory is 1421 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.075617s wall, 2.453125s user + 0.171875s system = 2.625000s CPU (28.9%)

RUN-1004 : used memory is 630 MB, reserved memory is 1379 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2420/174 useful/useless nets, 2220/163 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 208 onehot mux instances.
SYN-1020 : Optimized 1137 distributor mux.
SYN-1016 : Merged 1637 instances.
SYN-1015 : Optimize round 1, 3732 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 884/440 useful/useless nets, 684/1161 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1192 better
SYN-1014 : Optimize round 3
SYN-1032 : 878/0 useful/useless nets, 678/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          535
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                462
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ              32
#MACRO_MUX             88

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |73     |462    |52     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 895/0 useful/useless nets, 696/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1128/0 useful/useless nets, 929/0 useful/useless insts
SYN-1016 : Merged 55 instances.
SYN-2501 : Optimize round 1, 256 better
SYN-2501 : Optimize round 2
SYN-1032 : 1073/0 useful/useless nets, 874/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 1365/0 useful/useless nets, 1166/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 160 (3.49), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 397 instances into 167 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1115/0 useful/useless nets, 916/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 459 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 128 adder to BLE ...
SYN-4008 : Packed 128 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 163 LUT to BLE ...
SYN-4008 : Packed 163 LUT and 84 SEQ to BLE.
SYN-4003 : Packing 358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (358 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1021 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 43 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 470/594 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  385   out of  19600    1.96%
#reg                  459   out of  19600    2.34%
#le                   692
  #lut only           233   out of    692   33.67%
  #reg only           307   out of    692   44.36%
  #lut&reg            152   out of    692   21.97%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |692   |385   |459   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (255 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 361 instances
RUN-1001 : 174 mslices, 174 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 847 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 259 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 359 instances, 348 slices, 19 macros(111 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2810, tnet num: 845, tinst num: 359, tnode num: 3811, tedge num: 5025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 1001 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.105503s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (148.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 230082
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5662): len = 198276, overlap = 0
PHY-3002 : Step(5663): len = 175547, overlap = 0
PHY-3002 : Step(5664): len = 164470, overlap = 0
PHY-3002 : Step(5665): len = 156435, overlap = 0
PHY-3002 : Step(5666): len = 149557, overlap = 0
PHY-3002 : Step(5667): len = 142618, overlap = 0
PHY-3002 : Step(5668): len = 136477, overlap = 0
PHY-3002 : Step(5669): len = 130295, overlap = 0
PHY-3002 : Step(5670): len = 125346, overlap = 0
PHY-3002 : Step(5671): len = 119834, overlap = 0
PHY-3002 : Step(5672): len = 115397, overlap = 0
PHY-3002 : Step(5673): len = 110248, overlap = 0
PHY-3002 : Step(5674): len = 106365, overlap = 0
PHY-3002 : Step(5675): len = 101730, overlap = 0
PHY-3002 : Step(5676): len = 97917, overlap = 0
PHY-3002 : Step(5677): len = 93618.1, overlap = 0
PHY-3002 : Step(5678): len = 90266.8, overlap = 0
PHY-3002 : Step(5679): len = 86297.5, overlap = 0
PHY-3002 : Step(5680): len = 82964.5, overlap = 0
PHY-3002 : Step(5681): len = 79430.2, overlap = 0
PHY-3002 : Step(5682): len = 76385.1, overlap = 0
PHY-3002 : Step(5683): len = 72911.6, overlap = 0
PHY-3002 : Step(5684): len = 69936.8, overlap = 0
PHY-3002 : Step(5685): len = 66593.8, overlap = 0
PHY-3002 : Step(5686): len = 63660.2, overlap = 0
PHY-3002 : Step(5687): len = 60546.4, overlap = 0
PHY-3002 : Step(5688): len = 57600.9, overlap = 0.5
PHY-3002 : Step(5689): len = 55106.8, overlap = 0.5
PHY-3002 : Step(5690): len = 52924.2, overlap = 0.5
PHY-3002 : Step(5691): len = 50083.9, overlap = 0.5
PHY-3002 : Step(5692): len = 47224.1, overlap = 1
PHY-3002 : Step(5693): len = 45060.5, overlap = 0.5
PHY-3002 : Step(5694): len = 42895.7, overlap = 0.5
PHY-3002 : Step(5695): len = 40901.3, overlap = 0
PHY-3002 : Step(5696): len = 38837.9, overlap = 0.25
PHY-3002 : Step(5697): len = 36914.3, overlap = 0
PHY-3002 : Step(5698): len = 34916.4, overlap = 0
PHY-3002 : Step(5699): len = 33139.9, overlap = 0
PHY-3002 : Step(5700): len = 30809.9, overlap = 0.5
PHY-3002 : Step(5701): len = 28790.8, overlap = 0
PHY-3002 : Step(5702): len = 27514.7, overlap = 0
PHY-3002 : Step(5703): len = 25162.1, overlap = 0
PHY-3002 : Step(5704): len = 23183.2, overlap = 0.25
PHY-3002 : Step(5705): len = 21533.7, overlap = 0
PHY-3002 : Step(5706): len = 20613.6, overlap = 0.75
PHY-3002 : Step(5707): len = 18709, overlap = 0.75
PHY-3002 : Step(5708): len = 17590.5, overlap = 0.75
PHY-3002 : Step(5709): len = 16879.4, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00029264
PHY-3002 : Step(5710): len = 16655.8, overlap = 0
PHY-3002 : Step(5711): len = 16453.6, overlap = 0
PHY-3002 : Step(5712): len = 16021.7, overlap = 0
PHY-3002 : Step(5713): len = 15609.9, overlap = 0
PHY-3002 : Step(5714): len = 14839.3, overlap = 0
PHY-3002 : Step(5715): len = 14281.2, overlap = 0
PHY-3002 : Step(5716): len = 13916.8, overlap = 0
PHY-3002 : Step(5717): len = 13351, overlap = 0
PHY-3002 : Step(5718): len = 12904.8, overlap = 0
PHY-3002 : Step(5719): len = 12388.5, overlap = 0.5
PHY-3002 : Step(5720): len = 12364.1, overlap = 1.5
PHY-3002 : Step(5721): len = 11917, overlap = 1
PHY-3002 : Step(5722): len = 11525.1, overlap = 1.25
PHY-3002 : Step(5723): len = 11212.4, overlap = 1.5
PHY-3002 : Step(5724): len = 11233.8, overlap = 1
PHY-3002 : Step(5725): len = 11159, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004763s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.65344e-06
PHY-3002 : Step(5726): len = 10981.8, overlap = 7.5
PHY-3002 : Step(5727): len = 10935.5, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.30687e-06
PHY-3002 : Step(5728): len = 10770.1, overlap = 7.5
PHY-3002 : Step(5729): len = 10765.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.61374e-06
PHY-3002 : Step(5730): len = 10633.3, overlap = 7.75
PHY-3002 : Step(5731): len = 10651.1, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.62037e-06
PHY-3002 : Step(5732): len = 10623.9, overlap = 25.5
PHY-3002 : Step(5733): len = 10727.6, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12407e-05
PHY-3002 : Step(5734): len = 10603.1, overlap = 26
PHY-3002 : Step(5735): len = 11063.7, overlap = 25.5
PHY-3002 : Step(5736): len = 11404.7, overlap = 23.5
PHY-3002 : Step(5737): len = 11512, overlap = 22
PHY-3002 : Step(5738): len = 11797.2, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.24815e-05
PHY-3002 : Step(5739): len = 11982.5, overlap = 18
PHY-3002 : Step(5740): len = 12442.3, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028347s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252554
PHY-3002 : Step(5741): len = 24676, overlap = 5.25
PHY-3002 : Step(5742): len = 23350.7, overlap = 6.25
PHY-3002 : Step(5743): len = 22376.5, overlap = 8.25
PHY-3002 : Step(5744): len = 21595.6, overlap = 9.75
PHY-3002 : Step(5745): len = 20973.3, overlap = 11
PHY-3002 : Step(5746): len = 20739.2, overlap = 11
PHY-3002 : Step(5747): len = 20637.7, overlap = 11.5
PHY-3002 : Step(5748): len = 20459.7, overlap = 12.25
PHY-3002 : Step(5749): len = 20324.7, overlap = 12
PHY-3002 : Step(5750): len = 20210.3, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000505109
PHY-3002 : Step(5751): len = 20530.9, overlap = 10.75
PHY-3002 : Step(5752): len = 20677.7, overlap = 11
PHY-3002 : Step(5753): len = 20720.6, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101022
PHY-3002 : Step(5754): len = 20813.3, overlap = 10.5
PHY-3002 : Step(5755): len = 20869.3, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22331, Over = 0
PHY-3001 : Final: Len = 22331, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 34928, over cnt = 38(0%), over = 48, worst = 2
PHY-1002 : len = 35440, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 35488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030210s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (103.4%)

RUN-1003 : finish command "place" in  2.256022s wall, 3.546875s user + 1.062500s system = 4.609375s CPU (204.3%)

RUN-1004 : used memory is 633 MB, reserved memory is 1378 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 183 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 361 instances
RUN-1001 : 174 mslices, 174 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 847 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 259 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 34928, over cnt = 38(0%), over = 48, worst = 2
PHY-1002 : len = 35440, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 35488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028672s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (218.0%)

PHY-1001 : End global routing;  0.123129s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (126.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027353s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 79352, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.554405s wall, 0.718750s user + 0.093750s system = 0.812500s CPU (146.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 79376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 79376
PHY-1001 : End DR Iter 1; 0.016900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.080791s wall, 2.203125s user + 0.171875s system = 2.375000s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.358064s wall, 2.500000s user + 0.203125s system = 2.703125s CPU (114.6%)

RUN-1004 : used memory is 644 MB, reserved memory is 1390 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  385   out of  19600    1.96%
#reg                  459   out of  19600    2.34%
#le                   692
  #lut only           233   out of    692   33.67%
  #reg only           307   out of    692   44.36%
  #lut&reg            152   out of    692   21.97%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 361
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 847, pip num: 6288
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 636 valid insts, and 16406 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.647899s wall, 6.750000s user + 0.109375s system = 6.859375s CPU (259.0%)

RUN-1004 : used memory is 644 MB, reserved memory is 1390 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.005183s wall, 1.984375s user + 0.125000s system = 2.109375s CPU (105.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 1423 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.758025s wall, 0.312500s user + 0.218750s system = 0.531250s CPU (7.9%)

RUN-1004 : used memory is 685 MB, reserved memory is 1432 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.311642s wall, 2.406250s user + 0.453125s system = 2.859375s CPU (30.7%)

RUN-1004 : used memory is 643 MB, reserved memory is 1390 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-8007 ERROR: syntax error near '8' in source/rtl/my_uart_rx.v(211)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-8007 ERROR: syntax error near '8' in source/rtl/my_uart_rx.v(211)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1776/1681 useful/useless nets, 1606/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5693 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 645/317 useful/useless nets, 475/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 869 better
SYN-1014 : Optimize round 3
SYN-1032 : 634/0 useful/useless nets, 464/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 633/0 useful/useless nets, 463/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          367
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                326
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |326    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 645/0 useful/useless nets, 476/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 781/0 useful/useless nets, 612/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 755/0 useful/useless nets, 586/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 994/0 useful/useless nets, 825/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.32), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 250 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 830/0 useful/useless nets, 661/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 29 SEQ (719 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 320/423 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  281   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   502
  #lut only           179   out of    502   35.66%
  #reg only           221   out of    502   44.02%
  #lut&reg            102   out of    502   20.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |502   |281   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (179 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 126 mslices, 127 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 217 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 253 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2010, tnet num: 620, tinst num: 263, tnode num: 2709, tedge num: 3704.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 358 clock pins, and constraint 699 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077123s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (141.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 152696
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5756): len = 126835, overlap = 0
PHY-3002 : Step(5757): len = 109147, overlap = 0
PHY-3002 : Step(5758): len = 101512, overlap = 0
PHY-3002 : Step(5759): len = 92201.7, overlap = 0
PHY-3002 : Step(5760): len = 85206, overlap = 0
PHY-3002 : Step(5761): len = 79898.8, overlap = 0
PHY-3002 : Step(5762): len = 74570.7, overlap = 0
PHY-3002 : Step(5763): len = 70086.8, overlap = 0
PHY-3002 : Step(5764): len = 65541.9, overlap = 0
PHY-3002 : Step(5765): len = 61799.8, overlap = 0
PHY-3002 : Step(5766): len = 58066.6, overlap = 0
PHY-3002 : Step(5767): len = 54902.9, overlap = 0
PHY-3002 : Step(5768): len = 51737.3, overlap = 0
PHY-3002 : Step(5769): len = 48898.8, overlap = 0
PHY-3002 : Step(5770): len = 46132.9, overlap = 0
PHY-3002 : Step(5771): len = 43721.6, overlap = 0
PHY-3002 : Step(5772): len = 41192.7, overlap = 0
PHY-3002 : Step(5773): len = 39033.7, overlap = 0
PHY-3002 : Step(5774): len = 37018.2, overlap = 0
PHY-3002 : Step(5775): len = 34603.1, overlap = 0
PHY-3002 : Step(5776): len = 32974.6, overlap = 0
PHY-3002 : Step(5777): len = 31249.6, overlap = 0
PHY-3002 : Step(5778): len = 29565.4, overlap = 0
PHY-3002 : Step(5779): len = 27824.6, overlap = 0
PHY-3002 : Step(5780): len = 26270.9, overlap = 0
PHY-3002 : Step(5781): len = 24449.4, overlap = 0
PHY-3002 : Step(5782): len = 23031.6, overlap = 0
PHY-3002 : Step(5783): len = 21346.2, overlap = 0
PHY-3002 : Step(5784): len = 19787.5, overlap = 0
PHY-3002 : Step(5785): len = 18483.2, overlap = 0
PHY-3002 : Step(5786): len = 17132, overlap = 0
PHY-3002 : Step(5787): len = 15836.8, overlap = 0
PHY-3002 : Step(5788): len = 15020.8, overlap = 0.25
PHY-3002 : Step(5789): len = 13624.7, overlap = 4.5
PHY-3002 : Step(5790): len = 13170.7, overlap = 5
PHY-3002 : Step(5791): len = 13020.8, overlap = 5
PHY-3002 : Step(5792): len = 11494.7, overlap = 3.75
PHY-3002 : Step(5793): len = 11228.4, overlap = 4.5
PHY-3002 : Step(5794): len = 10667.3, overlap = 5.25
PHY-3002 : Step(5795): len = 10212.3, overlap = 5.5
PHY-3002 : Step(5796): len = 9677.4, overlap = 5.5
PHY-3002 : Step(5797): len = 8489.5, overlap = 7.25
PHY-3002 : Step(5798): len = 7908.3, overlap = 8.5
PHY-3002 : Step(5799): len = 7627.1, overlap = 8.75
PHY-3002 : Step(5800): len = 7351.4, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000616014
PHY-3002 : Step(5801): len = 7213.6, overlap = 9
PHY-3002 : Step(5802): len = 7171.1, overlap = 8.75
PHY-3002 : Step(5803): len = 7033.5, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69133e-06
PHY-3002 : Step(5804): len = 6920.3, overlap = 15.25
PHY-3002 : Step(5805): len = 6673, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.38267e-06
PHY-3002 : Step(5806): len = 6639.7, overlap = 15
PHY-3002 : Step(5807): len = 6656.8, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.07653e-05
PHY-3002 : Step(5808): len = 6572.4, overlap = 15
PHY-3002 : Step(5809): len = 6572.4, overlap = 15
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.9165e-06
PHY-3002 : Step(5810): len = 6559, overlap = 22.75
PHY-3002 : Step(5811): len = 6593.8, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.833e-06
PHY-3002 : Step(5812): len = 6610.7, overlap = 22.5
PHY-3002 : Step(5813): len = 6754, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17019e-05
PHY-3002 : Step(5814): len = 6655.1, overlap = 22
PHY-3002 : Step(5815): len = 7032.7, overlap = 21.25
PHY-3002 : Step(5816): len = 7543.4, overlap = 19.75
PHY-3002 : Step(5817): len = 7785.2, overlap = 19.5
PHY-3002 : Step(5818): len = 8171.8, overlap = 18.75
PHY-3002 : Step(5819): len = 8395.5, overlap = 17.75
PHY-3002 : Step(5820): len = 8666.3, overlap = 17.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34037e-05
PHY-3002 : Step(5821): len = 8784.4, overlap = 17.25
PHY-3002 : Step(5822): len = 8914.6, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.25415e-05
PHY-3002 : Step(5823): len = 9379.6, overlap = 17.5
PHY-3002 : Step(5824): len = 10953.1, overlap = 13.75
PHY-3002 : Step(5825): len = 11517.6, overlap = 11.75
PHY-3002 : Step(5826): len = 11832.4, overlap = 10.25
PHY-3002 : Step(5827): len = 12077.4, overlap = 10.25
PHY-3002 : Step(5828): len = 12292, overlap = 8.5
PHY-3002 : Step(5829): len = 12274.3, overlap = 6.5
PHY-3002 : Step(5830): len = 12025.1, overlap = 6.25
PHY-3002 : Step(5831): len = 11721.6, overlap = 7.5
PHY-3002 : Step(5832): len = 11260, overlap = 7.25
PHY-3002 : Step(5833): len = 11028.2, overlap = 7.5
PHY-3002 : Step(5834): len = 11013.5, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.50829e-05
PHY-3002 : Step(5835): len = 11450.7, overlap = 7.25
PHY-3002 : Step(5836): len = 11657.3, overlap = 6.75
PHY-3002 : Step(5837): len = 11643.2, overlap = 6.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000170166
PHY-3002 : Step(5838): len = 12173.2, overlap = 5.25
PHY-3002 : Step(5839): len = 12253.6, overlap = 5.25
PHY-3002 : Step(5840): len = 12379.1, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059688s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (157.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110618
PHY-3002 : Step(5841): len = 15723.8, overlap = 2
PHY-3002 : Step(5842): len = 14997.9, overlap = 3.5
PHY-3002 : Step(5843): len = 14263.5, overlap = 4.75
PHY-3002 : Step(5844): len = 13953.9, overlap = 7
PHY-3002 : Step(5845): len = 13934.5, overlap = 6.5
PHY-3002 : Step(5846): len = 13878.7, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221235
PHY-3002 : Step(5847): len = 13939.1, overlap = 5.75
PHY-3002 : Step(5848): len = 13947.1, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00442471
PHY-3002 : Step(5849): len = 13958.1, overlap = 5.25
PHY-3002 : Step(5850): len = 13958.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008126s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.3%)

PHY-3001 : Legalized: Len = 15026.2, Over = 0
PHY-3001 : Final: Len = 15026.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21896, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 22432, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031252s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

RUN-1003 : finish command "place" in  2.381369s wall, 3.781250s user + 1.343750s system = 5.125000s CPU (215.2%)

RUN-1004 : used memory is 644 MB, reserved memory is 1390 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 66
PHY-1001 : Pin misalignment score is improved from 66 to 66
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 126 mslices, 127 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 217 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21896, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 22432, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033043s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (236.4%)

PHY-1001 : End global routing;  0.140987s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (166.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026355s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.324280s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (192.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51664
PHY-1001 : End DR Iter 1; 0.010243s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.814902s wall, 1.875000s user + 0.281250s system = 2.156250s CPU (118.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.090460s wall, 2.218750s user + 0.359375s system = 2.578125s CPU (123.3%)

RUN-1004 : used memory is 669 MB, reserved memory is 1416 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  281   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   502
  #lut only           179   out of    502   35.66%
  #reg only           221   out of    502   44.02%
  #lut&reg            102   out of    502   20.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 4288
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 512 valid insts, and 11432 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.211200s wall, 5.390625s user + 0.109375s system = 5.500000s CPU (248.7%)

RUN-1004 : used memory is 670 MB, reserved memory is 1416 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.991300s wall, 2.000000s user + 0.265625s system = 2.265625s CPU (113.8%)

RUN-1004 : used memory is 703 MB, reserved memory is 1450 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.634461s wall, 0.312500s user + 0.203125s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 711 MB, reserved memory is 1459 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.188199s wall, 2.453125s user + 0.484375s system = 2.937500s CPU (32.0%)

RUN-1004 : used memory is 669 MB, reserved memory is 1416 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1776/1681 useful/useless nets, 1606/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 5693 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 645/317 useful/useless nets, 475/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 869 better
SYN-1014 : Optimize round 3
SYN-1032 : 634/0 useful/useless nets, 464/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 633/0 useful/useless nets, 463/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          367
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                326
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |326    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 645/0 useful/useless nets, 476/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 781/0 useful/useless nets, 612/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 755/0 useful/useless nets, 586/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 994/0 useful/useless nets, 825/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.32), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 250 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 830/0 useful/useless nets, 661/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 29 SEQ (719 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 320/423 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  281   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   502
  #lut only           179   out of    502   35.66%
  #reg only           221   out of    502   44.02%
  #lut&reg            102   out of    502   20.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |502   |281   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (179 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 265 instances
RUN-1001 : 126 mslices, 127 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 217 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 263 instances, 253 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2010, tnet num: 620, tinst num: 263, tnode num: 2709, tedge num: 3704.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 358 clock pins, and constraint 699 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068979s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (158.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 152696
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5851): len = 126835, overlap = 0
PHY-3002 : Step(5852): len = 109147, overlap = 0
PHY-3002 : Step(5853): len = 101512, overlap = 0
PHY-3002 : Step(5854): len = 92201.7, overlap = 0
PHY-3002 : Step(5855): len = 85206, overlap = 0
PHY-3002 : Step(5856): len = 79898.8, overlap = 0
PHY-3002 : Step(5857): len = 74570.7, overlap = 0
PHY-3002 : Step(5858): len = 70086.8, overlap = 0
PHY-3002 : Step(5859): len = 65541.9, overlap = 0
PHY-3002 : Step(5860): len = 61799.8, overlap = 0
PHY-3002 : Step(5861): len = 58066.6, overlap = 0
PHY-3002 : Step(5862): len = 54902.9, overlap = 0
PHY-3002 : Step(5863): len = 51737.3, overlap = 0
PHY-3002 : Step(5864): len = 48898.8, overlap = 0
PHY-3002 : Step(5865): len = 46132.9, overlap = 0
PHY-3002 : Step(5866): len = 43721.6, overlap = 0
PHY-3002 : Step(5867): len = 41192.7, overlap = 0
PHY-3002 : Step(5868): len = 39033.7, overlap = 0
PHY-3002 : Step(5869): len = 37018.2, overlap = 0
PHY-3002 : Step(5870): len = 34603.1, overlap = 0
PHY-3002 : Step(5871): len = 32974.6, overlap = 0
PHY-3002 : Step(5872): len = 31249.6, overlap = 0
PHY-3002 : Step(5873): len = 29565.4, overlap = 0
PHY-3002 : Step(5874): len = 27824.6, overlap = 0
PHY-3002 : Step(5875): len = 26270.9, overlap = 0
PHY-3002 : Step(5876): len = 24449.4, overlap = 0
PHY-3002 : Step(5877): len = 23031.6, overlap = 0
PHY-3002 : Step(5878): len = 21346.2, overlap = 0
PHY-3002 : Step(5879): len = 19787.5, overlap = 0
PHY-3002 : Step(5880): len = 18483.2, overlap = 0
PHY-3002 : Step(5881): len = 17132, overlap = 0
PHY-3002 : Step(5882): len = 15836.8, overlap = 0
PHY-3002 : Step(5883): len = 15020.8, overlap = 0.25
PHY-3002 : Step(5884): len = 13624.7, overlap = 4.5
PHY-3002 : Step(5885): len = 13170.7, overlap = 5
PHY-3002 : Step(5886): len = 13020.8, overlap = 5
PHY-3002 : Step(5887): len = 11494.7, overlap = 3.75
PHY-3002 : Step(5888): len = 11228.4, overlap = 4.5
PHY-3002 : Step(5889): len = 10667.3, overlap = 5.25
PHY-3002 : Step(5890): len = 10212.3, overlap = 5.5
PHY-3002 : Step(5891): len = 9677.4, overlap = 5.5
PHY-3002 : Step(5892): len = 8489.5, overlap = 7.25
PHY-3002 : Step(5893): len = 7908.3, overlap = 8.5
PHY-3002 : Step(5894): len = 7627.1, overlap = 8.75
PHY-3002 : Step(5895): len = 7351.4, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000616014
PHY-3002 : Step(5896): len = 7213.6, overlap = 9
PHY-3002 : Step(5897): len = 7171.1, overlap = 8.75
PHY-3002 : Step(5898): len = 7033.5, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69133e-06
PHY-3002 : Step(5899): len = 6920.3, overlap = 15.25
PHY-3002 : Step(5900): len = 6673, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.38267e-06
PHY-3002 : Step(5901): len = 6639.7, overlap = 15
PHY-3002 : Step(5902): len = 6656.8, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.07653e-05
PHY-3002 : Step(5903): len = 6572.4, overlap = 15
PHY-3002 : Step(5904): len = 6572.4, overlap = 15
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.9165e-06
PHY-3002 : Step(5905): len = 6559, overlap = 22.75
PHY-3002 : Step(5906): len = 6593.8, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.833e-06
PHY-3002 : Step(5907): len = 6610.7, overlap = 22.5
PHY-3002 : Step(5908): len = 6754, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17019e-05
PHY-3002 : Step(5909): len = 6655.1, overlap = 22
PHY-3002 : Step(5910): len = 7032.7, overlap = 21.25
PHY-3002 : Step(5911): len = 7543.4, overlap = 19.75
PHY-3002 : Step(5912): len = 7785.2, overlap = 19.5
PHY-3002 : Step(5913): len = 8171.8, overlap = 18.75
PHY-3002 : Step(5914): len = 8395.5, overlap = 17.75
PHY-3002 : Step(5915): len = 8666.3, overlap = 17.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34037e-05
PHY-3002 : Step(5916): len = 8784.4, overlap = 17.25
PHY-3002 : Step(5917): len = 8914.6, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.25415e-05
PHY-3002 : Step(5918): len = 9379.6, overlap = 17.5
PHY-3002 : Step(5919): len = 10953.1, overlap = 13.75
PHY-3002 : Step(5920): len = 11517.6, overlap = 11.75
PHY-3002 : Step(5921): len = 11832.4, overlap = 10.25
PHY-3002 : Step(5922): len = 12077.4, overlap = 10.25
PHY-3002 : Step(5923): len = 12292, overlap = 8.5
PHY-3002 : Step(5924): len = 12274.3, overlap = 6.5
PHY-3002 : Step(5925): len = 12025.1, overlap = 6.25
PHY-3002 : Step(5926): len = 11721.6, overlap = 7.5
PHY-3002 : Step(5927): len = 11260, overlap = 7.25
PHY-3002 : Step(5928): len = 11028.2, overlap = 7.5
PHY-3002 : Step(5929): len = 11013.5, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.50829e-05
PHY-3002 : Step(5930): len = 11450.7, overlap = 7.25
PHY-3002 : Step(5931): len = 11657.3, overlap = 6.75
PHY-3002 : Step(5932): len = 11643.2, overlap = 6.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000170166
PHY-3002 : Step(5933): len = 12173.2, overlap = 5.25
PHY-3002 : Step(5934): len = 12253.6, overlap = 5.25
PHY-3002 : Step(5935): len = 12379.1, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064855s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (144.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110618
PHY-3002 : Step(5936): len = 15723.8, overlap = 2
PHY-3002 : Step(5937): len = 14997.9, overlap = 3.5
PHY-3002 : Step(5938): len = 14263.5, overlap = 4.75
PHY-3002 : Step(5939): len = 13953.9, overlap = 7
PHY-3002 : Step(5940): len = 13934.5, overlap = 6.5
PHY-3002 : Step(5941): len = 13878.7, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221235
PHY-3002 : Step(5942): len = 13939.1, overlap = 5.75
PHY-3002 : Step(5943): len = 13947.1, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00442471
PHY-3002 : Step(5944): len = 13958.1, overlap = 5.25
PHY-3002 : Step(5945): len = 13958.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.8%)

PHY-3001 : Legalized: Len = 15026.2, Over = 0
PHY-3001 : Final: Len = 15026.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21896, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 22432, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025140s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (186.5%)

RUN-1003 : finish command "place" in  2.394022s wall, 4.015625s user + 1.093750s system = 5.109375s CPU (213.4%)

RUN-1004 : used memory is 669 MB, reserved memory is 1416 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 66
PHY-1001 : Pin misalignment score is improved from 66 to 66
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 126 mslices, 127 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 217 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21896, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 22432, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025067s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

PHY-1001 : End global routing;  0.136702s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (125.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025682s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (182.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.329052s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (156.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51664
PHY-1001 : End DR Iter 1; 0.010408s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (300.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.910137s wall, 1.953125s user + 0.203125s system = 2.156250s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.179386s wall, 2.281250s user + 0.218750s system = 2.500000s CPU (114.7%)

RUN-1004 : used memory is 683 MB, reserved memory is 1431 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  281   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   502
  #lut only           179   out of    502   35.66%
  #reg only           221   out of    502   44.02%
  #lut&reg            102   out of    502   20.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 265
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 4287
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 512 valid insts, and 11430 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.326999s wall, 5.609375s user + 0.140625s system = 5.750000s CPU (247.1%)

RUN-1004 : used memory is 683 MB, reserved memory is 1431 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.975808s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (102.0%)

RUN-1004 : used memory is 717 MB, reserved memory is 1465 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.593253s wall, 0.296875s user + 0.250000s system = 0.546875s CPU (8.3%)

RUN-1004 : used memory is 725 MB, reserved memory is 1473 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.109274s wall, 2.406250s user + 0.343750s system = 2.750000s CPU (30.2%)

RUN-1004 : used memory is 683 MB, reserved memory is 1431 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: net 'w_z[15]' does not have a driver in source/rtl/my_uart_rx.v(29)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[0]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[10]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[10]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[11]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[11]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[12]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[12]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[13]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[13]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[14]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[14]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[15]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[15]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[1]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[2]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[3]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[4]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[5]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[6]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[7]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[8]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[8]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[9]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[9]" in source/rtl/my_uart_rx.v(188)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 735/1681 useful/useless nets, 700/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 4098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 309/142 useful/useless nets, 274/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1032 : 162/130 useful/useless nets, 127/130 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 262 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 247/0 useful/useless nets, 213/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 297/0 useful/useless nets, 263/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 617, tedge num: 837.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013910s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43388.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5946): len = 25982.8, overlap = 0
PHY-3002 : Step(5947): len = 19628.8, overlap = 0
PHY-3002 : Step(5948): len = 15961.7, overlap = 0
PHY-3002 : Step(5949): len = 13471.5, overlap = 0
PHY-3002 : Step(5950): len = 11399.3, overlap = 0
PHY-3002 : Step(5951): len = 9572.4, overlap = 0
PHY-3002 : Step(5952): len = 7907.7, overlap = 0
PHY-3002 : Step(5953): len = 7152.5, overlap = 0
PHY-3002 : Step(5954): len = 6752, overlap = 0
PHY-3002 : Step(5955): len = 6429.1, overlap = 0
PHY-3002 : Step(5956): len = 6044.7, overlap = 0
PHY-3002 : Step(5957): len = 5320.3, overlap = 0
PHY-3002 : Step(5958): len = 5069.1, overlap = 0
PHY-3002 : Step(5959): len = 4659.2, overlap = 0
PHY-3002 : Step(5960): len = 4474.5, overlap = 0
PHY-3002 : Step(5961): len = 4144.1, overlap = 0
PHY-3002 : Step(5962): len = 4061.1, overlap = 0
PHY-3002 : Step(5963): len = 4079.2, overlap = 0
PHY-3002 : Step(5964): len = 3841.4, overlap = 0
PHY-3002 : Step(5965): len = 3702.9, overlap = 0
PHY-3002 : Step(5966): len = 3659.8, overlap = 0
PHY-3002 : Step(5967): len = 3695.1, overlap = 0
PHY-3002 : Step(5968): len = 3572.2, overlap = 0
PHY-3002 : Step(5969): len = 3451.3, overlap = 0
PHY-3002 : Step(5970): len = 3278, overlap = 0
PHY-3002 : Step(5971): len = 3120.2, overlap = 0
PHY-3002 : Step(5972): len = 3050.2, overlap = 0
PHY-3002 : Step(5973): len = 3042.9, overlap = 0
PHY-3002 : Step(5974): len = 3061, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006699s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5975): len = 2995.1, overlap = 0
PHY-3002 : Step(5976): len = 2984.7, overlap = 0
PHY-3002 : Step(5977): len = 2951.7, overlap = 0
PHY-3002 : Step(5978): len = 2942.9, overlap = 0
PHY-3002 : Step(5979): len = 2949.9, overlap = 0
PHY-3002 : Step(5980): len = 2942.2, overlap = 0
PHY-3002 : Step(5981): len = 2946.2, overlap = 0
PHY-3002 : Step(5982): len = 2971.4, overlap = 0
PHY-3002 : Step(5983): len = 2988.7, overlap = 0
PHY-3002 : Step(5984): len = 2922, overlap = 0
PHY-3002 : Step(5985): len = 2897.4, overlap = 0
PHY-3002 : Step(5986): len = 2879.5, overlap = 0
PHY-3002 : Step(5987): len = 2854.6, overlap = 0
PHY-3002 : Step(5988): len = 2861.1, overlap = 0
PHY-3002 : Step(5989): len = 2862.1, overlap = 0
PHY-3002 : Step(5990): len = 2856.3, overlap = 0
PHY-3002 : Step(5991): len = 2844.7, overlap = 0
PHY-3002 : Step(5992): len = 2794.6, overlap = 0
PHY-3002 : Step(5993): len = 2770, overlap = 0
PHY-3002 : Step(5994): len = 2776.5, overlap = 0
PHY-3002 : Step(5995): len = 2749.5, overlap = 0
PHY-3002 : Step(5996): len = 2738.7, overlap = 0
PHY-3002 : Step(5997): len = 2744.9, overlap = 0
PHY-3002 : Step(5998): len = 2730.5, overlap = 0
PHY-3002 : Step(5999): len = 2736.1, overlap = 0
PHY-3002 : Step(6000): len = 2738.6, overlap = 0
PHY-3002 : Step(6001): len = 2708.9, overlap = 0
PHY-3002 : Step(6002): len = 2712.3, overlap = 0
PHY-3002 : Step(6003): len = 2714.9, overlap = 0
PHY-3002 : Step(6004): len = 2686.2, overlap = 0
PHY-3002 : Step(6005): len = 2690.8, overlap = 0
PHY-3002 : Step(6006): len = 2683.9, overlap = 0
PHY-3002 : Step(6007): len = 2685.2, overlap = 0
PHY-3002 : Step(6008): len = 2661.9, overlap = 0
PHY-3002 : Step(6009): len = 2662.4, overlap = 0
PHY-3002 : Step(6010): len = 2681.2, overlap = 0
PHY-3002 : Step(6011): len = 2691.7, overlap = 0
PHY-3002 : Step(6012): len = 2692.1, overlap = 0
PHY-3002 : Step(6013): len = 2663.9, overlap = 0
PHY-3002 : Step(6014): len = 2628.1, overlap = 0
PHY-3002 : Step(6015): len = 2602.3, overlap = 0
PHY-3002 : Step(6016): len = 2592.7, overlap = 0
PHY-3002 : Step(6017): len = 2654.8, overlap = 0
PHY-3002 : Step(6018): len = 2580.3, overlap = 0
PHY-3002 : Step(6019): len = 2514.1, overlap = 0
PHY-3002 : Step(6020): len = 2501.2, overlap = 0
PHY-3002 : Step(6021): len = 2538, overlap = 0
PHY-3002 : Step(6022): len = 2527, overlap = 0
PHY-3002 : Step(6023): len = 2503, overlap = 0
PHY-3002 : Step(6024): len = 2507.3, overlap = 0
PHY-3002 : Step(6025): len = 2499.2, overlap = 0
PHY-3002 : Step(6026): len = 2461, overlap = 0
PHY-3002 : Step(6027): len = 2461, overlap = 0
PHY-3002 : Step(6028): len = 2433.9, overlap = 0
PHY-3002 : Step(6029): len = 2432.5, overlap = 0
PHY-3002 : Step(6030): len = 2432.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57544e-05
PHY-3002 : Step(6031): len = 2427.7, overlap = 4.25
PHY-3002 : Step(6032): len = 2432.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15089e-05
PHY-3002 : Step(6033): len = 2453.1, overlap = 4
PHY-3002 : Step(6034): len = 2453.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162487
PHY-3002 : Step(6035): len = 2486.8, overlap = 3.75
PHY-3002 : Step(6036): len = 2502.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010264s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6037): len = 3646.1, overlap = 0.75
PHY-3002 : Step(6038): len = 3263.5, overlap = 1.25
PHY-3002 : Step(6039): len = 2931.2, overlap = 1.75
PHY-3002 : Step(6040): len = 2685.8, overlap = 2.5
PHY-3002 : Step(6041): len = 2598.1, overlap = 2.5
PHY-3002 : Step(6042): len = 2538.4, overlap = 2.75
PHY-3002 : Step(6043): len = 2537.5, overlap = 2.75
PHY-3002 : Step(6044): len = 2543.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (216.1%)

PHY-3001 : Legalized: Len = 3551.2, Over = 0
PHY-3001 : Final: Len = 3551.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015541s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (201.1%)

RUN-1003 : finish command "place" in  1.813141s wall, 2.703125s user + 0.843750s system = 3.546875s CPU (195.6%)

RUN-1004 : used memory is 670 MB, reserved memory is 1431 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 68 to 53
PHY-1001 : Pin misalignment score is improved from 53 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016735s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.4%)

PHY-1001 : End global routing;  0.108521s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020664s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15256
PHY-1001 : End Routed; 0.177636s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (158.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.554798s wall, 1.531250s user + 0.250000s system = 1.781250s CPU (114.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.772910s wall, 1.765625s user + 0.281250s system = 2.046875s CPU (115.5%)

RUN-1004 : used memory is 680 MB, reserved memory is 1442 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1128
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 3049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.078781s wall, 2.437500s user + 0.109375s system = 2.546875s CPU (236.1%)

RUN-1004 : used memory is 680 MB, reserved memory is 1442 MB, peak memory is 1005 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: net 'w_z[15]' does not have a driver in source/rtl/my_uart_rx.v(29)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[0]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[10]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[10]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[11]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[11]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[12]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[12]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[13]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[13]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[14]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[14]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[15]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[15]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[1]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[2]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[3]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[4]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[5]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[6]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[7]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[8]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[8]" in source/rtl/my_uart_rx.v(188)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "w_z[9]" in source/rtl/my_uart_rx.v(29)
SYN-5014 WARNING: the net's pin: pin "i0[9]" in source/rtl/my_uart_rx.v(188)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 735/1681 useful/useless nets, 700/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 4098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 309/142 useful/useless nets, 274/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1032 : 162/130 useful/useless nets, 127/130 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 262 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 173/0 useful/useless nets, 139/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 247/0 useful/useless nets, 213/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 245/0 useful/useless nets, 211/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 297/0 useful/useless nets, 263/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 195/0 useful/useless nets, 161/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/94 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 58 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 492, tnet num: 130, tinst num: 58, tnode num: 617, tedge num: 837.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015262s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43388.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6045): len = 25982.8, overlap = 0
PHY-3002 : Step(6046): len = 19628.8, overlap = 0
PHY-3002 : Step(6047): len = 15961.7, overlap = 0
PHY-3002 : Step(6048): len = 13471.5, overlap = 0
PHY-3002 : Step(6049): len = 11399.3, overlap = 0
PHY-3002 : Step(6050): len = 9572.4, overlap = 0
PHY-3002 : Step(6051): len = 7907.7, overlap = 0
PHY-3002 : Step(6052): len = 7152.5, overlap = 0
PHY-3002 : Step(6053): len = 6752, overlap = 0
PHY-3002 : Step(6054): len = 6429.1, overlap = 0
PHY-3002 : Step(6055): len = 6044.7, overlap = 0
PHY-3002 : Step(6056): len = 5320.3, overlap = 0
PHY-3002 : Step(6057): len = 5069.1, overlap = 0
PHY-3002 : Step(6058): len = 4659.2, overlap = 0
PHY-3002 : Step(6059): len = 4474.5, overlap = 0
PHY-3002 : Step(6060): len = 4144.1, overlap = 0
PHY-3002 : Step(6061): len = 4061.1, overlap = 0
PHY-3002 : Step(6062): len = 4079.2, overlap = 0
PHY-3002 : Step(6063): len = 3841.4, overlap = 0
PHY-3002 : Step(6064): len = 3702.9, overlap = 0
PHY-3002 : Step(6065): len = 3659.8, overlap = 0
PHY-3002 : Step(6066): len = 3695.1, overlap = 0
PHY-3002 : Step(6067): len = 3572.2, overlap = 0
PHY-3002 : Step(6068): len = 3451.3, overlap = 0
PHY-3002 : Step(6069): len = 3278, overlap = 0
PHY-3002 : Step(6070): len = 3120.2, overlap = 0
PHY-3002 : Step(6071): len = 3050.2, overlap = 0
PHY-3002 : Step(6072): len = 3042.9, overlap = 0
PHY-3002 : Step(6073): len = 3061, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004754s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (328.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6074): len = 2995.1, overlap = 0
PHY-3002 : Step(6075): len = 2984.7, overlap = 0
PHY-3002 : Step(6076): len = 2951.7, overlap = 0
PHY-3002 : Step(6077): len = 2942.9, overlap = 0
PHY-3002 : Step(6078): len = 2949.9, overlap = 0
PHY-3002 : Step(6079): len = 2942.2, overlap = 0
PHY-3002 : Step(6080): len = 2946.2, overlap = 0
PHY-3002 : Step(6081): len = 2971.4, overlap = 0
PHY-3002 : Step(6082): len = 2988.7, overlap = 0
PHY-3002 : Step(6083): len = 2922, overlap = 0
PHY-3002 : Step(6084): len = 2897.4, overlap = 0
PHY-3002 : Step(6085): len = 2879.5, overlap = 0
PHY-3002 : Step(6086): len = 2854.6, overlap = 0
PHY-3002 : Step(6087): len = 2861.1, overlap = 0
PHY-3002 : Step(6088): len = 2862.1, overlap = 0
PHY-3002 : Step(6089): len = 2856.3, overlap = 0
PHY-3002 : Step(6090): len = 2844.7, overlap = 0
PHY-3002 : Step(6091): len = 2794.6, overlap = 0
PHY-3002 : Step(6092): len = 2770, overlap = 0
PHY-3002 : Step(6093): len = 2776.5, overlap = 0
PHY-3002 : Step(6094): len = 2749.5, overlap = 0
PHY-3002 : Step(6095): len = 2738.7, overlap = 0
PHY-3002 : Step(6096): len = 2744.9, overlap = 0
PHY-3002 : Step(6097): len = 2730.5, overlap = 0
PHY-3002 : Step(6098): len = 2736.1, overlap = 0
PHY-3002 : Step(6099): len = 2738.6, overlap = 0
PHY-3002 : Step(6100): len = 2708.9, overlap = 0
PHY-3002 : Step(6101): len = 2712.3, overlap = 0
PHY-3002 : Step(6102): len = 2714.9, overlap = 0
PHY-3002 : Step(6103): len = 2686.2, overlap = 0
PHY-3002 : Step(6104): len = 2690.8, overlap = 0
PHY-3002 : Step(6105): len = 2683.9, overlap = 0
PHY-3002 : Step(6106): len = 2685.2, overlap = 0
PHY-3002 : Step(6107): len = 2661.9, overlap = 0
PHY-3002 : Step(6108): len = 2662.4, overlap = 0
PHY-3002 : Step(6109): len = 2681.2, overlap = 0
PHY-3002 : Step(6110): len = 2691.7, overlap = 0
PHY-3002 : Step(6111): len = 2692.1, overlap = 0
PHY-3002 : Step(6112): len = 2663.9, overlap = 0
PHY-3002 : Step(6113): len = 2628.1, overlap = 0
PHY-3002 : Step(6114): len = 2602.3, overlap = 0
PHY-3002 : Step(6115): len = 2592.7, overlap = 0
PHY-3002 : Step(6116): len = 2654.8, overlap = 0
PHY-3002 : Step(6117): len = 2580.3, overlap = 0
PHY-3002 : Step(6118): len = 2514.1, overlap = 0
PHY-3002 : Step(6119): len = 2501.2, overlap = 0
PHY-3002 : Step(6120): len = 2538, overlap = 0
PHY-3002 : Step(6121): len = 2527, overlap = 0
PHY-3002 : Step(6122): len = 2503, overlap = 0
PHY-3002 : Step(6123): len = 2507.3, overlap = 0
PHY-3002 : Step(6124): len = 2499.2, overlap = 0
PHY-3002 : Step(6125): len = 2461, overlap = 0
PHY-3002 : Step(6126): len = 2461, overlap = 0
PHY-3002 : Step(6127): len = 2433.9, overlap = 0
PHY-3002 : Step(6128): len = 2432.5, overlap = 0
PHY-3002 : Step(6129): len = 2432.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57544e-05
PHY-3002 : Step(6130): len = 2427.7, overlap = 4.25
PHY-3002 : Step(6131): len = 2432.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15089e-05
PHY-3002 : Step(6132): len = 2453.1, overlap = 4
PHY-3002 : Step(6133): len = 2453.1, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162487
PHY-3002 : Step(6134): len = 2486.8, overlap = 3.75
PHY-3002 : Step(6135): len = 2502.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010630s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (441.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6136): len = 3646.1, overlap = 0.75
PHY-3002 : Step(6137): len = 3263.5, overlap = 1.25
PHY-3002 : Step(6138): len = 2931.2, overlap = 1.75
PHY-3002 : Step(6139): len = 2685.8, overlap = 2.5
PHY-3002 : Step(6140): len = 2598.1, overlap = 2.5
PHY-3002 : Step(6141): len = 2538.4, overlap = 2.75
PHY-3002 : Step(6142): len = 2537.5, overlap = 2.75
PHY-3002 : Step(6143): len = 2543.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007115s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3551.2, Over = 0
PHY-3001 : Final: Len = 3551.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016164s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (193.3%)

RUN-1003 : finish command "place" in  1.758927s wall, 2.578125s user + 1.109375s system = 3.687500s CPU (209.6%)

RUN-1004 : used memory is 681 MB, reserved memory is 1440 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 68 to 53
PHY-1001 : Pin misalignment score is improved from 53 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 60 instances
RUN-1001 : 24 mslices, 24 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 132 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020955s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.1%)

PHY-1001 : End global routing;  0.103466s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (120.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017070s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (183.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15256
PHY-1001 : End Routed; 0.161829s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (125.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.499323s wall, 1.453125s user + 0.187500s system = 1.640625s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.709870s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (110.6%)

RUN-1004 : used memory is 685 MB, reserved memory is 1445 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 60
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 132, pip num: 1128
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 3049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.092874s wall, 2.437500s user + 0.078125s system = 2.515625s CPU (230.2%)

RUN-1004 : used memory is 685 MB, reserved memory is 1445 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.999674s wall, 1.953125s user + 0.140625s system = 2.093750s CPU (104.7%)

RUN-1004 : used memory is 719 MB, reserved memory is 1479 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.588099s wall, 0.281250s user + 0.234375s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 727 MB, reserved memory is 1487 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.128122s wall, 2.375000s user + 0.421875s system = 2.796875s CPU (30.6%)

RUN-1004 : used memory is 685 MB, reserved memory is 1445 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 832/1681 useful/useless nets, 797/1512 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 353 distributor mux.
SYN-1016 : Merged 533 instances.
SYN-1015 : Optimize round 1, 4253 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 341/157 useful/useless nets, 306/364 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 389 better
SYN-1014 : Optimize round 3
SYN-1032 : 330/0 useful/useless nets, 295/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 329/0 useful/useless nets, 294/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          207
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                166
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |166    |25     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 341/0 useful/useless nets, 307/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 477/0 useful/useless nets, 443/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 143 better
SYN-2501 : Optimize round 2
SYN-1032 : 451/0 useful/useless nets, 417/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 537/0 useful/useless nets, 503/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.32), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 250 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 382/0 useful/useless nets, 348/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 186/230 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  163   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   250
  #lut only            87   out of    250   34.80%
  #reg only            87   out of    250   34.80%
  #lut&reg             76   out of    250   30.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |250   |163   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (98 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 140 instances
RUN-1001 : 64 mslices, 64 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 284 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 138 instances, 128 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1028, tnet num: 282, tinst num: 138, tnode num: 1405, tedge num: 1654.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 282 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 196 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 71355.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6144): len = 47026.6, overlap = 0
PHY-3002 : Step(6145): len = 34441.9, overlap = 0
PHY-3002 : Step(6146): len = 29265, overlap = 0
PHY-3002 : Step(6147): len = 25502.2, overlap = 0
PHY-3002 : Step(6148): len = 22759.2, overlap = 0
PHY-3002 : Step(6149): len = 20848.9, overlap = 0
PHY-3002 : Step(6150): len = 19083.8, overlap = 0
PHY-3002 : Step(6151): len = 16211.4, overlap = 0
PHY-3002 : Step(6152): len = 14292, overlap = 0
PHY-3002 : Step(6153): len = 12861.8, overlap = 0
PHY-3002 : Step(6154): len = 11151.1, overlap = 0
PHY-3002 : Step(6155): len = 9989.8, overlap = 0
PHY-3002 : Step(6156): len = 9338.4, overlap = 0
PHY-3002 : Step(6157): len = 8339.1, overlap = 0
PHY-3002 : Step(6158): len = 7416.3, overlap = 0.5
PHY-3002 : Step(6159): len = 6930.2, overlap = 0.5
PHY-3002 : Step(6160): len = 5737.1, overlap = 0.5
PHY-3002 : Step(6161): len = 5162.7, overlap = 0
PHY-3002 : Step(6162): len = 4808.6, overlap = 0
PHY-3002 : Step(6163): len = 4539.9, overlap = 0
PHY-3002 : Step(6164): len = 4508.1, overlap = 0
PHY-3002 : Step(6165): len = 4292.3, overlap = 0
PHY-3002 : Step(6166): len = 4241.5, overlap = 0
PHY-3002 : Step(6167): len = 4241.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005632s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (277.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6168): len = 4161.5, overlap = 3.5
PHY-3002 : Step(6169): len = 4161.5, overlap = 3.5
PHY-3002 : Step(6170): len = 4130.9, overlap = 3.5
PHY-3002 : Step(6171): len = 4130.9, overlap = 3.5
PHY-3002 : Step(6172): len = 4105, overlap = 3.5
PHY-3002 : Step(6173): len = 4108.6, overlap = 3.25
PHY-3002 : Step(6174): len = 4108.6, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.08787e-06
PHY-3002 : Step(6175): len = 4099.3, overlap = 13.75
PHY-3002 : Step(6176): len = 4099.3, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81757e-05
PHY-3002 : Step(6177): len = 4145.6, overlap = 13.25
PHY-3002 : Step(6178): len = 4183.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.50783e-05
PHY-3002 : Step(6179): len = 4206.5, overlap = 13
PHY-3002 : Step(6180): len = 4386.1, overlap = 13.25
PHY-3002 : Step(6181): len = 4922.2, overlap = 8
PHY-3002 : Step(6182): len = 4835.6, overlap = 8.25
PHY-3002 : Step(6183): len = 4826.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.01567e-05
PHY-3002 : Step(6184): len = 4863.7, overlap = 7.5
PHY-3002 : Step(6185): len = 4912.3, overlap = 7.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000136445
PHY-3002 : Step(6186): len = 5003.2, overlap = 6.25
PHY-3002 : Step(6187): len = 5169.5, overlap = 4.75
PHY-3002 : Step(6188): len = 5112.7, overlap = 5.25
PHY-3002 : Step(6189): len = 5023.9, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023721s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6190): len = 6571.9, overlap = 2
PHY-3002 : Step(6191): len = 6025.9, overlap = 4.25
PHY-3002 : Step(6192): len = 5603.8, overlap = 6
PHY-3002 : Step(6193): len = 5345.2, overlap = 6.5
PHY-3002 : Step(6194): len = 5106.7, overlap = 8.25
PHY-3002 : Step(6195): len = 5097.9, overlap = 8.75
PHY-3002 : Step(6196): len = 4995.4, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.64414e-05
PHY-3002 : Step(6197): len = 4944.4, overlap = 9
PHY-3002 : Step(6198): len = 4955.1, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.28829e-05
PHY-3002 : Step(6199): len = 4953.6, overlap = 8.75
PHY-3002 : Step(6200): len = 5008.5, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007351s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6862.6, Over = 0
PHY-3001 : Final: Len = 6862.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10056, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 10152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016106s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (194.0%)

RUN-1003 : finish command "place" in  1.311228s wall, 1.968750s user + 0.687500s system = 2.656250s CPU (202.6%)

RUN-1004 : used memory is 684 MB, reserved memory is 1444 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 67
PHY-1001 : Pin misalignment score is improved from 67 to 67
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 140 instances
RUN-1001 : 64 mslices, 64 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 284 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10056, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 10152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022356s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.8%)

PHY-1001 : End global routing;  0.107143s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028050s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (167.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 31248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.300153s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (124.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 31248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 31248
PHY-1001 : End DR Iter 1; 0.010095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.745184s wall, 1.671875s user + 0.328125s system = 2.000000s CPU (114.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.967917s wall, 1.921875s user + 0.328125s system = 2.250000s CPU (114.3%)

RUN-1004 : used memory is 693 MB, reserved memory is 1453 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  163   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   250
  #lut only            87   out of    250   34.80%
  #reg only            87   out of    250   34.80%
  #lut&reg             76   out of    250   30.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 140
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 284, pip num: 2299
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 408 valid insts, and 5900 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.800010s wall, 4.296875s user + 0.218750s system = 4.515625s CPU (250.9%)

RUN-1004 : used memory is 693 MB, reserved memory is 1453 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.869016s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (102.8%)

RUN-1004 : used memory is 726 MB, reserved memory is 1487 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.626232s wall, 0.484375s user + 0.250000s system = 0.734375s CPU (11.1%)

RUN-1004 : used memory is 734 MB, reserved memory is 1495 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.043139s wall, 2.515625s user + 0.421875s system = 2.937500s CPU (32.5%)

RUN-1004 : used memory is 692 MB, reserved memory is 1453 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 794/1721 useful/useless nets, 759/1547 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4262 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 326/150 useful/useless nets, 291/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031352s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (199.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 75549.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6201): len = 50197.9, overlap = 0
PHY-3002 : Step(6202): len = 36692.5, overlap = 0
PHY-3002 : Step(6203): len = 30564.3, overlap = 0
PHY-3002 : Step(6204): len = 26733.4, overlap = 0
PHY-3002 : Step(6205): len = 23112, overlap = 0
PHY-3002 : Step(6206): len = 20091.3, overlap = 0
PHY-3002 : Step(6207): len = 18451.3, overlap = 0
PHY-3002 : Step(6208): len = 16007.9, overlap = 0
PHY-3002 : Step(6209): len = 14141.5, overlap = 0
PHY-3002 : Step(6210): len = 12639.3, overlap = 0
PHY-3002 : Step(6211): len = 10814.4, overlap = 0
PHY-3002 : Step(6212): len = 9466.5, overlap = 0
PHY-3002 : Step(6213): len = 8752.6, overlap = 0
PHY-3002 : Step(6214): len = 7867.6, overlap = 0
PHY-3002 : Step(6215): len = 6852.3, overlap = 0
PHY-3002 : Step(6216): len = 6396.6, overlap = 0
PHY-3002 : Step(6217): len = 5667.8, overlap = 0
PHY-3002 : Step(6218): len = 5258.1, overlap = 0
PHY-3002 : Step(6219): len = 4846.4, overlap = 0
PHY-3002 : Step(6220): len = 4528.8, overlap = 0
PHY-3002 : Step(6221): len = 4432.5, overlap = 0
PHY-3002 : Step(6222): len = 4432.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005977s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (261.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6223): len = 4335.9, overlap = 1.5
PHY-3002 : Step(6224): len = 4302.9, overlap = 1.5
PHY-3002 : Step(6225): len = 4294.8, overlap = 1.5
PHY-3002 : Step(6226): len = 4103.7, overlap = 1.5
PHY-3002 : Step(6227): len = 4003.3, overlap = 3.75
PHY-3002 : Step(6228): len = 3941, overlap = 4.75
PHY-3002 : Step(6229): len = 3865.8, overlap = 5.25
PHY-3002 : Step(6230): len = 3860, overlap = 5.25
PHY-3002 : Step(6231): len = 3848, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.20731e-05
PHY-3002 : Step(6232): len = 3826.6, overlap = 14.75
PHY-3002 : Step(6233): len = 3880.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.41462e-05
PHY-3002 : Step(6234): len = 3968.4, overlap = 11.75
PHY-3002 : Step(6235): len = 4106.5, overlap = 11
PHY-3002 : Step(6236): len = 4292.7, overlap = 11
PHY-3002 : Step(6237): len = 4524.4, overlap = 12
PHY-3002 : Step(6238): len = 4534.8, overlap = 12
PHY-3002 : Step(6239): len = 4544.8, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.82923e-05
PHY-3002 : Step(6240): len = 4548.6, overlap = 12
PHY-3002 : Step(6241): len = 4592.2, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00198618
PHY-3002 : Step(6242): len = 6744, overlap = 1
PHY-3002 : Step(6243): len = 5920.4, overlap = 4.25
PHY-3002 : Step(6244): len = 5751.4, overlap = 4.25
PHY-3002 : Step(6245): len = 5402.1, overlap = 4
PHY-3002 : Step(6246): len = 5173.7, overlap = 4.5
PHY-3002 : Step(6247): len = 5094.8, overlap = 4.25
PHY-3002 : Step(6248): len = 5061.1, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00397235
PHY-3002 : Step(6249): len = 5035.7, overlap = 4.5
PHY-3002 : Step(6250): len = 5027.9, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0079447
PHY-3002 : Step(6251): len = 5038, overlap = 4.75
PHY-3002 : Step(6252): len = 5048.3, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.6%)

PHY-3001 : Legalized: Len = 6584.4, Over = 0
PHY-3001 : Final: Len = 6584.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10680, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.4%)

RUN-1003 : finish command "place" in  1.273528s wall, 2.171875s user + 0.562500s system = 2.734375s CPU (214.7%)

RUN-1004 : used memory is 657 MB, reserved memory is 1452 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10680, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025488s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (183.9%)

PHY-1001 : End global routing;  0.114973s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (108.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022570s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (207.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 32720, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.260003s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (150.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32720
PHY-1001 : End DR Iter 1; 0.009837s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (476.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.686511s wall, 1.656250s user + 0.296875s system = 1.953125s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.919279s wall, 1.906250s user + 0.328125s system = 2.234375s CPU (116.4%)

RUN-1004 : used memory is 674 MB, reserved memory is 1469 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2309
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 375 valid insts, and 5904 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.728787s wall, 4.078125s user + 0.156250s system = 4.234375s CPU (244.9%)

RUN-1004 : used memory is 675 MB, reserved memory is 1469 MB, peak memory is 1005 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near 'always' in source/rtl/rgb_tx.v(17)
HDL-8007 ERROR: Verilog 2000 keyword always used in incorrect context in source/rtl/rgb_tx.v(17)
HDL-8007 ERROR: syntax error near '<=' in source/rtl/rgb_tx.v(21)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/rgb_tx.v(21)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/rgb_tx.v(22)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(52)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 806/1723 useful/useless nets, 768/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4261 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/151 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 488/0 useful/useless nets, 451/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 462/0 useful/useless nets, 425/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 553/0 useful/useless nets, 516/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 253 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1051, tnet num: 290, tinst num: 142, tnode num: 1435, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 384 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033252s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (141.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6253): len = 53296.8, overlap = 0
PHY-3002 : Step(6254): len = 40590.9, overlap = 0
PHY-3002 : Step(6255): len = 34064.4, overlap = 0
PHY-3002 : Step(6256): len = 28984.6, overlap = 0
PHY-3002 : Step(6257): len = 24947, overlap = 0
PHY-3002 : Step(6258): len = 22104.6, overlap = 0
PHY-3002 : Step(6259): len = 19477.6, overlap = 0
PHY-3002 : Step(6260): len = 17279.4, overlap = 0
PHY-3002 : Step(6261): len = 15625.7, overlap = 0
PHY-3002 : Step(6262): len = 13817.8, overlap = 0
PHY-3002 : Step(6263): len = 12433.2, overlap = 0
PHY-3002 : Step(6264): len = 11114.7, overlap = 0
PHY-3002 : Step(6265): len = 9802.4, overlap = 0
PHY-3002 : Step(6266): len = 9046.7, overlap = 0
PHY-3002 : Step(6267): len = 8231.8, overlap = 0
PHY-3002 : Step(6268): len = 7148.7, overlap = 0
PHY-3002 : Step(6269): len = 6537, overlap = 0
PHY-3002 : Step(6270): len = 6012.4, overlap = 0
PHY-3002 : Step(6271): len = 5671.8, overlap = 1.75
PHY-3002 : Step(6272): len = 5260.6, overlap = 3
PHY-3002 : Step(6273): len = 4974.5, overlap = 3
PHY-3002 : Step(6274): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6275): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6276): len = 4592.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (323.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6277): len = 4472.8, overlap = 7.5
PHY-3002 : Step(6278): len = 4477, overlap = 7.5
PHY-3002 : Step(6279): len = 4443.6, overlap = 7.5
PHY-3002 : Step(6280): len = 4465.9, overlap = 7.5
PHY-3002 : Step(6281): len = 4529.8, overlap = 7.5
PHY-3002 : Step(6282): len = 4381.9, overlap = 7.75
PHY-3002 : Step(6283): len = 4341.3, overlap = 8
PHY-3002 : Step(6284): len = 4333.3, overlap = 8
PHY-3002 : Step(6285): len = 4236.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00229573
PHY-3002 : Step(6286): len = 4202.7, overlap = 7.75
PHY-3002 : Step(6287): len = 4210.6, overlap = 7.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71584e-06
PHY-3002 : Step(6288): len = 4205.6, overlap = 16
PHY-3002 : Step(6289): len = 4263.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34317e-05
PHY-3002 : Step(6290): len = 4251.6, overlap = 16
PHY-3002 : Step(6291): len = 4324.5, overlap = 15.75
PHY-3002 : Step(6292): len = 4425.8, overlap = 11.75
PHY-3002 : Step(6293): len = 4624.3, overlap = 9.5
PHY-3002 : Step(6294): len = 4519.6, overlap = 9.5
PHY-3002 : Step(6295): len = 4481.3, overlap = 9.5
PHY-3002 : Step(6296): len = 4498.5, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68634e-05
PHY-3002 : Step(6297): len = 4467.5, overlap = 9
PHY-3002 : Step(6298): len = 4516.8, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.37267e-05
PHY-3002 : Step(6299): len = 4673.3, overlap = 8.75
PHY-3002 : Step(6300): len = 4815.8, overlap = 8.25
PHY-3002 : Step(6301): len = 4862.1, overlap = 7.25
PHY-3002 : Step(6302): len = 4957.7, overlap = 7.25
PHY-3002 : Step(6303): len = 5012.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029200s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (214.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00242949
PHY-3002 : Step(6304): len = 6877.1, overlap = 2.5
PHY-3002 : Step(6305): len = 6205.2, overlap = 4.5
PHY-3002 : Step(6306): len = 5776.2, overlap = 4.5
PHY-3002 : Step(6307): len = 5670.1, overlap = 4.25
PHY-3002 : Step(6308): len = 5461.7, overlap = 3.75
PHY-3002 : Step(6309): len = 5412.2, overlap = 4
PHY-3002 : Step(6310): len = 5411.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00485897
PHY-3002 : Step(6311): len = 5401.9, overlap = 4.25
PHY-3002 : Step(6312): len = 5350.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00971795
PHY-3002 : Step(6313): len = 5353.1, overlap = 4.5
PHY-3002 : Step(6314): len = 5345.3, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007544s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6670.9, Over = 0
PHY-3001 : Final: Len = 6670.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.7%)

RUN-1003 : finish command "place" in  1.420312s wall, 2.078125s user + 0.593750s system = 2.671875s CPU (188.1%)

RUN-1004 : used memory is 674 MB, reserved memory is 1469 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019847s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (157.5%)

PHY-1001 : End global routing;  0.111863s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.140578s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.225747s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (110.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32840
PHY-1001 : End DR Iter 1; 0.008240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.766251s wall, 1.671875s user + 0.171875s system = 1.843750s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.004827s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (105.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 1474 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2362
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 423 valid insts, and 6116 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.763682s wall, 4.218750s user + 0.062500s system = 4.281250s CPU (242.7%)

RUN-1004 : used memory is 679 MB, reserved memory is 1474 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.014242s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (103.2%)

RUN-1004 : used memory is 713 MB, reserved memory is 1508 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.737246s wall, 0.343750s user + 0.109375s system = 0.453125s CPU (6.7%)

RUN-1004 : used memory is 720 MB, reserved memory is 1516 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.325753s wall, 2.609375s user + 0.187500s system = 2.796875s CPU (30.0%)

RUN-1004 : used memory is 678 MB, reserved memory is 1474 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 806/1723 useful/useless nets, 768/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4261 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/151 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1051, tnet num: 290, tinst num: 142, tnode num: 1435, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 384 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030571s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6315): len = 53296.8, overlap = 0
PHY-3002 : Step(6316): len = 40590.9, overlap = 0
PHY-3002 : Step(6317): len = 34064.4, overlap = 0
PHY-3002 : Step(6318): len = 28984.6, overlap = 0
PHY-3002 : Step(6319): len = 24947, overlap = 0
PHY-3002 : Step(6320): len = 22104.6, overlap = 0
PHY-3002 : Step(6321): len = 19477.6, overlap = 0
PHY-3002 : Step(6322): len = 17279.4, overlap = 0
PHY-3002 : Step(6323): len = 15625.7, overlap = 0
PHY-3002 : Step(6324): len = 13817.8, overlap = 0
PHY-3002 : Step(6325): len = 12433.2, overlap = 0
PHY-3002 : Step(6326): len = 11114.7, overlap = 0
PHY-3002 : Step(6327): len = 9802.4, overlap = 0
PHY-3002 : Step(6328): len = 9046.7, overlap = 0
PHY-3002 : Step(6329): len = 8231.8, overlap = 0
PHY-3002 : Step(6330): len = 7148.7, overlap = 0
PHY-3002 : Step(6331): len = 6537, overlap = 0
PHY-3002 : Step(6332): len = 6012.4, overlap = 0
PHY-3002 : Step(6333): len = 5671.8, overlap = 1.75
PHY-3002 : Step(6334): len = 5260.6, overlap = 3
PHY-3002 : Step(6335): len = 4974.5, overlap = 3
PHY-3002 : Step(6336): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6337): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6338): len = 4592.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6339): len = 4472.8, overlap = 7.5
PHY-3002 : Step(6340): len = 4477, overlap = 7.5
PHY-3002 : Step(6341): len = 4443.6, overlap = 7.5
PHY-3002 : Step(6342): len = 4465.9, overlap = 7.5
PHY-3002 : Step(6343): len = 4529.8, overlap = 7.5
PHY-3002 : Step(6344): len = 4381.9, overlap = 7.75
PHY-3002 : Step(6345): len = 4341.3, overlap = 8
PHY-3002 : Step(6346): len = 4333.3, overlap = 8
PHY-3002 : Step(6347): len = 4236.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00229573
PHY-3002 : Step(6348): len = 4202.7, overlap = 7.75
PHY-3002 : Step(6349): len = 4210.6, overlap = 7.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71584e-06
PHY-3002 : Step(6350): len = 4205.6, overlap = 16
PHY-3002 : Step(6351): len = 4263.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34317e-05
PHY-3002 : Step(6352): len = 4251.6, overlap = 16
PHY-3002 : Step(6353): len = 4324.5, overlap = 15.75
PHY-3002 : Step(6354): len = 4425.8, overlap = 11.75
PHY-3002 : Step(6355): len = 4624.3, overlap = 9.5
PHY-3002 : Step(6356): len = 4519.6, overlap = 9.5
PHY-3002 : Step(6357): len = 4481.3, overlap = 9.5
PHY-3002 : Step(6358): len = 4498.5, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68634e-05
PHY-3002 : Step(6359): len = 4467.5, overlap = 9
PHY-3002 : Step(6360): len = 4516.8, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.37267e-05
PHY-3002 : Step(6361): len = 4673.3, overlap = 8.75
PHY-3002 : Step(6362): len = 4815.8, overlap = 8.25
PHY-3002 : Step(6363): len = 4862.1, overlap = 7.25
PHY-3002 : Step(6364): len = 4957.7, overlap = 7.25
PHY-3002 : Step(6365): len = 5012.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024251s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (193.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00242949
PHY-3002 : Step(6366): len = 6877.1, overlap = 2.5
PHY-3002 : Step(6367): len = 6205.2, overlap = 4.5
PHY-3002 : Step(6368): len = 5776.2, overlap = 4.5
PHY-3002 : Step(6369): len = 5670.1, overlap = 4.25
PHY-3002 : Step(6370): len = 5461.7, overlap = 3.75
PHY-3002 : Step(6371): len = 5412.2, overlap = 4
PHY-3002 : Step(6372): len = 5411.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00485897
PHY-3002 : Step(6373): len = 5401.9, overlap = 4.25
PHY-3002 : Step(6374): len = 5350.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00971795
PHY-3002 : Step(6375): len = 5353.1, overlap = 4.5
PHY-3002 : Step(6376): len = 5345.3, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6670.9, Over = 0
PHY-3001 : Final: Len = 6670.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.2%)

RUN-1003 : finish command "place" in  1.399209s wall, 2.125000s user + 0.781250s system = 2.906250s CPU (207.7%)

RUN-1004 : used memory is 677 MB, reserved memory is 1473 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020033s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (156.0%)

PHY-1001 : End global routing;  0.116312s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.142368s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.241378s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (161.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32840
PHY-1001 : End DR Iter 1; 0.008051s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.794624s wall, 1.828125s user + 0.203125s system = 2.031250s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.033158s wall, 2.078125s user + 0.250000s system = 2.328125s CPU (114.5%)

RUN-1004 : used memory is 697 MB, reserved memory is 1493 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2362
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 423 valid insts, and 6116 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.786838s wall, 4.359375s user + 0.078125s system = 4.437500s CPU (248.3%)

RUN-1004 : used memory is 697 MB, reserved memory is 1493 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.910258s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (102.2%)

RUN-1004 : used memory is 731 MB, reserved memory is 1527 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.624233s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 739 MB, reserved memory is 1535 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.082335s wall, 2.265625s user + 0.218750s system = 2.484375s CPU (27.4%)

RUN-1004 : used memory is 697 MB, reserved memory is 1493 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 806/1723 useful/useless nets, 768/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4261 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/151 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 488/0 useful/useless nets, 451/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 462/0 useful/useless nets, 425/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 553/0 useful/useless nets, 516/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 253 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1051, tnet num: 290, tinst num: 142, tnode num: 1435, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 384 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031520s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (198.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6377): len = 53296.8, overlap = 0
PHY-3002 : Step(6378): len = 40590.9, overlap = 0
PHY-3002 : Step(6379): len = 34064.4, overlap = 0
PHY-3002 : Step(6380): len = 28984.6, overlap = 0
PHY-3002 : Step(6381): len = 24947, overlap = 0
PHY-3002 : Step(6382): len = 22104.6, overlap = 0
PHY-3002 : Step(6383): len = 19477.6, overlap = 0
PHY-3002 : Step(6384): len = 17279.4, overlap = 0
PHY-3002 : Step(6385): len = 15625.7, overlap = 0
PHY-3002 : Step(6386): len = 13817.8, overlap = 0
PHY-3002 : Step(6387): len = 12433.2, overlap = 0
PHY-3002 : Step(6388): len = 11114.7, overlap = 0
PHY-3002 : Step(6389): len = 9802.4, overlap = 0
PHY-3002 : Step(6390): len = 9046.7, overlap = 0
PHY-3002 : Step(6391): len = 8231.8, overlap = 0
PHY-3002 : Step(6392): len = 7148.7, overlap = 0
PHY-3002 : Step(6393): len = 6537, overlap = 0
PHY-3002 : Step(6394): len = 6012.4, overlap = 0
PHY-3002 : Step(6395): len = 5671.8, overlap = 1.75
PHY-3002 : Step(6396): len = 5260.6, overlap = 3
PHY-3002 : Step(6397): len = 4974.5, overlap = 3
PHY-3002 : Step(6398): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6399): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6400): len = 4592.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004728s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6401): len = 4472.8, overlap = 7.5
PHY-3002 : Step(6402): len = 4477, overlap = 7.5
PHY-3002 : Step(6403): len = 4443.6, overlap = 7.5
PHY-3002 : Step(6404): len = 4465.9, overlap = 7.5
PHY-3002 : Step(6405): len = 4529.8, overlap = 7.5
PHY-3002 : Step(6406): len = 4381.9, overlap = 7.75
PHY-3002 : Step(6407): len = 4341.3, overlap = 8
PHY-3002 : Step(6408): len = 4333.3, overlap = 8
PHY-3002 : Step(6409): len = 4236.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00229573
PHY-3002 : Step(6410): len = 4202.7, overlap = 7.75
PHY-3002 : Step(6411): len = 4210.6, overlap = 7.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71584e-06
PHY-3002 : Step(6412): len = 4205.6, overlap = 16
PHY-3002 : Step(6413): len = 4263.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34317e-05
PHY-3002 : Step(6414): len = 4251.6, overlap = 16
PHY-3002 : Step(6415): len = 4324.5, overlap = 15.75
PHY-3002 : Step(6416): len = 4425.8, overlap = 11.75
PHY-3002 : Step(6417): len = 4624.3, overlap = 9.5
PHY-3002 : Step(6418): len = 4519.6, overlap = 9.5
PHY-3002 : Step(6419): len = 4481.3, overlap = 9.5
PHY-3002 : Step(6420): len = 4498.5, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68634e-05
PHY-3002 : Step(6421): len = 4467.5, overlap = 9
PHY-3002 : Step(6422): len = 4516.8, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.37267e-05
PHY-3002 : Step(6423): len = 4673.3, overlap = 8.75
PHY-3002 : Step(6424): len = 4815.8, overlap = 8.25
PHY-3002 : Step(6425): len = 4862.1, overlap = 7.25
PHY-3002 : Step(6426): len = 4957.7, overlap = 7.25
PHY-3002 : Step(6427): len = 5012.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032223s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (290.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00242949
PHY-3002 : Step(6428): len = 6877.1, overlap = 2.5
PHY-3002 : Step(6429): len = 6205.2, overlap = 4.5
PHY-3002 : Step(6430): len = 5776.2, overlap = 4.5
PHY-3002 : Step(6431): len = 5670.1, overlap = 4.25
PHY-3002 : Step(6432): len = 5461.7, overlap = 3.75
PHY-3002 : Step(6433): len = 5412.2, overlap = 4
PHY-3002 : Step(6434): len = 5411.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00485897
PHY-3002 : Step(6435): len = 5401.9, overlap = 4.25
PHY-3002 : Step(6436): len = 5350.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00971795
PHY-3002 : Step(6437): len = 5353.1, overlap = 4.5
PHY-3002 : Step(6438): len = 5345.3, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007643s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6670.9, Over = 0
PHY-3001 : Final: Len = 6670.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016637s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (187.8%)

RUN-1003 : finish command "place" in  1.430335s wall, 2.234375s user + 0.625000s system = 2.859375s CPU (199.9%)

RUN-1004 : used memory is 700 MB, reserved memory is 1493 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018785s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (415.9%)

PHY-1001 : End global routing;  0.107560s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (145.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.129730s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.231731s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (161.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32840
PHY-1001 : End DR Iter 1; 0.007595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.779177s wall, 1.781250s user + 0.234375s system = 2.015625s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.014039s wall, 2.062500s user + 0.250000s system = 2.312500s CPU (114.8%)

RUN-1004 : used memory is 711 MB, reserved memory is 1505 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2362
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 423 valid insts, and 6116 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.761889s wall, 4.281250s user + 0.125000s system = 4.406250s CPU (250.1%)

RUN-1004 : used memory is 711 MB, reserved memory is 1505 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.967447s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (105.6%)

RUN-1004 : used memory is 745 MB, reserved memory is 1538 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.660017s wall, 0.281250s user + 0.234375s system = 0.515625s CPU (7.7%)

RUN-1004 : used memory is 753 MB, reserved memory is 1547 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.178126s wall, 2.406250s user + 0.375000s system = 2.781250s CPU (30.3%)

RUN-1004 : used memory is 711 MB, reserved memory is 1505 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.039907s wall, 2.078125s user + 0.125000s system = 2.203125s CPU (108.0%)

RUN-1004 : used memory is 716 MB, reserved memory is 1538 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.533741s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (8.1%)

RUN-1004 : used memory is 724 MB, reserved memory is 1547 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.122863s wall, 2.687500s user + 0.265625s system = 2.953125s CPU (32.4%)

RUN-1004 : used memory is 682 MB, reserved memory is 1505 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.046027s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (106.2%)

RUN-1004 : used memory is 715 MB, reserved memory is 1537 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.588602s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 723 MB, reserved memory is 1545 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.183620s wall, 2.359375s user + 0.250000s system = 2.609375s CPU (28.4%)

RUN-1004 : used memory is 681 MB, reserved memory is 1503 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.980471s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (104.9%)

RUN-1004 : used memory is 715 MB, reserved memory is 1537 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.583544s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 723 MB, reserved memory is 1546 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.120035s wall, 2.453125s user + 0.125000s system = 2.578125s CPU (28.3%)

RUN-1004 : used memory is 681 MB, reserved memory is 1504 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.082466s wall, 2.140625s user + 0.109375s system = 2.250000s CPU (108.0%)

RUN-1004 : used memory is 698 MB, reserved memory is 1536 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.589545s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 706 MB, reserved memory is 1544 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.220869s wall, 2.375000s user + 0.187500s system = 2.562500s CPU (27.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 1502 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.024653s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (106.5%)

RUN-1004 : used memory is 698 MB, reserved memory is 1536 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.536219s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 706 MB, reserved memory is 1544 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.116857s wall, 2.515625s user + 0.218750s system = 2.734375s CPU (30.0%)

RUN-1004 : used memory is 664 MB, reserved memory is 1502 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 806/1723 useful/useless nets, 768/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4261 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/151 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1051, tnet num: 290, tinst num: 142, tnode num: 1435, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 384 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032542s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (144.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6439): len = 53296.8, overlap = 0
PHY-3002 : Step(6440): len = 40590.9, overlap = 0
PHY-3002 : Step(6441): len = 34064.4, overlap = 0
PHY-3002 : Step(6442): len = 28984.6, overlap = 0
PHY-3002 : Step(6443): len = 24947, overlap = 0
PHY-3002 : Step(6444): len = 22104.6, overlap = 0
PHY-3002 : Step(6445): len = 19477.6, overlap = 0
PHY-3002 : Step(6446): len = 17279.4, overlap = 0
PHY-3002 : Step(6447): len = 15625.7, overlap = 0
PHY-3002 : Step(6448): len = 13817.8, overlap = 0
PHY-3002 : Step(6449): len = 12433.2, overlap = 0
PHY-3002 : Step(6450): len = 11114.7, overlap = 0
PHY-3002 : Step(6451): len = 9802.4, overlap = 0
PHY-3002 : Step(6452): len = 9046.7, overlap = 0
PHY-3002 : Step(6453): len = 8231.8, overlap = 0
PHY-3002 : Step(6454): len = 7148.7, overlap = 0
PHY-3002 : Step(6455): len = 6537, overlap = 0
PHY-3002 : Step(6456): len = 6012.4, overlap = 0
PHY-3002 : Step(6457): len = 5671.8, overlap = 1.75
PHY-3002 : Step(6458): len = 5260.6, overlap = 3
PHY-3002 : Step(6459): len = 4974.5, overlap = 3
PHY-3002 : Step(6460): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6461): len = 4737.3, overlap = 3.5
PHY-3002 : Step(6462): len = 4592.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6463): len = 4472.8, overlap = 7.5
PHY-3002 : Step(6464): len = 4477, overlap = 7.5
PHY-3002 : Step(6465): len = 4443.6, overlap = 7.5
PHY-3002 : Step(6466): len = 4465.9, overlap = 7.5
PHY-3002 : Step(6467): len = 4529.8, overlap = 7.5
PHY-3002 : Step(6468): len = 4381.9, overlap = 7.75
PHY-3002 : Step(6469): len = 4341.3, overlap = 8
PHY-3002 : Step(6470): len = 4333.3, overlap = 8
PHY-3002 : Step(6471): len = 4236.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00229573
PHY-3002 : Step(6472): len = 4202.7, overlap = 7.75
PHY-3002 : Step(6473): len = 4210.6, overlap = 7.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71584e-06
PHY-3002 : Step(6474): len = 4205.6, overlap = 16
PHY-3002 : Step(6475): len = 4263.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34317e-05
PHY-3002 : Step(6476): len = 4251.6, overlap = 16
PHY-3002 : Step(6477): len = 4324.5, overlap = 15.75
PHY-3002 : Step(6478): len = 4425.8, overlap = 11.75
PHY-3002 : Step(6479): len = 4624.3, overlap = 9.5
PHY-3002 : Step(6480): len = 4519.6, overlap = 9.5
PHY-3002 : Step(6481): len = 4481.3, overlap = 9.5
PHY-3002 : Step(6482): len = 4498.5, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68634e-05
PHY-3002 : Step(6483): len = 4467.5, overlap = 9
PHY-3002 : Step(6484): len = 4516.8, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.37267e-05
PHY-3002 : Step(6485): len = 4673.3, overlap = 8.75
PHY-3002 : Step(6486): len = 4815.8, overlap = 8.25
PHY-3002 : Step(6487): len = 4862.1, overlap = 7.25
PHY-3002 : Step(6488): len = 4957.7, overlap = 7.25
PHY-3002 : Step(6489): len = 5012.7, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024853s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (251.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00242949
PHY-3002 : Step(6490): len = 6877.1, overlap = 2.5
PHY-3002 : Step(6491): len = 6205.2, overlap = 4.5
PHY-3002 : Step(6492): len = 5776.2, overlap = 4.5
PHY-3002 : Step(6493): len = 5670.1, overlap = 4.25
PHY-3002 : Step(6494): len = 5461.7, overlap = 3.75
PHY-3002 : Step(6495): len = 5412.2, overlap = 4
PHY-3002 : Step(6496): len = 5411.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00485897
PHY-3002 : Step(6497): len = 5401.9, overlap = 4.25
PHY-3002 : Step(6498): len = 5350.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00971795
PHY-3002 : Step(6499): len = 5353.1, overlap = 4.5
PHY-3002 : Step(6500): len = 5345.3, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6670.9, Over = 0
PHY-3001 : Final: Len = 6670.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015724s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (298.1%)

RUN-1003 : finish command "place" in  1.534323s wall, 2.437500s user + 0.843750s system = 3.281250s CPU (213.9%)

RUN-1004 : used memory is 667 MB, reserved memory is 1504 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 71
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018491s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

PHY-1001 : End global routing;  0.112155s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.132662s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 32840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.242756s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (148.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 32840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 32840
PHY-1001 : End DR Iter 1; 0.007446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.789134s wall, 1.781250s user + 0.234375s system = 2.015625s CPU (112.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.026795s wall, 2.000000s user + 0.234375s system = 2.234375s CPU (110.2%)

RUN-1004 : used memory is 679 MB, reserved memory is 1516 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2362
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 423 valid insts, and 6116 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.730625s wall, 4.265625s user + 0.062500s system = 4.328125s CPU (250.1%)

RUN-1004 : used memory is 679 MB, reserved memory is 1516 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.053285s wall, 2.046875s user + 0.093750s system = 2.140625s CPU (104.3%)

RUN-1004 : used memory is 712 MB, reserved memory is 1549 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.624554s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 720 MB, reserved memory is 1557 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.222368s wall, 2.359375s user + 0.109375s system = 2.468750s CPU (26.8%)

RUN-1004 : used memory is 678 MB, reserved memory is 1515 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028930s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (162.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6501): len = 53290, overlap = 0
PHY-3002 : Step(6502): len = 40578.6, overlap = 0
PHY-3002 : Step(6503): len = 34052.5, overlap = 0
PHY-3002 : Step(6504): len = 28973.8, overlap = 0
PHY-3002 : Step(6505): len = 24937.3, overlap = 0
PHY-3002 : Step(6506): len = 22094.6, overlap = 0
PHY-3002 : Step(6507): len = 19468.2, overlap = 0
PHY-3002 : Step(6508): len = 17268.6, overlap = 0
PHY-3002 : Step(6509): len = 15609.5, overlap = 0
PHY-3002 : Step(6510): len = 13803, overlap = 0
PHY-3002 : Step(6511): len = 12411.5, overlap = 0
PHY-3002 : Step(6512): len = 11101.2, overlap = 0
PHY-3002 : Step(6513): len = 9749.5, overlap = 0
PHY-3002 : Step(6514): len = 9047, overlap = 0
PHY-3002 : Step(6515): len = 8099.7, overlap = 0
PHY-3002 : Step(6516): len = 7120.4, overlap = 0
PHY-3002 : Step(6517): len = 6525.9, overlap = 0
PHY-3002 : Step(6518): len = 5980.1, overlap = 0.5
PHY-3002 : Step(6519): len = 5545.1, overlap = 2.25
PHY-3002 : Step(6520): len = 5228.9, overlap = 3
PHY-3002 : Step(6521): len = 4988.4, overlap = 2.5
PHY-3002 : Step(6522): len = 4847.1, overlap = 1.25
PHY-3002 : Step(6523): len = 4881.4, overlap = 2.25
PHY-3002 : Step(6524): len = 4725.6, overlap = 3
PHY-3002 : Step(6525): len = 4607, overlap = 2.75
PHY-3002 : Step(6526): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6527): len = 4395.1, overlap = 7.5
PHY-3002 : Step(6528): len = 4386.8, overlap = 7.5
PHY-3002 : Step(6529): len = 4308.5, overlap = 7.5
PHY-3002 : Step(6530): len = 4310.2, overlap = 7.5
PHY-3002 : Step(6531): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(6532): len = 4272.1, overlap = 16
PHY-3002 : Step(6533): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(6534): len = 4354.7, overlap = 16
PHY-3002 : Step(6535): len = 4509, overlap = 15.75
PHY-3002 : Step(6536): len = 4737.7, overlap = 11
PHY-3002 : Step(6537): len = 4719.5, overlap = 10.75
PHY-3002 : Step(6538): len = 4808.4, overlap = 6.75
PHY-3002 : Step(6539): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(6540): len = 4703.7, overlap = 5.75
PHY-3002 : Step(6541): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(6542): len = 4808.8, overlap = 6.75
PHY-3002 : Step(6543): len = 4940.8, overlap = 7
PHY-3002 : Step(6544): len = 5077.6, overlap = 7.5
PHY-3002 : Step(6545): len = 5078.9, overlap = 8
PHY-3002 : Step(6546): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(6547): len = 7372.9, overlap = 1.5
PHY-3002 : Step(6548): len = 6462.1, overlap = 4
PHY-3002 : Step(6549): len = 6001.4, overlap = 4
PHY-3002 : Step(6550): len = 5826.4, overlap = 3.5
PHY-3002 : Step(6551): len = 5649, overlap = 4.5
PHY-3002 : Step(6552): len = 5595.2, overlap = 4.75
PHY-3002 : Step(6553): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(6554): len = 5505.1, overlap = 4.75
PHY-3002 : Step(6555): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(6556): len = 5430.8, overlap = 4
PHY-3002 : Step(6557): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008469s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (369.0%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016771s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.2%)

RUN-1003 : finish command "place" in  1.341722s wall, 2.031250s user + 0.625000s system = 2.656250s CPU (198.0%)

RUN-1004 : used memory is 684 MB, reserved memory is 1515 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.9%)

PHY-1001 : End global routing;  0.109025s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (143.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.168639s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.229704s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (129.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.007793s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.783547s wall, 1.796875s user + 0.156250s system = 1.953125s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.020051s wall, 2.078125s user + 0.156250s system = 2.234375s CPU (110.6%)

RUN-1004 : used memory is 692 MB, reserved memory is 1524 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2386
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.683816s wall, 3.890625s user + 0.171875s system = 4.062500s CPU (241.3%)

RUN-1004 : used memory is 692 MB, reserved memory is 1524 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.055111s wall, 2.015625s user + 0.093750s system = 2.109375s CPU (102.6%)

RUN-1004 : used memory is 726 MB, reserved memory is 1558 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.684698s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (5.6%)

RUN-1004 : used memory is 734 MB, reserved memory is 1567 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.288553s wall, 2.531250s user + 0.187500s system = 2.718750s CPU (29.3%)

RUN-1004 : used memory is 692 MB, reserved memory is 1525 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.092583s wall, 2.062500s user + 0.109375s system = 2.171875s CPU (103.8%)

RUN-1004 : used memory is 726 MB, reserved memory is 1558 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.577619s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 734 MB, reserved memory is 1567 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.216719s wall, 2.453125s user + 0.140625s system = 2.593750s CPU (28.1%)

RUN-1004 : used memory is 692 MB, reserved memory is 1525 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.016442s wall, 1.953125s user + 0.125000s system = 2.078125s CPU (103.1%)

RUN-1004 : used memory is 694 MB, reserved memory is 1557 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.571755s wall, 0.593750s user + 0.296875s system = 0.890625s CPU (13.6%)

RUN-1004 : used memory is 703 MB, reserved memory is 1565 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.144264s wall, 2.687500s user + 0.437500s system = 3.125000s CPU (34.2%)

RUN-1004 : used memory is 661 MB, reserved memory is 1523 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033439s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6558): len = 53290, overlap = 0
PHY-3002 : Step(6559): len = 40578.6, overlap = 0
PHY-3002 : Step(6560): len = 34052.5, overlap = 0
PHY-3002 : Step(6561): len = 28973.8, overlap = 0
PHY-3002 : Step(6562): len = 24937.3, overlap = 0
PHY-3002 : Step(6563): len = 22094.6, overlap = 0
PHY-3002 : Step(6564): len = 19468.2, overlap = 0
PHY-3002 : Step(6565): len = 17268.6, overlap = 0
PHY-3002 : Step(6566): len = 15609.5, overlap = 0
PHY-3002 : Step(6567): len = 13803, overlap = 0
PHY-3002 : Step(6568): len = 12411.5, overlap = 0
PHY-3002 : Step(6569): len = 11101.2, overlap = 0
PHY-3002 : Step(6570): len = 9749.5, overlap = 0
PHY-3002 : Step(6571): len = 9047, overlap = 0
PHY-3002 : Step(6572): len = 8099.7, overlap = 0
PHY-3002 : Step(6573): len = 7120.4, overlap = 0
PHY-3002 : Step(6574): len = 6525.9, overlap = 0
PHY-3002 : Step(6575): len = 5980.1, overlap = 0.5
PHY-3002 : Step(6576): len = 5545.1, overlap = 2.25
PHY-3002 : Step(6577): len = 5228.9, overlap = 3
PHY-3002 : Step(6578): len = 4988.4, overlap = 2.5
PHY-3002 : Step(6579): len = 4847.1, overlap = 1.25
PHY-3002 : Step(6580): len = 4881.4, overlap = 2.25
PHY-3002 : Step(6581): len = 4725.6, overlap = 3
PHY-3002 : Step(6582): len = 4607, overlap = 2.75
PHY-3002 : Step(6583): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005300s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6584): len = 4395.1, overlap = 7.5
PHY-3002 : Step(6585): len = 4386.8, overlap = 7.5
PHY-3002 : Step(6586): len = 4308.5, overlap = 7.5
PHY-3002 : Step(6587): len = 4310.2, overlap = 7.5
PHY-3002 : Step(6588): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(6589): len = 4272.1, overlap = 16
PHY-3002 : Step(6590): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(6591): len = 4354.7, overlap = 16
PHY-3002 : Step(6592): len = 4509, overlap = 15.75
PHY-3002 : Step(6593): len = 4737.7, overlap = 11
PHY-3002 : Step(6594): len = 4719.5, overlap = 10.75
PHY-3002 : Step(6595): len = 4808.4, overlap = 6.75
PHY-3002 : Step(6596): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(6597): len = 4703.7, overlap = 5.75
PHY-3002 : Step(6598): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(6599): len = 4808.8, overlap = 6.75
PHY-3002 : Step(6600): len = 4940.8, overlap = 7
PHY-3002 : Step(6601): len = 5077.6, overlap = 7.5
PHY-3002 : Step(6602): len = 5078.9, overlap = 8
PHY-3002 : Step(6603): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037529s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (208.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(6604): len = 7372.9, overlap = 1.5
PHY-3002 : Step(6605): len = 6462.1, overlap = 4
PHY-3002 : Step(6606): len = 6001.4, overlap = 4
PHY-3002 : Step(6607): len = 5826.4, overlap = 3.5
PHY-3002 : Step(6608): len = 5649, overlap = 4.5
PHY-3002 : Step(6609): len = 5595.2, overlap = 4.75
PHY-3002 : Step(6610): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(6611): len = 5505.1, overlap = 4.75
PHY-3002 : Step(6612): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(6613): len = 5430.8, overlap = 4
PHY-3002 : Step(6614): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008045s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.2%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019028s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (164.2%)

RUN-1003 : finish command "place" in  1.550677s wall, 2.250000s user + 0.687500s system = 2.937500s CPU (189.4%)

RUN-1004 : used memory is 664 MB, reserved memory is 1525 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015145s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.2%)

PHY-1001 : End global routing;  0.129187s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.176009s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.248357s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (138.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.011604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.930233s wall, 1.937500s user + 0.187500s system = 2.125000s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.190315s wall, 2.218750s user + 0.187500s system = 2.406250s CPU (109.9%)

RUN-1004 : used memory is 679 MB, reserved memory is 1541 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2386
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.868938s wall, 4.234375s user + 0.156250s system = 4.390625s CPU (234.9%)

RUN-1004 : used memory is 679 MB, reserved memory is 1541 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.194541s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (101.8%)

RUN-1004 : used memory is 714 MB, reserved memory is 1575 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.723397s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (5.8%)

RUN-1004 : used memory is 722 MB, reserved memory is 1583 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.461035s wall, 2.703125s user + 0.125000s system = 2.828125s CPU (29.9%)

RUN-1004 : used memory is 680 MB, reserved memory is 1541 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037066s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6615): len = 53290, overlap = 0
PHY-3002 : Step(6616): len = 40578.6, overlap = 0
PHY-3002 : Step(6617): len = 34052.5, overlap = 0
PHY-3002 : Step(6618): len = 28973.8, overlap = 0
PHY-3002 : Step(6619): len = 24937.3, overlap = 0
PHY-3002 : Step(6620): len = 22094.6, overlap = 0
PHY-3002 : Step(6621): len = 19468.2, overlap = 0
PHY-3002 : Step(6622): len = 17268.6, overlap = 0
PHY-3002 : Step(6623): len = 15609.5, overlap = 0
PHY-3002 : Step(6624): len = 13803, overlap = 0
PHY-3002 : Step(6625): len = 12411.5, overlap = 0
PHY-3002 : Step(6626): len = 11101.2, overlap = 0
PHY-3002 : Step(6627): len = 9749.5, overlap = 0
PHY-3002 : Step(6628): len = 9047, overlap = 0
PHY-3002 : Step(6629): len = 8099.7, overlap = 0
PHY-3002 : Step(6630): len = 7120.4, overlap = 0
PHY-3002 : Step(6631): len = 6525.9, overlap = 0
PHY-3002 : Step(6632): len = 5980.1, overlap = 0.5
PHY-3002 : Step(6633): len = 5545.1, overlap = 2.25
PHY-3002 : Step(6634): len = 5228.9, overlap = 3
PHY-3002 : Step(6635): len = 4988.4, overlap = 2.5
PHY-3002 : Step(6636): len = 4847.1, overlap = 1.25
PHY-3002 : Step(6637): len = 4881.4, overlap = 2.25
PHY-3002 : Step(6638): len = 4725.6, overlap = 3
PHY-3002 : Step(6639): len = 4607, overlap = 2.75
PHY-3002 : Step(6640): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (336.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6641): len = 4395.1, overlap = 7.5
PHY-3002 : Step(6642): len = 4386.8, overlap = 7.5
PHY-3002 : Step(6643): len = 4308.5, overlap = 7.5
PHY-3002 : Step(6644): len = 4310.2, overlap = 7.5
PHY-3002 : Step(6645): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(6646): len = 4272.1, overlap = 16
PHY-3002 : Step(6647): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(6648): len = 4354.7, overlap = 16
PHY-3002 : Step(6649): len = 4509, overlap = 15.75
PHY-3002 : Step(6650): len = 4737.7, overlap = 11
PHY-3002 : Step(6651): len = 4719.5, overlap = 10.75
PHY-3002 : Step(6652): len = 4808.4, overlap = 6.75
PHY-3002 : Step(6653): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(6654): len = 4703.7, overlap = 5.75
PHY-3002 : Step(6655): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(6656): len = 4808.8, overlap = 6.75
PHY-3002 : Step(6657): len = 4940.8, overlap = 7
PHY-3002 : Step(6658): len = 5077.6, overlap = 7.5
PHY-3002 : Step(6659): len = 5078.9, overlap = 8
PHY-3002 : Step(6660): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041088s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (152.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(6661): len = 7372.9, overlap = 1.5
PHY-3002 : Step(6662): len = 6462.1, overlap = 4
PHY-3002 : Step(6663): len = 6001.4, overlap = 4
PHY-3002 : Step(6664): len = 5826.4, overlap = 3.5
PHY-3002 : Step(6665): len = 5649, overlap = 4.5
PHY-3002 : Step(6666): len = 5595.2, overlap = 4.75
PHY-3002 : Step(6667): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(6668): len = 5505.1, overlap = 4.75
PHY-3002 : Step(6669): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(6670): len = 5430.8, overlap = 4
PHY-3002 : Step(6671): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.5%)

RUN-1003 : finish command "place" in  1.549891s wall, 2.500000s user + 0.765625s system = 3.265625s CPU (210.7%)

RUN-1004 : used memory is 656 MB, reserved memory is 1541 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022386s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (139.6%)

PHY-1001 : End global routing;  0.130653s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.193609s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (121.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.267870s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (145.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.011707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.009159s wall, 1.984375s user + 0.234375s system = 2.218750s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.270914s wall, 2.218750s user + 0.281250s system = 2.500000s CPU (110.1%)

RUN-1004 : used memory is 670 MB, reserved memory is 1556 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2385
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6158 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.791149s wall, 4.250000s user + 0.125000s system = 4.375000s CPU (244.3%)

RUN-1004 : used memory is 670 MB, reserved memory is 1556 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.154363s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (100.1%)

RUN-1004 : used memory is 704 MB, reserved memory is 1589 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.592196s wall, 0.390625s user + 0.187500s system = 0.578125s CPU (8.8%)

RUN-1004 : used memory is 712 MB, reserved memory is 1598 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.297199s wall, 2.578125s user + 0.312500s system = 2.890625s CPU (31.1%)

RUN-1004 : used memory is 670 MB, reserved memory is 1556 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031829s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (147.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6672): len = 53290, overlap = 0
PHY-3002 : Step(6673): len = 40578.6, overlap = 0
PHY-3002 : Step(6674): len = 34052.5, overlap = 0
PHY-3002 : Step(6675): len = 28973.8, overlap = 0
PHY-3002 : Step(6676): len = 24937.3, overlap = 0
PHY-3002 : Step(6677): len = 22094.6, overlap = 0
PHY-3002 : Step(6678): len = 19468.2, overlap = 0
PHY-3002 : Step(6679): len = 17268.6, overlap = 0
PHY-3002 : Step(6680): len = 15609.5, overlap = 0
PHY-3002 : Step(6681): len = 13803, overlap = 0
PHY-3002 : Step(6682): len = 12411.5, overlap = 0
PHY-3002 : Step(6683): len = 11101.2, overlap = 0
PHY-3002 : Step(6684): len = 9749.5, overlap = 0
PHY-3002 : Step(6685): len = 9047, overlap = 0
PHY-3002 : Step(6686): len = 8099.7, overlap = 0
PHY-3002 : Step(6687): len = 7120.4, overlap = 0
PHY-3002 : Step(6688): len = 6525.9, overlap = 0
PHY-3002 : Step(6689): len = 5980.1, overlap = 0.5
PHY-3002 : Step(6690): len = 5545.1, overlap = 2.25
PHY-3002 : Step(6691): len = 5228.9, overlap = 3
PHY-3002 : Step(6692): len = 4988.4, overlap = 2.5
PHY-3002 : Step(6693): len = 4847.1, overlap = 1.25
PHY-3002 : Step(6694): len = 4881.4, overlap = 2.25
PHY-3002 : Step(6695): len = 4725.6, overlap = 3
PHY-3002 : Step(6696): len = 4607, overlap = 2.75
PHY-3002 : Step(6697): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6698): len = 4395.1, overlap = 7.5
PHY-3002 : Step(6699): len = 4386.8, overlap = 7.5
PHY-3002 : Step(6700): len = 4308.5, overlap = 7.5
PHY-3002 : Step(6701): len = 4310.2, overlap = 7.5
PHY-3002 : Step(6702): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(6703): len = 4272.1, overlap = 16
PHY-3002 : Step(6704): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(6705): len = 4354.7, overlap = 16
PHY-3002 : Step(6706): len = 4509, overlap = 15.75
PHY-3002 : Step(6707): len = 4737.7, overlap = 11
PHY-3002 : Step(6708): len = 4719.5, overlap = 10.75
PHY-3002 : Step(6709): len = 4808.4, overlap = 6.75
PHY-3002 : Step(6710): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(6711): len = 4703.7, overlap = 5.75
PHY-3002 : Step(6712): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(6713): len = 4808.8, overlap = 6.75
PHY-3002 : Step(6714): len = 4940.8, overlap = 7
PHY-3002 : Step(6715): len = 5077.6, overlap = 7.5
PHY-3002 : Step(6716): len = 5078.9, overlap = 8
PHY-3002 : Step(6717): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026483s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (295.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(6718): len = 7372.9, overlap = 1.5
PHY-3002 : Step(6719): len = 6462.1, overlap = 4
PHY-3002 : Step(6720): len = 6001.4, overlap = 4
PHY-3002 : Step(6721): len = 5826.4, overlap = 3.5
PHY-3002 : Step(6722): len = 5649, overlap = 4.5
PHY-3002 : Step(6723): len = 5595.2, overlap = 4.75
PHY-3002 : Step(6724): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(6725): len = 5505.1, overlap = 4.75
PHY-3002 : Step(6726): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(6727): len = 5430.8, overlap = 4
PHY-3002 : Step(6728): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015843s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (197.3%)

RUN-1003 : finish command "place" in  1.421319s wall, 2.140625s user + 0.796875s system = 2.937500s CPU (206.7%)

RUN-1004 : used memory is 671 MB, reserved memory is 1556 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.3%)

PHY-1001 : End global routing;  0.124918s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (137.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.169644s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (128.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.225305s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (159.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.007188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.863152s wall, 1.984375s user + 0.109375s system = 2.093750s CPU (112.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.116087s wall, 2.265625s user + 0.156250s system = 2.421875s CPU (114.5%)

RUN-1004 : used memory is 674 MB, reserved memory is 1559 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2386
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6160 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.715190s wall, 4.062500s user + 0.140625s system = 4.203125s CPU (245.1%)

RUN-1004 : used memory is 675 MB, reserved memory is 1560 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.038745s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (102.7%)

RUN-1004 : used memory is 709 MB, reserved memory is 1594 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.714495s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 717 MB, reserved memory is 1602 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.307274s wall, 2.437500s user + 0.125000s system = 2.562500s CPU (27.5%)

RUN-1004 : used memory is 675 MB, reserved memory is 1560 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033375s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (140.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6729): len = 53290, overlap = 0
PHY-3002 : Step(6730): len = 40578.6, overlap = 0
PHY-3002 : Step(6731): len = 34052.5, overlap = 0
PHY-3002 : Step(6732): len = 28973.8, overlap = 0
PHY-3002 : Step(6733): len = 24937.3, overlap = 0
PHY-3002 : Step(6734): len = 22094.6, overlap = 0
PHY-3002 : Step(6735): len = 19468.2, overlap = 0
PHY-3002 : Step(6736): len = 17268.6, overlap = 0
PHY-3002 : Step(6737): len = 15609.5, overlap = 0
PHY-3002 : Step(6738): len = 13803, overlap = 0
PHY-3002 : Step(6739): len = 12411.5, overlap = 0
PHY-3002 : Step(6740): len = 11101.2, overlap = 0
PHY-3002 : Step(6741): len = 9749.5, overlap = 0
PHY-3002 : Step(6742): len = 9047, overlap = 0
PHY-3002 : Step(6743): len = 8099.7, overlap = 0
PHY-3002 : Step(6744): len = 7120.4, overlap = 0
PHY-3002 : Step(6745): len = 6525.9, overlap = 0
PHY-3002 : Step(6746): len = 5980.1, overlap = 0.5
PHY-3002 : Step(6747): len = 5545.1, overlap = 2.25
PHY-3002 : Step(6748): len = 5228.9, overlap = 3
PHY-3002 : Step(6749): len = 4988.4, overlap = 2.5
PHY-3002 : Step(6750): len = 4847.1, overlap = 1.25
PHY-3002 : Step(6751): len = 4881.4, overlap = 2.25
PHY-3002 : Step(6752): len = 4725.6, overlap = 3
PHY-3002 : Step(6753): len = 4607, overlap = 2.75
PHY-3002 : Step(6754): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6755): len = 4395.1, overlap = 7.5
PHY-3002 : Step(6756): len = 4386.8, overlap = 7.5
PHY-3002 : Step(6757): len = 4308.5, overlap = 7.5
PHY-3002 : Step(6758): len = 4310.2, overlap = 7.5
PHY-3002 : Step(6759): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(6760): len = 4272.1, overlap = 16
PHY-3002 : Step(6761): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(6762): len = 4354.7, overlap = 16
PHY-3002 : Step(6763): len = 4509, overlap = 15.75
PHY-3002 : Step(6764): len = 4737.7, overlap = 11
PHY-3002 : Step(6765): len = 4719.5, overlap = 10.75
PHY-3002 : Step(6766): len = 4808.4, overlap = 6.75
PHY-3002 : Step(6767): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(6768): len = 4703.7, overlap = 5.75
PHY-3002 : Step(6769): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(6770): len = 4808.8, overlap = 6.75
PHY-3002 : Step(6771): len = 4940.8, overlap = 7
PHY-3002 : Step(6772): len = 5077.6, overlap = 7.5
PHY-3002 : Step(6773): len = 5078.9, overlap = 8
PHY-3002 : Step(6774): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030608s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (255.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(6775): len = 7372.9, overlap = 1.5
PHY-3002 : Step(6776): len = 6462.1, overlap = 4
PHY-3002 : Step(6777): len = 6001.4, overlap = 4
PHY-3002 : Step(6778): len = 5826.4, overlap = 3.5
PHY-3002 : Step(6779): len = 5649, overlap = 4.5
PHY-3002 : Step(6780): len = 5595.2, overlap = 4.75
PHY-3002 : Step(6781): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(6782): len = 5505.1, overlap = 4.75
PHY-3002 : Step(6783): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(6784): len = 5430.8, overlap = 4
PHY-3002 : Step(6785): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014699s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (425.2%)

RUN-1003 : finish command "place" in  1.391285s wall, 2.156250s user + 0.781250s system = 2.937500s CPU (211.1%)

RUN-1004 : used memory is 676 MB, reserved memory is 1560 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020356s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (230.3%)

PHY-1001 : End global routing;  0.111139s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (168.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.159183s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (108.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.236863s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (145.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.007389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.845539s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (111.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.080152s wall, 2.203125s user + 0.203125s system = 2.406250s CPU (115.7%)

RUN-1004 : used memory is 693 MB, reserved memory is 1578 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2385
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6158 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.753108s wall, 4.140625s user + 0.109375s system = 4.250000s CPU (242.4%)

RUN-1004 : used memory is 694 MB, reserved memory is 1578 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.848051s wall, 1.859375s user + 0.109375s system = 1.968750s CPU (106.5%)

RUN-1004 : used memory is 722 MB, reserved memory is 1612 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.692117s wall, 0.281250s user + 0.312500s system = 0.593750s CPU (8.9%)

RUN-1004 : used memory is 730 MB, reserved memory is 1620 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.088433s wall, 2.281250s user + 0.437500s system = 2.718750s CPU (29.9%)

RUN-1004 : used memory is 688 MB, reserved memory is 1578 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.032455s wall, 1.984375s user + 0.125000s system = 2.109375s CPU (103.8%)

RUN-1004 : used memory is 722 MB, reserved memory is 1612 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.593453s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 730 MB, reserved memory is 1620 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.175131s wall, 2.375000s user + 0.156250s system = 2.531250s CPU (27.6%)

RUN-1004 : used memory is 688 MB, reserved memory is 1578 MB, peak memory is 1005 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 1 for port 'rx_data_1' in source/rtl/uart_top.v(153)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data_3' in source/rtl/uart_top.v(155)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u17
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 810/1723 useful/useless nets, 772/1547 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 4265 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 338/155 useful/useless nets, 300/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 359 better
SYN-1014 : Optimize round 3
SYN-1032 : 337/0 useful/useless nets, 299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          211
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                170
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              18
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |41     |170    |26     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 349/0 useful/useless nets, 312/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 489/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 463/0 useful/useless nets, 426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 554/0 useful/useless nets, 517/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 102 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 395/0 useful/useless nets, 358/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 167 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 100 LUT to BLE ...
SYN-4008 : Packed 100 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/234 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |257   |170   |167   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data[0] as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data[0] to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 142 instances, 131 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1054, tnet num: 290, tinst num: 142, tnode num: 1441, tedge num: 1696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 387 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037504s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (125.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 77844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6786): len = 53290, overlap = 0
PHY-3002 : Step(6787): len = 40578.6, overlap = 0
PHY-3002 : Step(6788): len = 34052.5, overlap = 0
PHY-3002 : Step(6789): len = 28973.8, overlap = 0
PHY-3002 : Step(6790): len = 24937.3, overlap = 0
PHY-3002 : Step(6791): len = 22094.6, overlap = 0
PHY-3002 : Step(6792): len = 19468.2, overlap = 0
PHY-3002 : Step(6793): len = 17268.6, overlap = 0
PHY-3002 : Step(6794): len = 15609.5, overlap = 0
PHY-3002 : Step(6795): len = 13803, overlap = 0
PHY-3002 : Step(6796): len = 12411.5, overlap = 0
PHY-3002 : Step(6797): len = 11101.2, overlap = 0
PHY-3002 : Step(6798): len = 9749.5, overlap = 0
PHY-3002 : Step(6799): len = 9047, overlap = 0
PHY-3002 : Step(6800): len = 8099.7, overlap = 0
PHY-3002 : Step(6801): len = 7120.4, overlap = 0
PHY-3002 : Step(6802): len = 6525.9, overlap = 0
PHY-3002 : Step(6803): len = 5980.1, overlap = 0.5
PHY-3002 : Step(6804): len = 5545.1, overlap = 2.25
PHY-3002 : Step(6805): len = 5228.9, overlap = 3
PHY-3002 : Step(6806): len = 4988.4, overlap = 2.5
PHY-3002 : Step(6807): len = 4847.1, overlap = 1.25
PHY-3002 : Step(6808): len = 4881.4, overlap = 2.25
PHY-3002 : Step(6809): len = 4725.6, overlap = 3
PHY-3002 : Step(6810): len = 4607, overlap = 2.75
PHY-3002 : Step(6811): len = 4609, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6812): len = 4395.1, overlap = 7.5
PHY-3002 : Step(6813): len = 4386.8, overlap = 7.5
PHY-3002 : Step(6814): len = 4308.5, overlap = 7.5
PHY-3002 : Step(6815): len = 4310.2, overlap = 7.5
PHY-3002 : Step(6816): len = 4302.4, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32432e-06
PHY-3002 : Step(6817): len = 4272.1, overlap = 16
PHY-3002 : Step(6818): len = 4295.2, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49328e-05
PHY-3002 : Step(6819): len = 4354.7, overlap = 16
PHY-3002 : Step(6820): len = 4509, overlap = 15.75
PHY-3002 : Step(6821): len = 4737.7, overlap = 11
PHY-3002 : Step(6822): len = 4719.5, overlap = 10.75
PHY-3002 : Step(6823): len = 4808.4, overlap = 6.75
PHY-3002 : Step(6824): len = 4749.8, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98655e-05
PHY-3002 : Step(6825): len = 4703.7, overlap = 5.75
PHY-3002 : Step(6826): len = 4716.3, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97311e-05
PHY-3002 : Step(6827): len = 4808.8, overlap = 6.75
PHY-3002 : Step(6828): len = 4940.8, overlap = 7
PHY-3002 : Step(6829): len = 5077.6, overlap = 7.5
PHY-3002 : Step(6830): len = 5078.9, overlap = 8
PHY-3002 : Step(6831): len = 5108.2, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026619s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (176.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00339344
PHY-3002 : Step(6832): len = 7372.9, overlap = 1.5
PHY-3002 : Step(6833): len = 6462.1, overlap = 4
PHY-3002 : Step(6834): len = 6001.4, overlap = 4
PHY-3002 : Step(6835): len = 5826.4, overlap = 3.5
PHY-3002 : Step(6836): len = 5649, overlap = 4.5
PHY-3002 : Step(6837): len = 5595.2, overlap = 4.75
PHY-3002 : Step(6838): len = 5514.1, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00541757
PHY-3002 : Step(6839): len = 5505.1, overlap = 4.75
PHY-3002 : Step(6840): len = 5436.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0108351
PHY-3002 : Step(6841): len = 5430.8, overlap = 4
PHY-3002 : Step(6842): len = 5417.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.8%)

PHY-3001 : Legalized: Len = 6731.7, Over = 0
PHY-3001 : Final: Len = 6731.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016846s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.8%)

RUN-1003 : finish command "place" in  1.370842s wall, 2.359375s user + 0.468750s system = 2.828125s CPU (206.3%)

RUN-1004 : used memory is 677 MB, reserved memory is 1578 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 105 to 74
PHY-1001 : Pin misalignment score is improved from 74 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 65 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10624, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018037s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (259.9%)

PHY-1001 : End global routing;  0.108811s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.166354s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.236803s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (151.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33800
PHY-1001 : End DR Iter 1; 0.007258s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (645.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data[0]_gclk_net will be merged with clock rx_data[0]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.842276s wall, 1.765625s user + 0.281250s system = 2.046875s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.077335s wall, 2.015625s user + 0.296875s system = 2.312500s CPU (111.3%)

RUN-1004 : used memory is 688 MB, reserved memory is 1591 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  170   out of  19600    0.87%
#reg                  167   out of  19600    0.85%
#le                   257
  #lut only            90   out of    257   35.02%
  #reg only            87   out of    257   33.85%
  #lut&reg             80   out of    257   31.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 144
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2383
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 409 valid insts, and 6154 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.723659s wall, 4.125000s user + 0.093750s system = 4.218750s CPU (244.8%)

RUN-1004 : used memory is 689 MB, reserved memory is 1590 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.856216s wall, 1.812500s user + 0.078125s system = 1.890625s CPU (101.9%)

RUN-1004 : used memory is 722 MB, reserved memory is 1624 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.649677s wall, 0.531250s user + 0.281250s system = 0.812500s CPU (12.2%)

RUN-1004 : used memory is 730 MB, reserved memory is 1632 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.046317s wall, 2.468750s user + 0.437500s system = 2.906250s CPU (32.1%)

RUN-1004 : used memory is 688 MB, reserved memory is 1590 MB, peak memory is 1005 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.899504s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (105.3%)

RUN-1004 : used memory is 696 MB, reserved memory is 1623 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.581436s wall, 0.296875s user + 0.203125s system = 0.500000s CPU (7.6%)

RUN-1004 : used memory is 680 MB, reserved memory is 1631 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.029695s wall, 2.343750s user + 0.343750s system = 2.687500s CPU (29.8%)

RUN-1004 : used memory is 655 MB, reserved memory is 1589 MB, peak memory is 1005 MB
GUI-1001 : Download success!
