--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_demo.twx vga_demo.ncd -o vga_demo.twr vga_demo.pcf

Design file:              vga_demo.ncd
Physical constraint file: vga_demo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 253 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.842ns.
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_21 (SLICE_X24Y22.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.144 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X24Y17.A5      net (fanout=1)        0.337   DIV_CLK<0>
    SLICE_X24Y17.COUT    Topcya                0.395   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y22.CLK     Tcinck                0.329   DIV_CLK<21>
                                                       Mcount_DIV_CLK_xor<21>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.436ns logic, 0.352ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.AQ      Tcko                  0.408   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X24Y18.A5      net (fanout=1)        0.337   DIV_CLK<4>
    SLICE_X24Y18.COUT    Topcya                0.395   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y22.CLK     Tcinck                0.329   DIV_CLK<21>
                                                       Mcount_DIV_CLK_xor<21>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (1.360ns logic, 0.349ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.144 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.DQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X24Y17.D5      net (fanout=1)        0.372   DIV_CLK<3>
    SLICE_X24Y17.COUT    Topcyd                0.260   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y22.CLK     Tcinck                0.329   DIV_CLK<21>
                                                       Mcount_DIV_CLK_xor<21>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (1.301ns logic, 0.387ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_18 (SLICE_X24Y21.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X24Y17.A5      net (fanout=1)        0.337   DIV_CLK<0>
    SLICE_X24Y17.COUT    Topcya                0.395   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CLK     Tcinck                0.341   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_18
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.AQ      Tcko                  0.408   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X24Y18.A5      net (fanout=1)        0.337   DIV_CLK<4>
    SLICE_X24Y18.COUT    Topcya                0.395   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CLK     Tcinck                0.341   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_18
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.296ns logic, 0.346ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.DQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X24Y17.D5      net (fanout=1)        0.372   DIV_CLK<3>
    SLICE_X24Y17.COUT    Topcyd                0.260   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CLK     Tcinck                0.341   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_18
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (1.237ns logic, 0.384ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_19 (SLICE_X24Y21.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X24Y17.A5      net (fanout=1)        0.337   DIV_CLK<0>
    SLICE_X24Y17.COUT    Topcya                0.395   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CLK     Tcinck                0.341   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_19
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.AQ      Tcko                  0.408   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X24Y18.A5      net (fanout=1)        0.337   DIV_CLK<4>
    SLICE_X24Y18.COUT    Topcya                0.395   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CLK     Tcinck                0.341   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_19
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.296ns logic, 0.346ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.DQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X24Y17.D5      net (fanout=1)        0.372   DIV_CLK<3>
    SLICE_X24Y17.COUT    Topcyd                0.260   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y18.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y19.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y20.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y21.CLK     Tcinck                0.341   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_19
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (1.237ns logic, 0.384ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_5 (SLICE_X24Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_5 (FF)
  Destination:          DIV_CLK_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_5 to DIV_CLK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.BQ      Tcko                  0.200   DIV_CLK<7>
                                                       DIV_CLK_5
    SLICE_X24Y18.B5      net (fanout=1)        0.070   DIV_CLK<5>
    SLICE_X24Y18.CLK     Tah         (-Th)    -0.234   DIV_CLK<7>
                                                       DIV_CLK<5>_rt
                                                       Mcount_DIV_CLK_cy<7>
                                                       DIV_CLK_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_9 (SLICE_X24Y19.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_9 (FF)
  Destination:          DIV_CLK_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_9 to DIV_CLK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y19.BQ      Tcko                  0.200   DIV_CLK<11>
                                                       DIV_CLK_9
    SLICE_X24Y19.B5      net (fanout=1)        0.070   DIV_CLK<9>
    SLICE_X24Y19.CLK     Tah         (-Th)    -0.234   DIV_CLK<11>
                                                       DIV_CLK<9>_rt
                                                       Mcount_DIV_CLK_cy<11>
                                                       DIV_CLK_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_13 (SLICE_X24Y20.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_13 (FF)
  Destination:          DIV_CLK_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_13 to DIV_CLK_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.BQ      Tcko                  0.200   DIV_CLK<15>
                                                       DIV_CLK_13
    SLICE_X24Y20.B5      net (fanout=1)        0.070   DIV_CLK<13>
    SLICE_X24Y20.CLK     Tah         (-Th)    -0.234   DIV_CLK<15>
                                                       DIV_CLK<13>_rt
                                                       Mcount_DIV_CLK_cy<15>
                                                       DIV_CLK_13
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X24Y17.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X24Y17.SR
  Clock network: Sw0_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.842|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253 paths, 0 nets, and 34 connections

Design statistics:
   Minimum period:   1.842ns{1}   (Maximum frequency: 542.888MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 12:47:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



