|project
clk => datacapture:u0.clk
clk => cal_cnt[0].CLK
clk => cal_cnt[1].CLK
clk => DATA_OUT[0].CLK
clk => DATA_OUT[1].CLK
clk => DATA_OUT[2].CLK
clk => DATA_OUT[3].CLK
clk => DATA_OUT[4].CLK
clk => LED_output[0].CLK
clk => LED_output[1].CLK
clk => LED_output[2].CLK
clk => Calibration.CLK
clk => DATA_BUFFER.CLK
clk => NEW_FRAME.CLK
clk => startup_frame[0].CLK
clk => startup_frame[1].CLK
clk => startup_frame[2].CLK
clk => startup_frame[3].CLK
clk => FIFO_reg[0].CLK
clk => FIFO_reg[1].CLK
clk => FIFO_reg[2].CLK
clk => FIFO_reg[3].CLK
clk => FIFO_reg[4].CLK
clk => FIFO_reg[5].CLK
clk => FIFO_reg[6].CLK
clk => FIFO_reg[7].CLK
clk => FIFO_reg[8].CLK
clk => FIFO_reg[9].CLK
clk => FIFO_reg[10].CLK
clk => FIFO_reg[11].CLK
clk => FIFO_reg[12].CLK
clk => FIFO_reg[13].CLK
clk => FIFO_reg[14].CLK
clk => FIFO_reg[15].CLK
clk => FIFO_reg[16].CLK
clk => FIFO_reg[17].CLK
clk => FIFO_reg[18].CLK
clk => FIFO_reg[19].CLK
clk => FIFO_reg[20].CLK
clk => FIFO_reg[21].CLK
clk => FIFO_reg[22].CLK
clk => FIFO_reg[23].CLK
clk => FIFO_reg[24].CLK
clk => FIFO_reg[25].CLK
clk => FIFO_reg[26].CLK
clk => FIFO_reg[27].CLK
clk => FIFO_reg[28].CLK
clk => FIFO_reg[29].CLK
clk => FIFO_reg[30].CLK
clk => FIFO_reg[31].CLK
clk => FIFO_reg[32].CLK
clk => FIFO_reg[33].CLK
clk => FIFO_reg[34].CLK
clk => FIFO_reg[35].CLK
clk => FIFO_reg[36].CLK
clk => FIFO_reg[37].CLK
clk => FIFO_reg[38].CLK
clk => FIFO_reg[39].CLK
clk => FIFO_reg[40].CLK
clk => FIFO_reg[41].CLK
clk => FIFO_reg[42].CLK
clk => FIFO_reg[43].CLK
clk => FIFO_reg[44].CLK
clk => FIFO_reg[45].CLK
clk => FIFO_reg[46].CLK
clk => FIFO_reg[47].CLK
clk => FIFO_reg[48].CLK
clk => FIFO_reg[49].CLK
clk => FIFO_reg[50].CLK
clk => FIFO_reg[51].CLK
clk => FIFO_reg[52].CLK
clk => FIFO_reg[53].CLK
clk => FIFO_reg[54].CLK
clk => FIFO_reg[55].CLK
clk => FIFO_reg[56].CLK
clk => FIFO_reg[57].CLK
clk => FIFO_reg[58].CLK
clk => FIFO_reg[59].CLK
clk => FIFO_reg[60].CLK
clk => FIFO_reg[61].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
KEY => startup_frame.OUTPUTSELECT
KEY => startup_frame.OUTPUTSELECT
KEY => startup_frame.OUTPUTSELECT
KEY => startup_frame.OUTPUTSELECT
Button[0] => Equal0.IN5
Button[0] => Equal1.IN5
Button[0] => Equal2.IN5
Button[1] => Equal0.IN4
Button[1] => Equal1.IN4
Button[1] => Equal2.IN4
Button[2] => Equal0.IN3
Button[2] => Equal1.IN3
Button[2] => Equal2.IN3
DATA => FIFO_reg[0].DATAIN
END_OF_FRAME <= NEW_FRAME.DB_MAX_OUTPUT_PORT_TYPE
LED_OUT[0] <= LED_output[0].DB_MAX_OUTPUT_PORT_TYPE
LED_OUT[1] <= LED_output[1].DB_MAX_OUTPUT_PORT_TYPE
LED_OUT[2] <= LED_output[2].DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= LED_output[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED_output[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED_output[2].DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0
clk => hdlverifier_capture_core:u_hdlverifier_capture_core.clk
clk => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.clk
clk_enable => hdlverifier_capture_core:u_hdlverifier_capture_core.clk_enable
clk_enable => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.clk_enable
New_Frame => hdlverifier_capture_core:u_hdlverifier_capture_core.data[6]
New_Frame => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.New_Frame
Data_out[0] => hdlverifier_capture_core:u_hdlverifier_capture_core.data[0]
Data_out[0] => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.Data_out[0]
Data_out[1] => hdlverifier_capture_core:u_hdlverifier_capture_core.data[1]
Data_out[1] => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.Data_out[1]
Data_out[2] => hdlverifier_capture_core:u_hdlverifier_capture_core.data[2]
Data_out[2] => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.Data_out[2]
Data_out[3] => hdlverifier_capture_core:u_hdlverifier_capture_core.data[3]
Data_out[3] => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.Data_out[3]
Data_out[4] => hdlverifier_capture_core:u_hdlverifier_capture_core.data[4]
Data_out[4] => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.Data_out[4]
Calibration => hdlverifier_capture_core:u_hdlverifier_capture_core.data[5]
Calibration => hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition.Calibration
ready_to_capture <= hdlverifier_capture_core:u_hdlverifier_capture_core.ready_to_capture


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core
clk => hdlverifier_jtag_register:register_manager.clk
clk => data_d2[0].CLK
clk => data_d2[1].CLK
clk => data_d2[2].CLK
clk => data_d2[3].CLK
clk => data_d2[4].CLK
clk => data_d2[5].CLK
clk => data_d2[6].CLK
clk => data_d2[7].CLK
clk => data_d1[0].CLK
clk => data_d1[1].CLK
clk => data_d1[2].CLK
clk => data_d1[3].CLK
clk => data_d1[4].CLK
clk => data_d1[5].CLK
clk => data_d1[6].CLK
clk => data_d1[7].CLK
clk => reset_clk.CLK
clk => reset_reg.CLK
clk => hdlverifier_synchronizer:sync_trigger.clk
clk => hdlverifier_capture_data:u_capture.clk
clk_enable => hdlverifier_capture_data:u_capture.clk_enable
clk_enable => data_d1[7].ENA
clk_enable => data_d1[6].ENA
clk_enable => data_d1[5].ENA
clk_enable => data_d1[4].ENA
clk_enable => data_d1[3].ENA
clk_enable => data_d1[2].ENA
clk_enable => data_d1[1].ENA
clk_enable => data_d1[0].ENA
clk_enable => data_d2[7].ENA
clk_enable => data_d2[6].ENA
clk_enable => data_d2[5].ENA
clk_enable => data_d2[4].ENA
clk_enable => data_d2[3].ENA
clk_enable => data_d2[2].ENA
clk_enable => data_d2[1].ENA
clk_enable => data_d2[0].ENA
data[0] => capture_data[0].DATAB
data[0] => data_d1[0].DATAIN
data[1] => capture_data[1].DATAB
data[1] => data_d1[1].DATAIN
data[2] => capture_data[2].DATAB
data[2] => data_d1[2].DATAIN
data[3] => capture_data[3].DATAB
data[3] => data_d1[3].DATAIN
data[4] => capture_data[4].DATAB
data[4] => data_d1[4].DATAIN
data[5] => capture_data[5].DATAB
data[5] => data_d1[5].DATAIN
data[6] => capture_data[6].DATAB
data[6] => data_d1[6].DATAIN
data[7] => capture_data[7].DATAB
data[7] => data_d1[7].DATAIN
start <= hdlverifier_jtag_register:register_manager.user_data_out0[0]
ready_to_capture <= hdlverifier_capture_data:u_capture.ready_to_capture
trigger => hdlverifier_capture_data:u_capture.trigger
trigger_setting[0] <= hdlverifier_synchronizer:sync_trigger.data_out[0]
trigger_setting[1] <= hdlverifier_synchronizer:sync_trigger.data_out[1]
trigger_setting[2] <= hdlverifier_synchronizer:sync_trigger.data_out[2]
trigger_setting[3] <= hdlverifier_synchronizer:sync_trigger.data_out[3]
trigger_setting[4] <= hdlverifier_synchronizer:sync_trigger.data_out[4]
trigger_setting[5] <= hdlverifier_synchronizer:sync_trigger.data_out[5]
trigger_setting[6] <= hdlverifier_synchronizer:sync_trigger.data_out[6]
trigger_setting[7] <= hdlverifier_synchronizer:sync_trigger.data_out[7]
trigger_setting[8] <= hdlverifier_synchronizer:sync_trigger.data_out[8]
trigger_setting[9] <= hdlverifier_synchronizer:sync_trigger.data_out[9]
trigger_setting[10] <= hdlverifier_synchronizer:sync_trigger.data_out[10]
trigger_setting[11] <= hdlverifier_synchronizer:sync_trigger.data_out[11]
trigger_setting[12] <= hdlverifier_synchronizer:sync_trigger.data_out[12]
trigger_setting[13] <= hdlverifier_synchronizer:sync_trigger.data_out[13]
trigger_setting[14] <= hdlverifier_synchronizer:sync_trigger.data_out[14]


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[0] => Mux8.IN1
addr[0] => Mux9.IN1
addr[0] => Mux10.IN1
addr[0] => Mux11.IN1
addr[0] => Mux12.IN1
addr[0] => Mux13.IN1
addr[0] => Mux14.IN1
addr[0] => Mux15.IN1
addr[0] => Mux16.IN1
addr[0] => Mux17.IN1
addr[0] => Mux18.IN1
addr[0] => Mux19.IN1
addr[0] => Mux20.IN1
addr[0] => Mux21.IN1
addr[0] => Mux22.IN1
addr[0] => Mux23.IN1
addr[0] => Mux24.IN1
addr[0] => Mux25.IN1
addr[0] => Mux26.IN1
addr[0] => Mux27.IN1
addr[0] => Mux28.IN1
addr[0] => Mux29.IN1
addr[0] => Mux30.IN1
addr[0] => Mux31.IN1
addr[0] => Mux32.IN1
addr[0] => Mux33.IN1
addr[0] => Mux34.IN1
addr[0] => Mux35.IN1
addr[0] => Mux36.IN1
addr[0] => Mux37.IN1
addr[0] => Mux38.IN1
addr[0] => Mux39.IN1
addr[0] => Mux40.IN1
addr[0] => Mux41.IN1
addr[0] => Mux42.IN1
addr[0] => Mux43.IN1
addr[0] => Mux44.IN1
addr[0] => Mux45.IN1
addr[0] => Mux46.IN1
addr[0] => Mux47.IN1
addr[0] => Mux48.IN1
addr[0] => Mux49.IN1
addr[0] => Mux50.IN1
addr[0] => Mux51.IN1
addr[0] => Mux52.IN1
addr[0] => Mux53.IN1
addr[0] => Mux54.IN1
addr[0] => Mux55.IN1
addr[0] => Mux56.IN1
addr[0] => Mux57.IN1
addr[0] => Mux58.IN1
addr[0] => Mux59.IN1
addr[0] => Mux60.IN1
addr[0] => Mux61.IN1
addr[0] => Mux62.IN1
addr[0] => Mux63.IN1
addr[0] => Mux64.IN1
addr[0] => Mux65.IN1
addr[0] => Mux66.IN1
addr[0] => Mux67.IN1
addr[0] => Mux68.IN1
addr[0] => Mux69.IN1
addr[0] => Mux70.IN1
addr[0] => Mux71.IN1
addr[0] => Mux72.IN1
addr[0] => Mux73.IN1
addr[0] => Mux74.IN1
addr[0] => Mux75.IN1
addr[0] => Mux76.IN1
addr[0] => Mux77.IN1
addr[0] => Mux78.IN1
addr[0] => Mux79.IN1
addr[0] => Mux80.IN1
addr[0] => Mux81.IN1
addr[0] => Mux82.IN1
addr[0] => Mux83.IN1
addr[0] => Mux84.IN1
addr[0] => Mux85.IN1
addr[0] => Mux86.IN1
addr[0] => Mux87.IN1
addr[0] => Mux88.IN1
addr[0] => Mux89.IN1
addr[0] => Mux90.IN1
addr[0] => Mux91.IN1
addr[0] => Mux92.IN1
addr[0] => Mux93.IN1
addr[0] => Mux94.IN1
addr[0] => Mux95.IN1
addr[0] => Mux96.IN1
addr[0] => Mux97.IN1
addr[0] => Mux98.IN1
addr[0] => Mux99.IN1
addr[0] => Mux100.IN1
addr[0] => Mux101.IN1
addr[0] => Mux102.IN1
addr[0] => Mux103.IN1
addr[0] => Mux104.IN1
addr[0] => Mux105.IN1
addr[0] => Mux106.IN1
addr[0] => Mux107.IN1
addr[0] => Mux108.IN1
addr[0] => Mux109.IN1
addr[0] => Mux110.IN1
addr[0] => Mux111.IN1
addr[0] => Mux112.IN1
addr[0] => Mux113.IN1
addr[0] => Mux114.IN1
addr[0] => Mux115.IN1
addr[0] => Mux116.IN1
addr[0] => Mux117.IN1
addr[0] => Mux118.IN1
addr[0] => Mux119.IN1
addr[0] => Mux120.IN1
addr[0] => Mux121.IN1
addr[0] => Mux122.IN1
addr[0] => Mux123.IN1
addr[0] => Mux124.IN1
addr[0] => Mux125.IN1
addr[0] => Mux126.IN1
addr[0] => Mux127.IN1
addr[0] => Mux128.IN1
addr[0] => Mux129.IN1
addr[0] => Mux130.IN1
addr[0] => Mux131.IN1
addr[0] => Mux132.IN1
addr[0] => Mux133.IN1
addr[0] => Mux134.IN1
addr[0] => Mux135.IN1
addr[0] => Mux136.IN1
addr[0] => Mux137.IN1
addr[0] => Mux138.IN1
addr[0] => Mux139.IN1
addr[0] => Mux140.IN1
addr[0] => Mux141.IN1
addr[0] => Mux142.IN1
addr[0] => Mux143.IN1
addr[0] => Mux144.IN1
addr[0] => Mux145.IN1
addr[0] => Mux146.IN1
addr[0] => Mux147.IN1
addr[0] => Mux148.IN1
addr[0] => Mux149.IN1
addr[0] => Mux150.IN1
addr[0] => Mux151.IN1
addr[0] => Mux152.IN1
addr[0] => Mux153.IN1
addr[0] => Mux154.IN1
addr[0] => Mux155.IN1
addr[0] => Mux156.IN1
addr[0] => Mux157.IN1
addr[0] => Mux158.IN1
addr[0] => Mux159.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[1] => Mux8.IN0
addr[1] => Mux9.IN0
addr[1] => Mux10.IN0
addr[1] => Mux11.IN0
addr[1] => Mux12.IN0
addr[1] => Mux13.IN0
addr[1] => Mux14.IN0
addr[1] => Mux15.IN0
addr[1] => Mux16.IN0
addr[1] => Mux17.IN0
addr[1] => Mux18.IN0
addr[1] => Mux19.IN0
addr[1] => Mux20.IN0
addr[1] => Mux21.IN0
addr[1] => Mux22.IN0
addr[1] => Mux23.IN0
addr[1] => Mux24.IN0
addr[1] => Mux25.IN0
addr[1] => Mux26.IN0
addr[1] => Mux27.IN0
addr[1] => Mux28.IN0
addr[1] => Mux29.IN0
addr[1] => Mux30.IN0
addr[1] => Mux31.IN0
addr[1] => Mux32.IN0
addr[1] => Mux33.IN0
addr[1] => Mux34.IN0
addr[1] => Mux35.IN0
addr[1] => Mux36.IN0
addr[1] => Mux37.IN0
addr[1] => Mux38.IN0
addr[1] => Mux39.IN0
addr[1] => Mux40.IN0
addr[1] => Mux41.IN0
addr[1] => Mux42.IN0
addr[1] => Mux43.IN0
addr[1] => Mux44.IN0
addr[1] => Mux45.IN0
addr[1] => Mux46.IN0
addr[1] => Mux47.IN0
addr[1] => Mux48.IN0
addr[1] => Mux49.IN0
addr[1] => Mux50.IN0
addr[1] => Mux51.IN0
addr[1] => Mux52.IN0
addr[1] => Mux53.IN0
addr[1] => Mux54.IN0
addr[1] => Mux55.IN0
addr[1] => Mux56.IN0
addr[1] => Mux57.IN0
addr[1] => Mux58.IN0
addr[1] => Mux59.IN0
addr[1] => Mux60.IN0
addr[1] => Mux61.IN0
addr[1] => Mux62.IN0
addr[1] => Mux63.IN0
addr[1] => Mux64.IN0
addr[1] => Mux65.IN0
addr[1] => Mux66.IN0
addr[1] => Mux67.IN0
addr[1] => Mux68.IN0
addr[1] => Mux69.IN0
addr[1] => Mux70.IN0
addr[1] => Mux71.IN0
addr[1] => Mux72.IN0
addr[1] => Mux73.IN0
addr[1] => Mux74.IN0
addr[1] => Mux75.IN0
addr[1] => Mux76.IN0
addr[1] => Mux77.IN0
addr[1] => Mux78.IN0
addr[1] => Mux79.IN0
addr[1] => Mux80.IN0
addr[1] => Mux81.IN0
addr[1] => Mux82.IN0
addr[1] => Mux83.IN0
addr[1] => Mux84.IN0
addr[1] => Mux85.IN0
addr[1] => Mux86.IN0
addr[1] => Mux87.IN0
addr[1] => Mux88.IN0
addr[1] => Mux89.IN0
addr[1] => Mux90.IN0
addr[1] => Mux91.IN0
addr[1] => Mux92.IN0
addr[1] => Mux93.IN0
addr[1] => Mux94.IN0
addr[1] => Mux95.IN0
addr[1] => Mux96.IN0
addr[1] => Mux97.IN0
addr[1] => Mux98.IN0
addr[1] => Mux99.IN0
addr[1] => Mux100.IN0
addr[1] => Mux101.IN0
addr[1] => Mux102.IN0
addr[1] => Mux103.IN0
addr[1] => Mux104.IN0
addr[1] => Mux105.IN0
addr[1] => Mux106.IN0
addr[1] => Mux107.IN0
addr[1] => Mux108.IN0
addr[1] => Mux109.IN0
addr[1] => Mux110.IN0
addr[1] => Mux111.IN0
addr[1] => Mux112.IN0
addr[1] => Mux113.IN0
addr[1] => Mux114.IN0
addr[1] => Mux115.IN0
addr[1] => Mux116.IN0
addr[1] => Mux117.IN0
addr[1] => Mux118.IN0
addr[1] => Mux119.IN0
addr[1] => Mux120.IN0
addr[1] => Mux121.IN0
addr[1] => Mux122.IN0
addr[1] => Mux123.IN0
addr[1] => Mux124.IN0
addr[1] => Mux125.IN0
addr[1] => Mux126.IN0
addr[1] => Mux127.IN0
addr[1] => Mux128.IN0
addr[1] => Mux129.IN0
addr[1] => Mux130.IN0
addr[1] => Mux131.IN0
addr[1] => Mux132.IN0
addr[1] => Mux133.IN0
addr[1] => Mux134.IN0
addr[1] => Mux135.IN0
addr[1] => Mux136.IN0
addr[1] => Mux137.IN0
addr[1] => Mux138.IN0
addr[1] => Mux139.IN0
addr[1] => Mux140.IN0
addr[1] => Mux141.IN0
addr[1] => Mux142.IN0
addr[1] => Mux143.IN0
addr[1] => Mux144.IN0
addr[1] => Mux145.IN0
addr[1] => Mux146.IN0
addr[1] => Mux147.IN0
addr[1] => Mux148.IN0
addr[1] => Mux149.IN0
addr[1] => Mux150.IN0
addr[1] => Mux151.IN0
addr[1] => Mux152.IN0
addr[1] => Mux153.IN0
addr[1] => Mux154.IN0
addr[1] => Mux155.IN0
addr[1] => Mux156.IN0
addr[1] => Mux157.IN0
addr[1] => Mux158.IN0
addr[1] => Mux159.IN0
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
clk => hdlverifier_synchronizer:s0.clk
clk => hdlverifier_synchronizer:s1.clk
clk => hdlverifier_synchronizer:s2.clk
clk => hdlverifier_synchronizer:s3.clk
rdata[0] <= rdata_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= rdata_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= rdata_Reg[10].DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= rdata_Reg[11].DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= rdata_Reg[12].DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= rdata_Reg[13].DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= rdata_Reg[14].DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= rdata_Reg[15].DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= rdata_Reg[16].DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= rdata_Reg[17].DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= rdata_Reg[18].DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= rdata_Reg[19].DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= rdata_Reg[20].DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= rdata_Reg[21].DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= rdata_Reg[22].DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= rdata_Reg[23].DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= rdata_Reg[24].DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= rdata_Reg[25].DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= rdata_Reg[26].DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= rdata_Reg[27].DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= rdata_Reg[28].DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= rdata_Reg[29].DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= rdata_Reg[30].DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= rdata_Reg[31].DB_MAX_OUTPUT_PORT_TYPE
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
reset => write_data.OUTPUTSELECT
tck => hdlverifier_synchronizer:t0.clk
tck => rdata_Reg[0].CLK
tck => rdata_Reg[1].CLK
tck => rdata_Reg[2].CLK
tck => rdata_Reg[3].CLK
tck => rdata_Reg[4].CLK
tck => rdata_Reg[5].CLK
tck => rdata_Reg[6].CLK
tck => rdata_Reg[7].CLK
tck => rdata_Reg[8].CLK
tck => rdata_Reg[9].CLK
tck => rdata_Reg[10].CLK
tck => rdata_Reg[11].CLK
tck => rdata_Reg[12].CLK
tck => rdata_Reg[13].CLK
tck => rdata_Reg[14].CLK
tck => rdata_Reg[15].CLK
tck => rdata_Reg[16].CLK
tck => rdata_Reg[17].CLK
tck => rdata_Reg[18].CLK
tck => rdata_Reg[19].CLK
tck => rdata_Reg[20].CLK
tck => rdata_Reg[21].CLK
tck => rdata_Reg[22].CLK
tck => rdata_Reg[23].CLK
tck => rdata_Reg[24].CLK
tck => rdata_Reg[25].CLK
tck => rdata_Reg[26].CLK
tck => rdata_Reg[27].CLK
tck => rdata_Reg[28].CLK
tck => rdata_Reg[29].CLK
tck => rdata_Reg[30].CLK
tck => rdata_Reg[31].CLK
tck => write_data[0][0].CLK
tck => write_data[0][1].CLK
tck => write_data[0][2].CLK
tck => write_data[0][3].CLK
tck => write_data[0][4].CLK
tck => write_data[0][5].CLK
tck => write_data[0][6].CLK
tck => write_data[0][7].CLK
tck => write_data[0][8].CLK
tck => write_data[0][9].CLK
tck => write_data[0][10].CLK
tck => write_data[0][11].CLK
tck => write_data[0][12].CLK
tck => write_data[0][13].CLK
tck => write_data[0][14].CLK
tck => write_data[0][15].CLK
tck => write_data[0][16].CLK
tck => write_data[0][17].CLK
tck => write_data[0][18].CLK
tck => write_data[0][19].CLK
tck => write_data[0][20].CLK
tck => write_data[0][21].CLK
tck => write_data[0][22].CLK
tck => write_data[0][23].CLK
tck => write_data[0][24].CLK
tck => write_data[0][25].CLK
tck => write_data[0][26].CLK
tck => write_data[0][27].CLK
tck => write_data[0][28].CLK
tck => write_data[0][29].CLK
tck => write_data[0][30].CLK
tck => write_data[0][31].CLK
tck => write_data[1][0].CLK
tck => write_data[1][1].CLK
tck => write_data[1][2].CLK
tck => write_data[1][3].CLK
tck => write_data[1][4].CLK
tck => write_data[1][5].CLK
tck => write_data[1][6].CLK
tck => write_data[1][7].CLK
tck => write_data[1][8].CLK
tck => write_data[1][9].CLK
tck => write_data[1][10].CLK
tck => write_data[1][11].CLK
tck => write_data[1][12].CLK
tck => write_data[1][13].CLK
tck => write_data[1][14].CLK
tck => write_data[1][15].CLK
tck => write_data[1][16].CLK
tck => write_data[1][17].CLK
tck => write_data[1][18].CLK
tck => write_data[1][19].CLK
tck => write_data[1][20].CLK
tck => write_data[1][21].CLK
tck => write_data[1][22].CLK
tck => write_data[1][23].CLK
tck => write_data[1][24].CLK
tck => write_data[1][25].CLK
tck => write_data[1][26].CLK
tck => write_data[1][27].CLK
tck => write_data[1][28].CLK
tck => write_data[1][29].CLK
tck => write_data[1][30].CLK
tck => write_data[1][31].CLK
tck => write_data[2][0].CLK
tck => write_data[2][1].CLK
tck => write_data[2][2].CLK
tck => write_data[2][3].CLK
tck => write_data[2][4].CLK
tck => write_data[2][5].CLK
tck => write_data[2][6].CLK
tck => write_data[2][7].CLK
tck => write_data[2][8].CLK
tck => write_data[2][9].CLK
tck => write_data[2][10].CLK
tck => write_data[2][11].CLK
tck => write_data[2][12].CLK
tck => write_data[2][13].CLK
tck => write_data[2][14].CLK
tck => write_data[2][15].CLK
tck => write_data[2][16].CLK
tck => write_data[2][17].CLK
tck => write_data[2][18].CLK
tck => write_data[2][19].CLK
tck => write_data[2][20].CLK
tck => write_data[2][21].CLK
tck => write_data[2][22].CLK
tck => write_data[2][23].CLK
tck => write_data[2][24].CLK
tck => write_data[2][25].CLK
tck => write_data[2][26].CLK
tck => write_data[2][27].CLK
tck => write_data[2][28].CLK
tck => write_data[2][29].CLK
tck => write_data[2][30].CLK
tck => write_data[2][31].CLK
tck => write_data[3][0].CLK
tck => write_data[3][1].CLK
tck => write_data[3][2].CLK
tck => write_data[3][3].CLK
tck => write_data[3][4].CLK
tck => write_data[3][5].CLK
tck => write_data[3][6].CLK
tck => write_data[3][7].CLK
tck => write_data[3][8].CLK
tck => write_data[3][9].CLK
tck => write_data[3][10].CLK
tck => write_data[3][11].CLK
tck => write_data[3][12].CLK
tck => write_data[3][13].CLK
tck => write_data[3][14].CLK
tck => write_data[3][15].CLK
tck => write_data[3][16].CLK
tck => write_data[3][17].CLK
tck => write_data[3][18].CLK
tck => write_data[3][19].CLK
tck => write_data[3][20].CLK
tck => write_data[3][21].CLK
tck => write_data[3][22].CLK
tck => write_data[3][23].CLK
tck => write_data[3][24].CLK
tck => write_data[3][25].CLK
tck => write_data[3][26].CLK
tck => write_data[3][27].CLK
tck => write_data[3][28].CLK
tck => write_data[3][29].CLK
tck => write_data[3][30].CLK
tck => write_data[3][31].CLK
tck => hdlverifier_synchronizer:t1.clk
tck => hdlverifier_synchronizer:t2.clk
tck => hdlverifier_synchronizer:t3.clk
user_data_in0[0] => hdlverifier_synchronizer:t0.data_in[0]
user_data_in0[1] => hdlverifier_synchronizer:t0.data_in[1]
user_data_in0[2] => hdlverifier_synchronizer:t0.data_in[2]
user_data_in0[3] => hdlverifier_synchronizer:t0.data_in[3]
user_data_in0[4] => hdlverifier_synchronizer:t0.data_in[4]
user_data_in0[5] => hdlverifier_synchronizer:t0.data_in[5]
user_data_in0[6] => hdlverifier_synchronizer:t0.data_in[6]
user_data_in0[7] => hdlverifier_synchronizer:t0.data_in[7]
user_data_in0[8] => hdlverifier_synchronizer:t0.data_in[8]
user_data_in0[9] => hdlverifier_synchronizer:t0.data_in[9]
user_data_in0[10] => hdlverifier_synchronizer:t0.data_in[10]
user_data_in0[11] => hdlverifier_synchronizer:t0.data_in[11]
user_data_in0[12] => hdlverifier_synchronizer:t0.data_in[12]
user_data_in0[13] => hdlverifier_synchronizer:t0.data_in[13]
user_data_in0[14] => hdlverifier_synchronizer:t0.data_in[14]
user_data_in0[15] => hdlverifier_synchronizer:t0.data_in[15]
user_data_in0[16] => hdlverifier_synchronizer:t0.data_in[16]
user_data_in0[17] => hdlverifier_synchronizer:t0.data_in[17]
user_data_in0[18] => hdlverifier_synchronizer:t0.data_in[18]
user_data_in0[19] => hdlverifier_synchronizer:t0.data_in[19]
user_data_in0[20] => hdlverifier_synchronizer:t0.data_in[20]
user_data_in0[21] => hdlverifier_synchronizer:t0.data_in[21]
user_data_in0[22] => hdlverifier_synchronizer:t0.data_in[22]
user_data_in0[23] => hdlverifier_synchronizer:t0.data_in[23]
user_data_in0[24] => hdlverifier_synchronizer:t0.data_in[24]
user_data_in0[25] => hdlverifier_synchronizer:t0.data_in[25]
user_data_in0[26] => hdlverifier_synchronizer:t0.data_in[26]
user_data_in0[27] => hdlverifier_synchronizer:t0.data_in[27]
user_data_in0[28] => hdlverifier_synchronizer:t0.data_in[28]
user_data_in0[29] => hdlverifier_synchronizer:t0.data_in[29]
user_data_in0[30] => hdlverifier_synchronizer:t0.data_in[30]
user_data_in0[31] => hdlverifier_synchronizer:t0.data_in[31]
user_data_in1[0] => hdlverifier_synchronizer:t1.data_in[0]
user_data_in1[1] => hdlverifier_synchronizer:t1.data_in[1]
user_data_in1[2] => hdlverifier_synchronizer:t1.data_in[2]
user_data_in1[3] => hdlverifier_synchronizer:t1.data_in[3]
user_data_in1[4] => hdlverifier_synchronizer:t1.data_in[4]
user_data_in1[5] => hdlverifier_synchronizer:t1.data_in[5]
user_data_in1[6] => hdlverifier_synchronizer:t1.data_in[6]
user_data_in1[7] => hdlverifier_synchronizer:t1.data_in[7]
user_data_in1[8] => hdlverifier_synchronizer:t1.data_in[8]
user_data_in1[9] => hdlverifier_synchronizer:t1.data_in[9]
user_data_in1[10] => hdlverifier_synchronizer:t1.data_in[10]
user_data_in1[11] => hdlverifier_synchronizer:t1.data_in[11]
user_data_in1[12] => hdlverifier_synchronizer:t1.data_in[12]
user_data_in1[13] => hdlverifier_synchronizer:t1.data_in[13]
user_data_in1[14] => hdlverifier_synchronizer:t1.data_in[14]
user_data_in1[15] => hdlverifier_synchronizer:t1.data_in[15]
user_data_in1[16] => hdlverifier_synchronizer:t1.data_in[16]
user_data_in1[17] => hdlverifier_synchronizer:t1.data_in[17]
user_data_in1[18] => hdlverifier_synchronizer:t1.data_in[18]
user_data_in1[19] => hdlverifier_synchronizer:t1.data_in[19]
user_data_in1[20] => hdlverifier_synchronizer:t1.data_in[20]
user_data_in1[21] => hdlverifier_synchronizer:t1.data_in[21]
user_data_in1[22] => hdlverifier_synchronizer:t1.data_in[22]
user_data_in1[23] => hdlverifier_synchronizer:t1.data_in[23]
user_data_in1[24] => hdlverifier_synchronizer:t1.data_in[24]
user_data_in1[25] => hdlverifier_synchronizer:t1.data_in[25]
user_data_in1[26] => hdlverifier_synchronizer:t1.data_in[26]
user_data_in1[27] => hdlverifier_synchronizer:t1.data_in[27]
user_data_in1[28] => hdlverifier_synchronizer:t1.data_in[28]
user_data_in1[29] => hdlverifier_synchronizer:t1.data_in[29]
user_data_in1[30] => hdlverifier_synchronizer:t1.data_in[30]
user_data_in1[31] => hdlverifier_synchronizer:t1.data_in[31]
user_data_in2[0] => hdlverifier_synchronizer:t2.data_in[0]
user_data_in2[1] => hdlverifier_synchronizer:t2.data_in[1]
user_data_in2[2] => hdlverifier_synchronizer:t2.data_in[2]
user_data_in2[3] => hdlverifier_synchronizer:t2.data_in[3]
user_data_in2[4] => hdlverifier_synchronizer:t2.data_in[4]
user_data_in2[5] => hdlverifier_synchronizer:t2.data_in[5]
user_data_in2[6] => hdlverifier_synchronizer:t2.data_in[6]
user_data_in2[7] => hdlverifier_synchronizer:t2.data_in[7]
user_data_in2[8] => hdlverifier_synchronizer:t2.data_in[8]
user_data_in2[9] => hdlverifier_synchronizer:t2.data_in[9]
user_data_in2[10] => hdlverifier_synchronizer:t2.data_in[10]
user_data_in2[11] => hdlverifier_synchronizer:t2.data_in[11]
user_data_in2[12] => hdlverifier_synchronizer:t2.data_in[12]
user_data_in2[13] => hdlverifier_synchronizer:t2.data_in[13]
user_data_in2[14] => hdlverifier_synchronizer:t2.data_in[14]
user_data_in2[15] => hdlverifier_synchronizer:t2.data_in[15]
user_data_in2[16] => hdlverifier_synchronizer:t2.data_in[16]
user_data_in2[17] => hdlverifier_synchronizer:t2.data_in[17]
user_data_in2[18] => hdlverifier_synchronizer:t2.data_in[18]
user_data_in2[19] => hdlverifier_synchronizer:t2.data_in[19]
user_data_in2[20] => hdlverifier_synchronizer:t2.data_in[20]
user_data_in2[21] => hdlverifier_synchronizer:t2.data_in[21]
user_data_in2[22] => hdlverifier_synchronizer:t2.data_in[22]
user_data_in2[23] => hdlverifier_synchronizer:t2.data_in[23]
user_data_in2[24] => hdlverifier_synchronizer:t2.data_in[24]
user_data_in2[25] => hdlverifier_synchronizer:t2.data_in[25]
user_data_in2[26] => hdlverifier_synchronizer:t2.data_in[26]
user_data_in2[27] => hdlverifier_synchronizer:t2.data_in[27]
user_data_in2[28] => hdlverifier_synchronizer:t2.data_in[28]
user_data_in2[29] => hdlverifier_synchronizer:t2.data_in[29]
user_data_in2[30] => hdlverifier_synchronizer:t2.data_in[30]
user_data_in2[31] => hdlverifier_synchronizer:t2.data_in[31]
user_data_in3[0] => hdlverifier_synchronizer:t3.data_in[0]
user_data_in3[1] => hdlverifier_synchronizer:t3.data_in[1]
user_data_in3[2] => hdlverifier_synchronizer:t3.data_in[2]
user_data_in3[3] => hdlverifier_synchronizer:t3.data_in[3]
user_data_in3[4] => hdlverifier_synchronizer:t3.data_in[4]
user_data_in3[5] => hdlverifier_synchronizer:t3.data_in[5]
user_data_in3[6] => hdlverifier_synchronizer:t3.data_in[6]
user_data_in3[7] => hdlverifier_synchronizer:t3.data_in[7]
user_data_in3[8] => hdlverifier_synchronizer:t3.data_in[8]
user_data_in3[9] => hdlverifier_synchronizer:t3.data_in[9]
user_data_in3[10] => hdlverifier_synchronizer:t3.data_in[10]
user_data_in3[11] => hdlverifier_synchronizer:t3.data_in[11]
user_data_in3[12] => hdlverifier_synchronizer:t3.data_in[12]
user_data_in3[13] => hdlverifier_synchronizer:t3.data_in[13]
user_data_in3[14] => hdlverifier_synchronizer:t3.data_in[14]
user_data_in3[15] => hdlverifier_synchronizer:t3.data_in[15]
user_data_in3[16] => hdlverifier_synchronizer:t3.data_in[16]
user_data_in3[17] => hdlverifier_synchronizer:t3.data_in[17]
user_data_in3[18] => hdlverifier_synchronizer:t3.data_in[18]
user_data_in3[19] => hdlverifier_synchronizer:t3.data_in[19]
user_data_in3[20] => hdlverifier_synchronizer:t3.data_in[20]
user_data_in3[21] => hdlverifier_synchronizer:t3.data_in[21]
user_data_in3[22] => hdlverifier_synchronizer:t3.data_in[22]
user_data_in3[23] => hdlverifier_synchronizer:t3.data_in[23]
user_data_in3[24] => hdlverifier_synchronizer:t3.data_in[24]
user_data_in3[25] => hdlverifier_synchronizer:t3.data_in[25]
user_data_in3[26] => hdlverifier_synchronizer:t3.data_in[26]
user_data_in3[27] => hdlverifier_synchronizer:t3.data_in[27]
user_data_in3[28] => hdlverifier_synchronizer:t3.data_in[28]
user_data_in3[29] => hdlverifier_synchronizer:t3.data_in[29]
user_data_in3[30] => hdlverifier_synchronizer:t3.data_in[30]
user_data_in3[31] => hdlverifier_synchronizer:t3.data_in[31]
user_data_out0_tck[0] <= write_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[1] <= write_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[2] <= write_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[3] <= write_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[4] <= write_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[5] <= write_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[6] <= write_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[7] <= write_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[8] <= write_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[9] <= write_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[10] <= write_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[11] <= write_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[12] <= write_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[13] <= write_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[14] <= write_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[15] <= write_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[16] <= write_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[17] <= write_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[18] <= write_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[19] <= write_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[20] <= write_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[21] <= write_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[22] <= write_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[23] <= write_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[24] <= write_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[25] <= write_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[26] <= write_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[27] <= write_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[28] <= write_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[29] <= write_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[30] <= write_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0_tck[31] <= write_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
user_data_out0[0] <= hdlverifier_synchronizer:s0.data_out[0]
user_data_out0[1] <= hdlverifier_synchronizer:s0.data_out[1]
user_data_out0[2] <= hdlverifier_synchronizer:s0.data_out[2]
user_data_out0[3] <= hdlverifier_synchronizer:s0.data_out[3]
user_data_out0[4] <= hdlverifier_synchronizer:s0.data_out[4]
user_data_out0[5] <= hdlverifier_synchronizer:s0.data_out[5]
user_data_out0[6] <= hdlverifier_synchronizer:s0.data_out[6]
user_data_out0[7] <= hdlverifier_synchronizer:s0.data_out[7]
user_data_out0[8] <= hdlverifier_synchronizer:s0.data_out[8]
user_data_out0[9] <= hdlverifier_synchronizer:s0.data_out[9]
user_data_out0[10] <= hdlverifier_synchronizer:s0.data_out[10]
user_data_out0[11] <= hdlverifier_synchronizer:s0.data_out[11]
user_data_out0[12] <= hdlverifier_synchronizer:s0.data_out[12]
user_data_out0[13] <= hdlverifier_synchronizer:s0.data_out[13]
user_data_out0[14] <= hdlverifier_synchronizer:s0.data_out[14]
user_data_out0[15] <= hdlverifier_synchronizer:s0.data_out[15]
user_data_out0[16] <= hdlverifier_synchronizer:s0.data_out[16]
user_data_out0[17] <= hdlverifier_synchronizer:s0.data_out[17]
user_data_out0[18] <= hdlverifier_synchronizer:s0.data_out[18]
user_data_out0[19] <= hdlverifier_synchronizer:s0.data_out[19]
user_data_out0[20] <= hdlverifier_synchronizer:s0.data_out[20]
user_data_out0[21] <= hdlverifier_synchronizer:s0.data_out[21]
user_data_out0[22] <= hdlverifier_synchronizer:s0.data_out[22]
user_data_out0[23] <= hdlverifier_synchronizer:s0.data_out[23]
user_data_out0[24] <= hdlverifier_synchronizer:s0.data_out[24]
user_data_out0[25] <= hdlverifier_synchronizer:s0.data_out[25]
user_data_out0[26] <= hdlverifier_synchronizer:s0.data_out[26]
user_data_out0[27] <= hdlverifier_synchronizer:s0.data_out[27]
user_data_out0[28] <= hdlverifier_synchronizer:s0.data_out[28]
user_data_out0[29] <= hdlverifier_synchronizer:s0.data_out[29]
user_data_out0[30] <= hdlverifier_synchronizer:s0.data_out[30]
user_data_out0[31] <= hdlverifier_synchronizer:s0.data_out[31]
user_data_out1[0] <= hdlverifier_synchronizer:s1.data_out[0]
user_data_out1[1] <= hdlverifier_synchronizer:s1.data_out[1]
user_data_out1[2] <= hdlverifier_synchronizer:s1.data_out[2]
user_data_out1[3] <= hdlverifier_synchronizer:s1.data_out[3]
user_data_out1[4] <= hdlverifier_synchronizer:s1.data_out[4]
user_data_out1[5] <= hdlverifier_synchronizer:s1.data_out[5]
user_data_out1[6] <= hdlverifier_synchronizer:s1.data_out[6]
user_data_out1[7] <= hdlverifier_synchronizer:s1.data_out[7]
user_data_out1[8] <= hdlverifier_synchronizer:s1.data_out[8]
user_data_out1[9] <= hdlverifier_synchronizer:s1.data_out[9]
user_data_out1[10] <= hdlverifier_synchronizer:s1.data_out[10]
user_data_out1[11] <= hdlverifier_synchronizer:s1.data_out[11]
user_data_out1[12] <= hdlverifier_synchronizer:s1.data_out[12]
user_data_out1[13] <= hdlverifier_synchronizer:s1.data_out[13]
user_data_out1[14] <= hdlverifier_synchronizer:s1.data_out[14]
user_data_out1[15] <= hdlverifier_synchronizer:s1.data_out[15]
user_data_out1[16] <= hdlverifier_synchronizer:s1.data_out[16]
user_data_out1[17] <= hdlverifier_synchronizer:s1.data_out[17]
user_data_out1[18] <= hdlverifier_synchronizer:s1.data_out[18]
user_data_out1[19] <= hdlverifier_synchronizer:s1.data_out[19]
user_data_out1[20] <= hdlverifier_synchronizer:s1.data_out[20]
user_data_out1[21] <= hdlverifier_synchronizer:s1.data_out[21]
user_data_out1[22] <= hdlverifier_synchronizer:s1.data_out[22]
user_data_out1[23] <= hdlverifier_synchronizer:s1.data_out[23]
user_data_out1[24] <= hdlverifier_synchronizer:s1.data_out[24]
user_data_out1[25] <= hdlverifier_synchronizer:s1.data_out[25]
user_data_out1[26] <= hdlverifier_synchronizer:s1.data_out[26]
user_data_out1[27] <= hdlverifier_synchronizer:s1.data_out[27]
user_data_out1[28] <= hdlverifier_synchronizer:s1.data_out[28]
user_data_out1[29] <= hdlverifier_synchronizer:s1.data_out[29]
user_data_out1[30] <= hdlverifier_synchronizer:s1.data_out[30]
user_data_out1[31] <= hdlverifier_synchronizer:s1.data_out[31]
user_data_out2[0] <= hdlverifier_synchronizer:s2.data_out[0]
user_data_out2[1] <= hdlverifier_synchronizer:s2.data_out[1]
user_data_out2[2] <= hdlverifier_synchronizer:s2.data_out[2]
user_data_out2[3] <= hdlverifier_synchronizer:s2.data_out[3]
user_data_out2[4] <= hdlverifier_synchronizer:s2.data_out[4]
user_data_out2[5] <= hdlverifier_synchronizer:s2.data_out[5]
user_data_out2[6] <= hdlverifier_synchronizer:s2.data_out[6]
user_data_out2[7] <= hdlverifier_synchronizer:s2.data_out[7]
user_data_out2[8] <= hdlverifier_synchronizer:s2.data_out[8]
user_data_out2[9] <= hdlverifier_synchronizer:s2.data_out[9]
user_data_out2[10] <= hdlverifier_synchronizer:s2.data_out[10]
user_data_out2[11] <= hdlverifier_synchronizer:s2.data_out[11]
user_data_out2[12] <= hdlverifier_synchronizer:s2.data_out[12]
user_data_out2[13] <= hdlverifier_synchronizer:s2.data_out[13]
user_data_out2[14] <= hdlverifier_synchronizer:s2.data_out[14]
user_data_out2[15] <= hdlverifier_synchronizer:s2.data_out[15]
user_data_out2[16] <= hdlverifier_synchronizer:s2.data_out[16]
user_data_out2[17] <= hdlverifier_synchronizer:s2.data_out[17]
user_data_out2[18] <= hdlverifier_synchronizer:s2.data_out[18]
user_data_out2[19] <= hdlverifier_synchronizer:s2.data_out[19]
user_data_out2[20] <= hdlverifier_synchronizer:s2.data_out[20]
user_data_out2[21] <= hdlverifier_synchronizer:s2.data_out[21]
user_data_out2[22] <= hdlverifier_synchronizer:s2.data_out[22]
user_data_out2[23] <= hdlverifier_synchronizer:s2.data_out[23]
user_data_out2[24] <= hdlverifier_synchronizer:s2.data_out[24]
user_data_out2[25] <= hdlverifier_synchronizer:s2.data_out[25]
user_data_out2[26] <= hdlverifier_synchronizer:s2.data_out[26]
user_data_out2[27] <= hdlverifier_synchronizer:s2.data_out[27]
user_data_out2[28] <= hdlverifier_synchronizer:s2.data_out[28]
user_data_out2[29] <= hdlverifier_synchronizer:s2.data_out[29]
user_data_out2[30] <= hdlverifier_synchronizer:s2.data_out[30]
user_data_out2[31] <= hdlverifier_synchronizer:s2.data_out[31]
user_data_out3[0] <= hdlverifier_synchronizer:s3.data_out[0]
user_data_out3[1] <= hdlverifier_synchronizer:s3.data_out[1]
user_data_out3[2] <= hdlverifier_synchronizer:s3.data_out[2]
user_data_out3[3] <= hdlverifier_synchronizer:s3.data_out[3]
user_data_out3[4] <= hdlverifier_synchronizer:s3.data_out[4]
user_data_out3[5] <= hdlverifier_synchronizer:s3.data_out[5]
user_data_out3[6] <= hdlverifier_synchronizer:s3.data_out[6]
user_data_out3[7] <= hdlverifier_synchronizer:s3.data_out[7]
user_data_out3[8] <= hdlverifier_synchronizer:s3.data_out[8]
user_data_out3[9] <= hdlverifier_synchronizer:s3.data_out[9]
user_data_out3[10] <= hdlverifier_synchronizer:s3.data_out[10]
user_data_out3[11] <= hdlverifier_synchronizer:s3.data_out[11]
user_data_out3[12] <= hdlverifier_synchronizer:s3.data_out[12]
user_data_out3[13] <= hdlverifier_synchronizer:s3.data_out[13]
user_data_out3[14] <= hdlverifier_synchronizer:s3.data_out[14]
user_data_out3[15] <= hdlverifier_synchronizer:s3.data_out[15]
user_data_out3[16] <= hdlverifier_synchronizer:s3.data_out[16]
user_data_out3[17] <= hdlverifier_synchronizer:s3.data_out[17]
user_data_out3[18] <= hdlverifier_synchronizer:s3.data_out[18]
user_data_out3[19] <= hdlverifier_synchronizer:s3.data_out[19]
user_data_out3[20] <= hdlverifier_synchronizer:s3.data_out[20]
user_data_out3[21] <= hdlverifier_synchronizer:s3.data_out[21]
user_data_out3[22] <= hdlverifier_synchronizer:s3.data_out[22]
user_data_out3[23] <= hdlverifier_synchronizer:s3.data_out[23]
user_data_out3[24] <= hdlverifier_synchronizer:s3.data_out[24]
user_data_out3[25] <= hdlverifier_synchronizer:s3.data_out[25]
user_data_out3[26] <= hdlverifier_synchronizer:s3.data_out[26]
user_data_out3[27] <= hdlverifier_synchronizer:s3.data_out[27]
user_data_out3[28] <= hdlverifier_synchronizer:s3.data_out[28]
user_data_out3[29] <= hdlverifier_synchronizer:s3.data_out[29]
user_data_out3[30] <= hdlverifier_synchronizer:s3.data_out[30]
user_data_out3[31] <= hdlverifier_synchronizer:s3.data_out[31]
wdata[0] => Mux31.IN2
wdata[0] => Mux63.IN2
wdata[0] => Mux95.IN2
wdata[0] => Mux127.IN2
wdata[1] => Mux30.IN2
wdata[1] => Mux62.IN2
wdata[1] => Mux94.IN2
wdata[1] => Mux126.IN2
wdata[2] => Mux29.IN2
wdata[2] => Mux61.IN2
wdata[2] => Mux93.IN2
wdata[2] => Mux125.IN2
wdata[3] => Mux28.IN2
wdata[3] => Mux60.IN2
wdata[3] => Mux92.IN2
wdata[3] => Mux124.IN2
wdata[4] => Mux27.IN2
wdata[4] => Mux59.IN2
wdata[4] => Mux91.IN2
wdata[4] => Mux123.IN2
wdata[5] => Mux26.IN2
wdata[5] => Mux58.IN2
wdata[5] => Mux90.IN2
wdata[5] => Mux122.IN2
wdata[6] => Mux25.IN2
wdata[6] => Mux57.IN2
wdata[6] => Mux89.IN2
wdata[6] => Mux121.IN2
wdata[7] => Mux24.IN2
wdata[7] => Mux56.IN2
wdata[7] => Mux88.IN2
wdata[7] => Mux120.IN2
wdata[8] => Mux23.IN2
wdata[8] => Mux55.IN2
wdata[8] => Mux87.IN2
wdata[8] => Mux119.IN2
wdata[9] => Mux22.IN2
wdata[9] => Mux54.IN2
wdata[9] => Mux86.IN2
wdata[9] => Mux118.IN2
wdata[10] => Mux21.IN2
wdata[10] => Mux53.IN2
wdata[10] => Mux85.IN2
wdata[10] => Mux117.IN2
wdata[11] => Mux20.IN2
wdata[11] => Mux52.IN2
wdata[11] => Mux84.IN2
wdata[11] => Mux116.IN2
wdata[12] => Mux19.IN2
wdata[12] => Mux51.IN2
wdata[12] => Mux83.IN2
wdata[12] => Mux115.IN2
wdata[13] => Mux18.IN2
wdata[13] => Mux50.IN2
wdata[13] => Mux82.IN2
wdata[13] => Mux114.IN2
wdata[14] => Mux17.IN2
wdata[14] => Mux49.IN2
wdata[14] => Mux81.IN2
wdata[14] => Mux113.IN2
wdata[15] => Mux16.IN2
wdata[15] => Mux48.IN2
wdata[15] => Mux80.IN2
wdata[15] => Mux112.IN2
wdata[16] => Mux15.IN2
wdata[16] => Mux47.IN2
wdata[16] => Mux79.IN2
wdata[16] => Mux111.IN2
wdata[17] => Mux14.IN2
wdata[17] => Mux46.IN2
wdata[17] => Mux78.IN2
wdata[17] => Mux110.IN2
wdata[18] => Mux13.IN2
wdata[18] => Mux45.IN2
wdata[18] => Mux77.IN2
wdata[18] => Mux109.IN2
wdata[19] => Mux12.IN2
wdata[19] => Mux44.IN2
wdata[19] => Mux76.IN2
wdata[19] => Mux108.IN2
wdata[20] => Mux11.IN2
wdata[20] => Mux43.IN2
wdata[20] => Mux75.IN2
wdata[20] => Mux107.IN2
wdata[21] => Mux10.IN2
wdata[21] => Mux42.IN2
wdata[21] => Mux74.IN2
wdata[21] => Mux106.IN2
wdata[22] => Mux9.IN2
wdata[22] => Mux41.IN2
wdata[22] => Mux73.IN2
wdata[22] => Mux105.IN2
wdata[23] => Mux8.IN2
wdata[23] => Mux40.IN2
wdata[23] => Mux72.IN2
wdata[23] => Mux104.IN2
wdata[24] => Mux7.IN2
wdata[24] => Mux39.IN2
wdata[24] => Mux71.IN2
wdata[24] => Mux103.IN2
wdata[25] => Mux6.IN2
wdata[25] => Mux38.IN2
wdata[25] => Mux70.IN2
wdata[25] => Mux102.IN2
wdata[26] => Mux5.IN2
wdata[26] => Mux37.IN2
wdata[26] => Mux69.IN2
wdata[26] => Mux101.IN2
wdata[27] => Mux4.IN2
wdata[27] => Mux36.IN2
wdata[27] => Mux68.IN2
wdata[27] => Mux100.IN2
wdata[28] => Mux3.IN2
wdata[28] => Mux35.IN2
wdata[28] => Mux67.IN2
wdata[28] => Mux99.IN2
wdata[29] => Mux2.IN2
wdata[29] => Mux34.IN2
wdata[29] => Mux66.IN2
wdata[29] => Mux98.IN2
wdata[30] => Mux1.IN2
wdata[30] => Mux33.IN2
wdata[30] => Mux65.IN2
wdata[30] => Mux97.IN2
wdata[31] => Mux0.IN2
wdata[31] => Mux32.IN2
wdata[31] => Mux64.IN2
wdata[31] => Mux96.IN2
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT
write => write_data.OUTPUTSELECT


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s0
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s1
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s2
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s3
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
data_in[16] => data_reg[16].DATAIN
data_in[17] => data_reg[17].DATAIN
data_in[18] => data_reg[18].DATAIN
data_in[19] => data_reg[19].DATAIN
data_in[20] => data_reg[20].DATAIN
data_in[21] => data_reg[21].DATAIN
data_in[22] => data_reg[22].DATAIN
data_in[23] => data_reg[23].DATAIN
data_in[24] => data_reg[24].DATAIN
data_in[25] => data_reg[25].DATAIN
data_in[26] => data_reg[26].DATAIN
data_in[27] => data_reg[27].DATAIN
data_in[28] => data_reg[28].DATAIN
data_in[29] => data_reg[29].DATAIN
data_in[30] => data_reg[30].DATAIN
data_in[31] => data_reg[31].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_synchronizer:sync_trigger
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture
clk => hdlverifier_dcram:u_dcram.wclk
clk => ready_to_capture_int.CLK
clk => data_wtrigger_info[0].CLK
clk => data_wtrigger_info[1].CLK
clk => data_wtrigger_info[2].CLK
clk => data_wtrigger_info[3].CLK
clk => data_wtrigger_info[4].CLK
clk => data_wtrigger_info[5].CLK
clk => data_wtrigger_info[6].CLK
clk => data_wtrigger_info[7].CLK
clk => trigcond_met_d1.CLK
clk => ram_waddr[0].CLK
clk => ram_waddr[1].CLK
clk => ram_waddr[2].CLK
clk => ram_waddr[3].CLK
clk => ram_waddr[4].CLK
clk => ram_waddr[5].CLK
clk => ram_waddr[6].CLK
clk => wr_window_count[0].CLK
clk => wr_window_count[1].CLK
clk => wr_window_count[2].CLK
clk => wr_window_count[3].CLK
clk => wr_window_count[4].CLK
clk => wr_window_count[5].CLK
clk => wr_window_count[6].CLK
clk => wr_window_count[7].CLK
clk => waddr[0].CLK
clk => waddr[1].CLK
clk => waddr[2].CLK
clk => waddr[3].CLK
clk => waddr[4].CLK
clk => waddr[5].CLK
clk => waddr[6].CLK
clk => pre_counter[0].CLK
clk => pre_counter[1].CLK
clk => pre_counter[2].CLK
clk => pre_counter[3].CLK
clk => pre_counter[4].CLK
clk => pre_counter[5].CLK
clk => pre_counter[6].CLK
clk => pos_counter[0].CLK
clk => pos_counter[1].CLK
clk => pos_counter[2].CLK
clk => pos_counter[3].CLK
clk => pos_counter[4].CLK
clk => pos_counter[5].CLK
clk => pos_counter[6].CLK
clk => run_d1.CLK
clk => state_reg[0].CLK
clk => state_reg[1].CLK
clk => state_reg[2].CLK
clk => state_reg[3].CLK
clk => capture_valid.CLK
clk => memory_depth_ms_windsz[0].CLK
clk => memory_depth_ms_windsz[1].CLK
clk => memory_depth_ms_windsz[2].CLK
clk => memory_depth_ms_windsz[3].CLK
clk => memory_depth_ms_windsz[4].CLK
clk => memory_depth_ms_windsz[5].CLK
clk => memory_depth_ms_windsz[6].CLK
clk => windsze_ms_trig_pos[0].CLK
clk => windsze_ms_trig_pos[1].CLK
clk => windsze_ms_trig_pos[2].CLK
clk => windsze_ms_trig_pos[3].CLK
clk => windsze_ms_trig_pos[4].CLK
clk => windsze_ms_trig_pos[5].CLK
clk => windsze_ms_trig_pos[6].CLK
clk => trigpos_ms1[0].CLK
clk => trigpos_ms1[1].CLK
clk => trigpos_ms1[2].CLK
clk => trigpos_ms1[3].CLK
clk => trigpos_ms1[4].CLK
clk => trigpos_ms1[5].CLK
clk => trigpos_ms1[6].CLK
clk => trigpos_nteq_zero.CLK
clk => trigpos_eq_zero.CLK
clk => trigpos_eq_depth.CLK
clk => window_size_plus1[0].CLK
clk => window_size_plus1[1].CLK
clk => window_size_plus1[2].CLK
clk => window_size_plus1[3].CLK
clk => window_size_plus1[4].CLK
clk => window_size_plus1[5].CLK
clk => window_size_plus1[6].CLK
clk => window_size_plus1[7].CLK
clk => window_size[0].CLK
clk => window_size[1].CLK
clk => window_size[2].CLK
clk => window_size[3].CLK
clk => window_size[4].CLK
clk => window_size[5].CLK
clk => window_size[6].CLK
clk => window_size_i[0].CLK
clk => window_size_i[1].CLK
clk => window_size_i[2].CLK
clk => window_size_i[3].CLK
clk => window_size_i[4].CLK
clk => window_size_i[5].CLK
clk => window_size_i[6].CLK
clk => DEPTH_MS2[0].CLK
clk => DEPTH_MS2[1].CLK
clk => DEPTH_MS2[2].CLK
clk => DEPTH_MS2[3].CLK
clk => DEPTH_MS2[4].CLK
clk => DEPTH_MS2[5].CLK
clk => DEPTH_MS2[6].CLK
clk => DEPTH_MS2[7].CLK
clk => DEPTH_MS1[0].CLK
clk => DEPTH_MS1[1].CLK
clk => DEPTH_MS1[2].CLK
clk => DEPTH_MS1[3].CLK
clk => DEPTH_MS1[4].CLK
clk => DEPTH_MS1[5].CLK
clk => DEPTH_MS1[6].CLK
clk => DEPTH_MS1[7].CLK
clk => DEPTH[0].CLK
clk => DEPTH[1].CLK
clk => DEPTH[2].CLK
clk => DEPTH[3].CLK
clk => DEPTH[4].CLK
clk => DEPTH[5].CLK
clk => DEPTH[6].CLK
clk => DEPTH[7].CLK
clk => wr_window_count_gray[0].CLK
clk => wr_window_count_gray[1].CLK
clk => wr_window_count_gray[2].CLK
clk => wr_window_count_gray[3].CLK
clk => wr_window_count_gray[4].CLK
clk => wr_window_count_gray[5].CLK
clk => wr_window_count_gray[6].CLK
clk => wr_window_count_by1[0].CLK
clk => wr_window_count_by1[1].CLK
clk => wr_window_count_by1[2].CLK
clk => wr_window_count_by1[3].CLK
clk => wr_window_count_by1[4].CLK
clk => wr_window_count_by1[5].CLK
clk => wr_window_count_by1[6].CLK
clk => reg_clk.CLK
clk => reg_full.CLK
clk => wr_d1.CLK
clk_enable => process_0.IN1
clk_enable => process_0.IN1
clk_enable => wr_d1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => wr_window_count_by1.OUTPUTSELECT
clk_enable => process_18.IN1
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => pre_counter.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => waddr.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => state_reg.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => pos_counter.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => wr_window_count.OUTPUTSELECT
clk_enable => ready_to_capture_int.OUTPUTSELECT
data[0] => data_wtrigger_info[0].DATAIN
data[1] => data_wtrigger_info[1].DATAIN
data[2] => data_wtrigger_info[2].DATAIN
data[3] => data_wtrigger_info[3].DATAIN
data[4] => data_wtrigger_info[4].DATAIN
data[5] => data_wtrigger_info[5].DATAIN
data[6] => data_wtrigger_info[6].DATAIN
data[7] => ~NO_FANOUT~
flag_full <= hdlverifier_synchronizer:s1.data_out[0]
has_clk <= hdlverifier_synchronizer:s2.data_out[0]
reset => wr_d1.OUTPUTSELECT
reset => process_3.IN0
reset => capture_valid.OUTPUTSELECT
reset => state_reg.OUTPUTSELECT
reset => state_reg.OUTPUTSELECT
reset => state_reg.OUTPUTSELECT
reset => state_reg.OUTPUTSELECT
reset => run_d1.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pos_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => pre_counter.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => waddr.OUTPUTSELECT
reset => process_26.IN1
reset => trigcond_met_d1.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => bitcount[0].ACLR
reset => bitcount[1].ACLR
reset => bitcount[2].ACLR
reset => bitcount[3].ACLR
reset => bitcount[4].ACLR
reset => bitcount[5].ACLR
reset => bitcount[6].ACLR
reset => bitcount[7].ACLR
reset => bitcount[8].ACLR
reset => bitcount[9].ACLR
reset => bitcount[10].ACLR
reset => bitcount[11].ACLR
reset => bitcount[12].ACLR
reset => bitcount[13].ACLR
reset => bitcount[14].ACLR
reset => bitcount[15].ACLR
reset => reg_clk.ACLR
reset => reg_full.ACLR
reset => raddr[6].ENA
reset => raddr[5].ENA
reset => raddr[4].ENA
reset => raddr[3].ENA
reset => raddr[2].ENA
reset => raddr[1].ENA
reset => raddr[0].ENA
run => process_18.IN1
run => Mux7.IN0
run => process_26.IN1
run => state_reg.OUTPUTSELECT
run => state_reg.OUTPUTSELECT
run => state_reg.OUTPUTSELECT
run => state_reg.OUTPUTSELECT
run => process_3.IN1
run_tck => ~NO_FANOUT~
immediate => internal_trigger.IN0
shift_out_data <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => shift_reg.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => bitcount.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_en => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => raddr.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => bitcount.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
shift_out_state => shift_reg.OUTPUTSELECT
tck => hdlverifier_synchronizer:s1.clk
tck => raddr[0].CLK
tck => raddr[1].CLK
tck => raddr[2].CLK
tck => raddr[3].CLK
tck => raddr[4].CLK
tck => raddr[5].CLK
tck => raddr[6].CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => bitcount[0].CLK
tck => bitcount[1].CLK
tck => bitcount[2].CLK
tck => bitcount[3].CLK
tck => bitcount[4].CLK
tck => bitcount[5].CLK
tck => bitcount[6].CLK
tck => bitcount[7].CLK
tck => bitcount[8].CLK
tck => bitcount[9].CLK
tck => bitcount[10].CLK
tck => bitcount[11].CLK
tck => bitcount[12].CLK
tck => bitcount[13].CLK
tck => bitcount[14].CLK
tck => bitcount[15].CLK
tck => captured_window_count_int[0].CLK
tck => captured_window_count_int[1].CLK
tck => captured_window_count_int[2].CLK
tck => captured_window_count_int[3].CLK
tck => captured_window_count_int[4].CLK
tck => captured_window_count_int[5].CLK
tck => captured_window_count_int[6].CLK
tck => hdlverifier_synchronizer:s2.clk
tck => hdlverifier_dcram:u_dcram.rclk
tck => hdlverifier_synchronizer:s3.clk
trigger => internal_trigger.IN1
trigger_pos[0] => Equal4.IN6
trigger_pos[0] => Equal5.IN13
trigger_pos[0] => Add5.IN14
trigger_pos[0] => Add6.IN7
trigger_pos[1] => Equal4.IN5
trigger_pos[1] => Equal5.IN12
trigger_pos[1] => Add5.IN13
trigger_pos[1] => Add6.IN6
trigger_pos[2] => Equal4.IN4
trigger_pos[2] => Equal5.IN11
trigger_pos[2] => Add5.IN12
trigger_pos[2] => Add6.IN5
trigger_pos[3] => Equal4.IN3
trigger_pos[3] => Equal5.IN10
trigger_pos[3] => Add5.IN11
trigger_pos[3] => Add6.IN4
trigger_pos[4] => Equal4.IN2
trigger_pos[4] => Equal5.IN9
trigger_pos[4] => Add5.IN10
trigger_pos[4] => Add6.IN3
trigger_pos[5] => Equal4.IN1
trigger_pos[5] => Equal5.IN8
trigger_pos[5] => Add5.IN9
trigger_pos[5] => Add6.IN2
trigger_pos[6] => Equal4.IN0
trigger_pos[6] => Equal5.IN7
trigger_pos[6] => Add5.IN8
trigger_pos[6] => Add6.IN1
ready_to_capture <= ready_to_capture_int.DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[0] <= captured_window_count_int[0].DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[1] <= captured_window_count_int[1].DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[2] <= captured_window_count_int[2].DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[3] <= captured_window_count_int[3].DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[4] <= captured_window_count_int[4].DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[5] <= captured_window_count_int[5].DB_MAX_OUTPUT_PORT_TYPE
captured_window_count[6] <= captured_window_count_int[6].DB_MAX_OUTPUT_PORT_TYPE
number_of_windows[0] => ShiftRight0.IN7
number_of_windows[1] => ShiftRight0.IN6
number_of_windows[2] => ShiftRight0.IN5
number_of_windows[3] => ShiftRight0.IN4
number_of_windows[4] => ShiftRight0.IN3
number_of_windows[5] => ShiftRight0.IN2
number_of_windows[6] => ShiftRight0.IN1


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s1
clk => data_out[0]~reg0.CLK
clk => data_reg[0].CLK
data_in[0] => data_reg[0].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s2
clk => data_out[0]~reg0.CLK
clk => data_reg[0].CLK
data_in[0] => data_reg[0].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram
wclk => ram~15.CLK
wclk => ram~0.CLK
wclk => ram~1.CLK
wclk => ram~2.CLK
wclk => ram~3.CLK
wclk => ram~4.CLK
wclk => ram~5.CLK
wclk => ram~6.CLK
wclk => ram~7.CLK
wclk => ram~8.CLK
wclk => ram~9.CLK
wclk => ram~10.CLK
wclk => ram~11.CLK
wclk => ram~12.CLK
wclk => ram~13.CLK
wclk => ram~14.CLK
wclk => ram.CLK0
rclk => q[0]~reg0.CLK
rclk => q[1]~reg0.CLK
rclk => q[2]~reg0.CLK
rclk => q[3]~reg0.CLK
rclk => q[4]~reg0.CLK
rclk => q[5]~reg0.CLK
rclk => q[6]~reg0.CLK
rclk => q[7]~reg0.CLK
wdata[0] => ram~14.DATAIN
wdata[0] => ram.DATAIN
wdata[1] => ram~13.DATAIN
wdata[1] => ram.DATAIN1
wdata[2] => ram~12.DATAIN
wdata[2] => ram.DATAIN2
wdata[3] => ram~11.DATAIN
wdata[3] => ram.DATAIN3
wdata[4] => ram~10.DATAIN
wdata[4] => ram.DATAIN4
wdata[5] => ram~9.DATAIN
wdata[5] => ram.DATAIN5
wdata[6] => ram~8.DATAIN
wdata[6] => ram.DATAIN6
wdata[7] => ram~7.DATAIN
wdata[7] => ram.DATAIN7
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddr[0] => ram~6.DATAIN
waddr[0] => ram.WADDR
waddr[1] => ram~5.DATAIN
waddr[1] => ram.WADDR1
waddr[2] => ram~4.DATAIN
waddr[2] => ram.WADDR2
waddr[3] => ram~3.DATAIN
waddr[3] => ram.WADDR3
waddr[4] => ram~2.DATAIN
waddr[4] => ram.WADDR4
waddr[5] => ram~1.DATAIN
waddr[5] => ram.WADDR5
waddr[6] => ram~0.DATAIN
waddr[6] => ram.WADDR6
raddr[0] => ram.RADDR
raddr[1] => ram.RADDR1
raddr[2] => ram.RADDR2
raddr[3] => ram.RADDR3
raddr[4] => ram.RADDR4
raddr[5] => ram.RADDR5
raddr[6] => ram.RADDR6
wr => ram~15.DATAIN
wr => ram.WE
rd => ~NO_FANOUT~


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s3
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core
reg_addr[0] <= reg_addr_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[1] <= reg_addr_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[2] <= reg_addr_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[3] <= reg_addr_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[4] <= reg_addr_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[0] => read_reg.DATAB
reg_rdata[1] => read_reg.DATAB
reg_rdata[2] => read_reg.DATAB
reg_rdata[3] => read_reg.DATAB
reg_rdata[4] => read_reg.DATAB
reg_rdata[5] => read_reg.DATAB
reg_rdata[6] => read_reg.DATAB
reg_rdata[7] => read_reg.DATAB
reg_rdata[8] => read_reg.DATAB
reg_rdata[9] => read_reg.DATAB
reg_rdata[10] => read_reg.DATAB
reg_rdata[11] => read_reg.DATAB
reg_rdata[12] => read_reg.DATAB
reg_rdata[13] => read_reg.DATAB
reg_rdata[14] => read_reg.DATAB
reg_rdata[15] => read_reg.DATAB
reg_rdata[16] => read_reg.DATAB
reg_rdata[17] => read_reg.DATAB
reg_rdata[18] => read_reg.DATAB
reg_rdata[19] => read_reg.DATAB
reg_rdata[20] => read_reg.DATAB
reg_rdata[21] => read_reg.DATAB
reg_rdata[22] => read_reg.DATAB
reg_rdata[23] => read_reg.DATAB
reg_rdata[24] => read_reg.DATAB
reg_rdata[25] => read_reg.DATAB
reg_rdata[26] => read_reg.DATAB
reg_rdata[27] => read_reg.DATAB
reg_rdata[28] => read_reg.DATAB
reg_rdata[29] => read_reg.DATAB
reg_rdata[30] => read_reg.DATAB
reg_rdata[31] => read_reg.DATAB
reg_wdata[0] <= reg_wdata_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[1] <= reg_wdata_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[2] <= reg_wdata_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[3] <= reg_wdata_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[4] <= reg_wdata_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[5] <= reg_wdata_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[6] <= reg_wdata_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[7] <= reg_wdata_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[8] <= reg_wdata_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[9] <= reg_wdata_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[10] <= reg_wdata_Reg[10].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[11] <= reg_wdata_Reg[11].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[12] <= reg_wdata_Reg[12].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[13] <= reg_wdata_Reg[13].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[14] <= reg_wdata_Reg[14].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[15] <= reg_wdata_Reg[15].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[16] <= reg_wdata_Reg[16].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[17] <= reg_wdata_Reg[17].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[18] <= reg_wdata_Reg[18].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[19] <= reg_wdata_Reg[19].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[20] <= reg_wdata_Reg[20].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[21] <= reg_wdata_Reg[21].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[22] <= reg_wdata_Reg[22].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[23] <= reg_wdata_Reg[23].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[24] <= reg_wdata_Reg[24].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[25] <= reg_wdata_Reg[25].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[26] <= reg_wdata_Reg[26].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[27] <= reg_wdata_Reg[27].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[28] <= reg_wdata_Reg[28].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[29] <= reg_wdata_Reg[29].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[30] <= reg_wdata_Reg[30].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[31] <= reg_wdata_Reg[31].DB_MAX_OUTPUT_PORT_TYPE
reg_write <= reg_write_Reg.DB_MAX_OUTPUT_PORT_TYPE
reset <= hdlverifier_jtag_vendor_ip0:u_jtag.jtag_reset
shift_in_data <= shift_in_data_Reg.DB_MAX_OUTPUT_PORT_TYPE
shift_in_en <= shift_in_en_Reg.DB_MAX_OUTPUT_PORT_TYPE
shift_in_state <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
shift_out_data => tdo.DATAB
shift_out_en <= shift_out_en_Reg.DB_MAX_OUTPUT_PORT_TYPE
shift_out_state <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
tck <= hdlverifier_jtag_vendor_ip0:u_jtag.tck


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag
tdo => sld_virtual_jtag:u_virtual_jtag.tdo
tdi <= sld_virtual_jtag:u_virtual_jtag.tdi
tck <= sld_virtual_jtag:u_virtual_jtag.tck
jtag_reset <= sld_virtual_jtag:u_virtual_jtag.ir_in[0]
capture_dr <= sld_virtual_jtag:u_virtual_jtag.virtual_state_cdr
shift_dr <= sld_virtual_jtag:u_virtual_jtag.virtual_state_sdr
update_dr <= sld_virtual_jtag:u_virtual_jtag.virtual_state_udr


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[3] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[4] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[5] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[6] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[7] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
ir_out[3] => ir_out[3].IN1
ir_out[4] => ir_out[4].IN1
ir_out[5] => ir_out[5].IN1
ir_out[6] => ir_out[6].IN1
ir_out[7] => ir_out[7].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[3] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[4] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[5] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[6] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[7] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
ir_out[3] => ir_out[3].IN1
ir_out[4] => ir_out[4].IN1
ir_out[5] => ir_out[5].IN1
ir_out[6] => ir_out[6].IN1
ir_out[7] => ir_out[7].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_ir_out[3] => adapted_ir_out[3].IN1
usr_ir_out[4] => adapted_ir_out[4].IN1
usr_ir_out[5] => adapted_ir_out[5].IN1
usr_ir_out[6] => adapted_ir_out[6].IN1
usr_ir_out[7] => adapted_ir_out[7].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_in[4] => ir_in[4].IN1
ir_in[5] => ir_in[5].IN1
ir_in[6] => ir_in[6].IN1
ir_in[7] => ir_in[7].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition
clk => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.clk
clk => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit.clk
clk => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1.clk
clk => hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.clk
clk_enable => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.clk_enable
clk_enable => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit.clk_enable
clk_enable => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1.clk_enable
clk_enable => hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.clk_enable
trigger_setting[0] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.trigger_setting[0]
trigger_setting[1] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.trigger_setting[1]
trigger_setting[2] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.trigger_setting[2]
trigger_setting[3] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.trigger_setting[3]
trigger_setting[4] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.trigger_setting[4]
trigger_setting[5] => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit.trigger_mode[0]
trigger_setting[6] => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit.trigger_mode[1]
trigger_setting[7] => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit.trigger_mode[2]
trigger_setting[8] => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1.trigger_mode[0]
trigger_setting[9] => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1.trigger_mode[1]
trigger_setting[10] => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1.trigger_mode[2]
trigger_setting[11] => hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.trigger_enable[0]
trigger_setting[12] => hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.trigger_enable[1]
trigger_setting[13] => hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.trigger_enable[2]
trigger_setting[14] => hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.trigger_combination_rule
New_Frame => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1.data
Data_out[0] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.data[0]
Data_out[1] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.data[1]
Data_out[2] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.data[2]
Data_out[3] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.data[3]
Data_out[4] => hdlverifier_capture_comparator:u_hdlverifier_capture_comparator.data[4]
Calibration => hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit.data
trigger <= hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine.trigger_out


|project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator
clk => trigger~reg0.CLK
clk_enable => trigger~reg0.ENA
data[0] => Equal0.IN4
data[1] => Equal0.IN3
data[2] => Equal0.IN2
data[3] => Equal0.IN1
data[4] => Equal0.IN0
trigger <= trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_setting[0] => Equal0.IN9
trigger_setting[1] => Equal0.IN8
trigger_setting[2] => Equal0.IN7
trigger_setting[3] => Equal0.IN6
trigger_setting[4] => Equal0.IN5


|project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit
clk => trigger_Reg.CLK
clk => data_d1.CLK
clk_enable => data_d1.ENA
clk_enable => trigger_Reg.ENA
data => process_0.IN1
data => process_0.IN1
data => process_0.IN1
data => process_0.IN1
data => process_0.IN1
data => data_d1.DATAIN
trigger <= trigger_Reg.DB_MAX_OUTPUT_PORT_TYPE
trigger_enabled => ~NO_FANOUT~
trigger_mode[0] => Equal0.IN2
trigger_mode[0] => Equal1.IN2
trigger_mode[0] => Equal2.IN1
trigger_mode[0] => Equal3.IN2
trigger_mode[0] => Equal4.IN1
trigger_mode[1] => Equal0.IN1
trigger_mode[1] => Equal1.IN1
trigger_mode[1] => Equal2.IN2
trigger_mode[1] => Equal3.IN1
trigger_mode[1] => Equal4.IN0
trigger_mode[2] => Equal0.IN0
trigger_mode[2] => Equal1.IN0
trigger_mode[2] => Equal2.IN0
trigger_mode[2] => Equal3.IN0
trigger_mode[2] => Equal4.IN2


|project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1
clk => trigger_Reg.CLK
clk => data_d1.CLK
clk_enable => data_d1.ENA
clk_enable => trigger_Reg.ENA
data => process_0.IN1
data => process_0.IN1
data => process_0.IN1
data => process_0.IN1
data => process_0.IN1
data => data_d1.DATAIN
trigger <= trigger_Reg.DB_MAX_OUTPUT_PORT_TYPE
trigger_enabled => ~NO_FANOUT~
trigger_mode[0] => Equal0.IN2
trigger_mode[0] => Equal1.IN2
trigger_mode[0] => Equal2.IN1
trigger_mode[0] => Equal3.IN2
trigger_mode[0] => Equal4.IN1
trigger_mode[1] => Equal0.IN1
trigger_mode[1] => Equal1.IN1
trigger_mode[1] => Equal2.IN2
trigger_mode[1] => Equal3.IN1
trigger_mode[1] => Equal4.IN0
trigger_mode[2] => Equal0.IN0
trigger_mode[2] => Equal1.IN0
trigger_mode[2] => Equal2.IN0
trigger_mode[2] => Equal3.IN0
trigger_mode[2] => Equal4.IN2


|project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine
clk => trigger_out~reg0.CLK
clk_enable => trigger_out~reg0.ENA
trigger_combination_rule => trigger_out.OUTPUTSELECT
trigger_in[0] => trigger_out.IN0
trigger_in[0] => trigger_out.IN0
trigger_in[1] => trigger_out.IN0
trigger_in[1] => trigger_out.IN0
trigger_in[2] => trigger_out.IN0
trigger_in[2] => trigger_out.IN0
trigger_enable[0] => trigger_out.IN1
trigger_enable[0] => trigger_out.IN1
trigger_enable[0] => R.IN1
trigger_enable[1] => trigger_out.IN1
trigger_enable[1] => trigger_out.IN1
trigger_enable[1] => R.IN0
trigger_enable[2] => trigger_out.IN1
trigger_enable[2] => trigger_out.IN1
trigger_enable[2] => R.IN1
trigger_out <= trigger_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


