Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Aug 14 14:54:30 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  2           
TIMING-16  Warning           Large setup violation                    11          
TIMING-18  Warning           Missing input or output delay            8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.284      -18.289                     19                 3223        0.062        0.000                      0                 3223        1.100        0.000                       0                  1403  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                               ------------           ----------      --------------
clk_p                               {0.000 2.500}          5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}          5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}         136.250         7.339           
    uart_clk                        {0.000 4360.000}       8720.000        0.115           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}          5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -1.284      -17.555                     18                 1938        0.062        0.000                      0                 1938        2.000        0.000                       0                  1350  
  clk_out_block_clock_clk_wiz_0_0       134.023        0.000                      0                   11        0.197        0.000                      0                   11       23.750        0.000                       0                     8  
    uart_clk                           8715.428        0.000                      0                   63        0.221        0.000                      0                   63     4359.499        0.000                       0                    41  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk                          clk_out2_block_clock_clk_wiz_0_0        0.358        0.000                      0                    8        0.859        0.000                      0                    8  
uart_clk                          clk_out_block_clock_clk_wiz_0_0       134.262        0.000                      0                    1        0.508        0.000                      0                    1  
clk_out2_block_clock_clk_wiz_0_0  uart_clk                             3719.336        0.000                      0                   13        0.219        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.370        0.000                      0                 1205        0.263        0.000                      0                 1205  
**async_default**                 uart_clk                          clk_out2_block_clock_clk_wiz_0_0       -0.734       -0.734                      1                    1        1.398        0.000                      0                    1  
**async_default**                 uart_clk                          uart_clk                             8716.968        0.000                      0                    1        0.892        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                            uart_clk                                                            
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           18  Failing Endpoints,  Worst Slack       -1.284ns,  Total Violation      -17.555ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.284ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.217ns (19.794%)  route 4.931ns (80.206%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/Q
                         net (fo=8, routed)           0.965    -1.322    u_tdc/u_DecStop/wDecodeIn[42]
    SLICE_X86Y115        LUT5 (Prop_lut5_I2_O)        0.239    -1.083 r  u_tdc/u_DecStop/bin_inferred_i_692/O
                         net (fo=4, routed)           0.948    -0.135    u_tdc/u_DecStop/bin_inferred_i_692_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I5_O)        0.105    -0.030 r  u_tdc/u_DecStop/bin_inferred_i_367/O
                         net (fo=6, routed)           0.588     0.558    u_tdc/u_DecStop/bin_inferred_i_367_n_0
    SLICE_X88Y118        LUT4 (Prop_lut4_I2_O)        0.105     0.663 r  u_tdc/u_DecStop/bin_inferred_i_346/O
                         net (fo=7, routed)           0.872     1.535    u_tdc/u_DecStop/bin_inferred_i_346_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I2_O)        0.105     1.640 f  u_tdc/u_DecStop/bin_inferred_i_167_comp/O
                         net (fo=1, routed)           0.645     2.285    u_tdc/u_DecStop/bin_inferred_i_167_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I2_O)        0.105     2.390 r  u_tdc/u_DecStop/bin_inferred_i_44/O
                         net (fo=1, routed)           0.672     3.062    u_tdc/u_DecStop/bin_inferred_i_44_n_0
    SLICE_X88Y159        LUT6 (Prop_lut6_I4_O)        0.105     3.167 r  u_tdc/u_DecStop/bin_inferred_i_7/O
                         net (fo=1, routed)           0.241     3.408    u_tdc/u_DecStop/bin[2]
    SLICE_X91Y159        LUT3 (Prop_lut3_I1_O)        0.105     3.513 r  u_tdc/u_DecStop/r_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     3.513    u_tdc/u_DecStop/r_bin[2]_i_1_n_0
    SLICE_X91Y159        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.278     2.820    u_tdc/u_DecStop/clk
    SLICE_X91Y159        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[2]/C
                         clock pessimism             -0.563     2.258    
                         clock uncertainty           -0.061     2.196    
    SLICE_X91Y159        FDRE (Setup_fdre_C_D)        0.032     2.228    u_tdc/u_DecStop/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          2.228    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 -1.284    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff336/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.220ns (19.933%)  route 4.901ns (80.067%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.654ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.366    -2.654    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y184        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff336/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y184        FDCE (Prop_fdce_C_Q)         0.348    -2.306 f  u_tdc/u_FineDelay/u_flip_flops/Startff336/Q
                         net (fo=8, routed)           0.813    -1.493    u_tdc/u_DecStart/wDecodeIn[336]
    SLICE_X88Y183        LUT5 (Prop_lut5_I1_O)        0.242    -1.251 f  u_tdc/u_DecStart/bin_inferred_i_880/O
                         net (fo=1, routed)           0.503    -0.748    u_tdc/u_DecStart/bin_inferred_i_880_n_0
    SLICE_X88Y183        LUT6 (Prop_lut6_I0_O)        0.105    -0.643 f  u_tdc/u_DecStart/bin_inferred_i_814/O
                         net (fo=1, routed)           0.457    -0.186    u_tdc/u_DecStart/bin_inferred_i_814_n_0
    SLICE_X88Y181        LUT6 (Prop_lut6_I4_O)        0.105    -0.081 r  u_tdc/u_DecStart/bin_inferred_i_489/O
                         net (fo=1, routed)           1.302     1.221    u_tdc/u_DecStart/bin_inferred_i_489_n_0
    SLICE_X85Y164        LUT6 (Prop_lut6_I2_O)        0.105     1.326 f  u_tdc/u_DecStart/bin_inferred_i_178/O
                         net (fo=1, routed)           1.159     2.485    u_tdc/u_DecStart/bin_inferred_i_178_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.105     2.590 r  u_tdc/u_DecStart/bin_inferred_i_48/O
                         net (fo=1, routed)           0.547     3.137    u_tdc/u_DecStart/bin_inferred_i_48_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I4_O)        0.105     3.242 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=1, routed)           0.120     3.362    u_tdc/u_DecStart/bin[0]
    SLICE_X86Y142        LUT3 (Prop_lut3_I1_O)        0.105     3.467 r  u_tdc/u_DecStart/r_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.467    u_tdc/u_DecStart/r_bin[0]_i_1_n_0
    SLICE_X86Y142        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.278     2.820    u_tdc/u_DecStart/clk
    SLICE_X86Y142        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[0]/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.032     2.228    u_tdc/u_DecStart/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          2.228    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 1.217ns (19.719%)  route 4.955ns (80.281%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 2.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 f  u_tdc/u_FineDelay/u_flip_flops/Stopff42/Q
                         net (fo=8, routed)           0.965    -1.322    u_tdc/u_DecStop/wDecodeIn[42]
    SLICE_X86Y115        LUT5 (Prop_lut5_I2_O)        0.239    -1.083 f  u_tdc/u_DecStop/bin_inferred_i_692/O
                         net (fo=4, routed)           0.948    -0.135    u_tdc/u_DecStop/bin_inferred_i_692_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I5_O)        0.105    -0.030 f  u_tdc/u_DecStop/bin_inferred_i_367/O
                         net (fo=6, routed)           0.616     0.586    u_tdc/u_DecStop/bin_inferred_i_367_n_0
    SLICE_X88Y117        LUT6 (Prop_lut6_I4_O)        0.105     0.691 f  u_tdc/u_DecStop/bin_inferred_i_345/O
                         net (fo=3, routed)           1.046     1.738    u_tdc/u_DecStop/bin_inferred_i_345_n_0
    SLICE_X88Y131        LUT6 (Prop_lut6_I1_O)        0.105     1.843 f  u_tdc/u_DecStop/bin_inferred_i_137/O
                         net (fo=1, routed)           0.695     2.537    u_tdc/u_DecStop/bin_inferred_i_137_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I4_O)        0.105     2.642 f  u_tdc/u_DecStop/bin_inferred_i_35/O
                         net (fo=1, routed)           0.463     3.105    u_tdc/u_DecStop/bin_inferred_i_35_n_0
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.105     3.210 r  u_tdc/u_DecStop/bin_inferred_i_6/O
                         net (fo=1, routed)           0.221     3.431    u_tdc/u_DecStop/bin[3]
    SLICE_X89Y146        LUT3 (Prop_lut3_I1_O)        0.105     3.536 r  u_tdc/u_DecStop/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     3.536    u_tdc/u_DecStop/r_bin[3]_i_1_n_0
    SLICE_X89Y146        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.290     2.832    u_tdc/u_DecStop/clk
    SLICE_X89Y146        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[3]/C
                         clock pessimism             -0.497     2.335    
                         clock uncertainty           -0.061     2.274    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)        0.032     2.306    u_tdc/u_DecStop/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.217ns (20.005%)  route 4.867ns (79.995%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/Q
                         net (fo=8, routed)           0.965    -1.322    u_tdc/u_DecStop/wDecodeIn[42]
    SLICE_X86Y115        LUT5 (Prop_lut5_I2_O)        0.239    -1.083 r  u_tdc/u_DecStop/bin_inferred_i_692/O
                         net (fo=4, routed)           0.948    -0.135    u_tdc/u_DecStop/bin_inferred_i_692_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I5_O)        0.105    -0.030 r  u_tdc/u_DecStop/bin_inferred_i_367/O
                         net (fo=6, routed)           0.588     0.558    u_tdc/u_DecStop/bin_inferred_i_367_n_0
    SLICE_X88Y118        LUT4 (Prop_lut4_I2_O)        0.105     0.663 r  u_tdc/u_DecStop/bin_inferred_i_346/O
                         net (fo=7, routed)           1.085     1.749    u_tdc/u_DecStop/bin_inferred_i_346_n_0
    SLICE_X89Y131        LUT5 (Prop_lut5_I2_O)        0.105     1.854 f  u_tdc/u_DecStop/bin_inferred_i_130/O
                         net (fo=1, routed)           0.816     2.670    u_tdc/u_DecStop/bin_inferred_i_130_n_0
    SLICE_X91Y156        LUT4 (Prop_lut4_I3_O)        0.105     2.775 r  u_tdc/u_DecStop/bin_inferred_i_33/O
                         net (fo=1, routed)           0.341     3.116    u_tdc/u_DecStop/bin_inferred_i_33_n_0
    SLICE_X90Y158        LUT6 (Prop_lut6_I4_O)        0.105     3.221 r  u_tdc/u_DecStop/bin_inferred_i_5/O
                         net (fo=1, routed)           0.122     3.343    u_tdc/u_DecStop/bin[4]
    SLICE_X90Y158        LUT3 (Prop_lut3_I1_O)        0.105     3.448 r  u_tdc/u_DecStop/r_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     3.448    u_tdc/u_DecStop/r_bin[4]_i_1_n_0
    SLICE_X90Y158        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.278     2.820    u_tdc/u_DecStop/clk
    SLICE_X90Y158        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[4]/C
                         clock pessimism             -0.563     2.258    
                         clock uncertainty           -0.061     2.196    
    SLICE_X90Y158        FDRE (Setup_fdre_C_D)        0.074     2.270    u_tdc/u_DecStop/r_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.217ns (20.168%)  route 4.817ns (79.832%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 f  u_tdc/u_FineDelay/u_flip_flops/Stopff42/Q
                         net (fo=8, routed)           0.965    -1.322    u_tdc/u_DecStop/wDecodeIn[42]
    SLICE_X86Y115        LUT5 (Prop_lut5_I2_O)        0.239    -1.083 f  u_tdc/u_DecStop/bin_inferred_i_692/O
                         net (fo=4, routed)           0.948    -0.135    u_tdc/u_DecStop/bin_inferred_i_692_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I5_O)        0.105    -0.030 f  u_tdc/u_DecStop/bin_inferred_i_367/O
                         net (fo=6, routed)           0.576     0.546    u_tdc/u_DecStop/bin_inferred_i_367_n_0
    SLICE_X89Y116        LUT5 (Prop_lut5_I2_O)        0.105     0.651 f  u_tdc/u_DecStop/bin_inferred_i_536/O
                         net (fo=1, routed)           0.802     1.453    u_tdc/u_DecStop/bin_inferred_i_536_n_0
    SLICE_X89Y126        LUT6 (Prop_lut6_I3_O)        0.105     1.558 f  u_tdc/u_DecStop/bin_inferred_i_205/O
                         net (fo=1, routed)           0.774     2.332    u_tdc/u_DecStop/bin_inferred_i_205_n_0
    SLICE_X91Y146        LUT6 (Prop_lut6_I2_O)        0.105     2.437 r  u_tdc/u_DecStop/bin_inferred_i_53/O
                         net (fo=1, routed)           0.630     3.067    u_tdc/u_DecStop/bin_inferred_i_53_n_0
    SLICE_X88Y150        LUT6 (Prop_lut6_I3_O)        0.105     3.172 r  u_tdc/u_DecStop/bin_inferred_i_9/O
                         net (fo=1, routed)           0.121     3.294    u_tdc/u_DecStop/bin[0]
    SLICE_X88Y150        LUT3 (Prop_lut3_I1_O)        0.105     3.399 r  u_tdc/u_DecStop/r_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.399    u_tdc/u_DecStop/r_bin[0]_i_1_n_0
    SLICE_X88Y150        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.276     2.818    u_tdc/u_DecStop/clk
    SLICE_X88Y150        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[0]/C
                         clock pessimism             -0.563     2.256    
                         clock uncertainty           -0.061     2.194    
    SLICE_X88Y150        FDRE (Setup_fdre_C_D)        0.076     2.270    u_tdc/u_DecStop/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff367/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 1.114ns (18.373%)  route 4.949ns (81.627%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.648ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.372    -2.648    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y191        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff367/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y191        FDCE (Prop_fdce_C_Q)         0.379    -2.269 r  u_tdc/u_FineDelay/u_flip_flops/Startff367/Q
                         net (fo=6, routed)           0.796    -1.473    u_tdc/u_DecStart/wDecodeIn[367]
    SLICE_X86Y190        LUT6 (Prop_lut6_I0_O)        0.105    -1.368 f  u_tdc/u_DecStart/bin_inferred_i_585/O
                         net (fo=1, routed)           0.935    -0.434    u_tdc/u_DecStart/bin_inferred_i_585_n_0
    SLICE_X87Y186        LUT5 (Prop_lut5_I1_O)        0.105    -0.329 r  u_tdc/u_DecStart/bin_inferred_i_245/O
                         net (fo=1, routed)           0.357     0.028    u_tdc/u_DecStart/bin_inferred_i_245_n_0
    SLICE_X86Y186        LUT6 (Prop_lut6_I1_O)        0.105     0.133 r  u_tdc/u_DecStart/bin_inferred_i_79/O
                         net (fo=14, routed)          0.977     1.110    u_tdc/u_DecStart/bin_inferred_i_79_n_0
    SLICE_X87Y172        LUT4 (Prop_lut4_I2_O)        0.105     1.215 r  u_tdc/u_DecStart/bin_inferred_i_22_replica/O
                         net (fo=3, routed)           0.703     1.918    u_tdc/u_DecStart/bin_inferred_i_22_n_0_repN
    SLICE_X86Y159        LUT6 (Prop_lut6_I4_O)        0.105     2.023 r  u_tdc/u_DecStart/bin_inferred_i_38/O
                         net (fo=1, routed)           0.760     2.783    u_tdc/u_DecStart/bin_inferred_i_38_n_0
    SLICE_X89Y153        LUT6 (Prop_lut6_I4_O)        0.105     2.888 r  u_tdc/u_DecStart/bin_inferred_i_7/O
                         net (fo=1, routed)           0.422     3.310    u_tdc/u_DecStart/bin[2]
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.105     3.415 r  u_tdc/u_DecStart/r_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     3.415    u_tdc/u_DecStart/r_bin[2]_i_1_n_0
    SLICE_X90Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.293     2.835    u_tdc/u_DecStart/clk
    SLICE_X90Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[2]/C
                         clock pessimism             -0.563     2.272    
                         clock uncertainty           -0.061     2.211    
    SLICE_X90Y147        FDRE (Setup_fdre_C_D)        0.076     2.287    u_tdc/u_DecStart/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          2.287    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff40/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.220ns (20.468%)  route 4.740ns (79.532%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 r  u_tdc/u_FineDelay/u_flip_flops/Startff40/Q
                         net (fo=7, routed)           1.133    -1.155    u_tdc/u_DecStart/wDecodeIn[40]
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.242    -0.913 f  u_tdc/u_DecStart/bin_inferred_i_662/O
                         net (fo=2, routed)           0.366    -0.547    u_tdc/u_DecStart/bin_inferred_i_662_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.105    -0.442 f  u_tdc/u_DecStart/bin_inferred_i_319/O
                         net (fo=5, routed)           0.850     0.408    u_tdc/u_DecStart/bin_inferred_i_319_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.105     0.513 f  u_tdc/u_DecStart/bin_inferred_i_170/O
                         net (fo=5, routed)           0.835     1.348    u_tdc/u_DecStart/bin_inferred_i_170_n_0
    SLICE_X86Y133        LUT5 (Prop_lut5_I0_O)        0.105     1.453 f  u_tdc/u_DecStart/bin_inferred_i_120/O
                         net (fo=1, routed)           0.672     2.126    u_tdc/u_DecStart/bin_inferred_i_120_n_0
    SLICE_X85Y147        LUT5 (Prop_lut5_I4_O)        0.105     2.231 f  u_tdc/u_DecStart/bin_inferred_i_33/O
                         net (fo=1, routed)           0.762     2.993    u_tdc/u_DecStart/bin_inferred_i_33_n_0
    SLICE_X86Y156        LUT6 (Prop_lut6_I5_O)        0.105     3.098 r  u_tdc/u_DecStart/bin_inferred_i_6/O
                         net (fo=1, routed)           0.122     3.220    u_tdc/u_DecStart/bin[3]
    SLICE_X86Y156        LUT3 (Prop_lut3_I1_O)        0.105     3.325 r  u_tdc/u_DecStart/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     3.325    u_tdc/u_DecStart/r_bin[3]_i_1_n_0
    SLICE_X86Y156        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264     2.806    u_tdc/u_DecStart/clk
    SLICE_X86Y156        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/C
                         clock pessimism             -0.563     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X86Y156        FDRE (Setup_fdre_C_D)        0.030     2.212    u_tdc/u_DecStart/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          2.212    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.217ns (20.231%)  route 4.799ns (79.769%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 f  u_tdc/u_FineDelay/u_flip_flops/Stopff42/Q
                         net (fo=8, routed)           0.965    -1.322    u_tdc/u_DecStop/wDecodeIn[42]
    SLICE_X86Y115        LUT5 (Prop_lut5_I2_O)        0.239    -1.083 f  u_tdc/u_DecStop/bin_inferred_i_692/O
                         net (fo=4, routed)           0.948    -0.135    u_tdc/u_DecStop/bin_inferred_i_692_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I5_O)        0.105    -0.030 f  u_tdc/u_DecStop/bin_inferred_i_367/O
                         net (fo=6, routed)           0.447     0.417    u_tdc/u_DecStop/bin_inferred_i_367_n_0
    SLICE_X86Y121        LUT2 (Prop_lut2_I1_O)        0.105     0.522 f  u_tdc/u_DecStop/bin_inferred_i_470/O
                         net (fo=2, routed)           0.632     1.154    u_tdc/u_DecStop/bin_inferred_i_470_n_0
    SLICE_X89Y127        LUT6 (Prop_lut6_I4_O)        0.105     1.259 f  u_tdc/u_DecStop/bin_inferred_i_182/O
                         net (fo=1, routed)           0.546     1.805    u_tdc/u_DecStop/bin_inferred_i_182_n_0
    SLICE_X88Y127        LUT6 (Prop_lut6_I1_O)        0.105     1.910 f  u_tdc/u_DecStop/bin_inferred_i_48/O
                         net (fo=1, routed)           1.138     3.049    u_tdc/u_DecStop/bin_inferred_i_48_n_0
    SLICE_X88Y152        LUT6 (Prop_lut6_I2_O)        0.105     3.154 r  u_tdc/u_DecStop/bin_inferred_i_8/O
                         net (fo=1, routed)           0.121     3.275    u_tdc/u_DecStop/bin[1]
    SLICE_X88Y152        LUT3 (Prop_lut3_I1_O)        0.105     3.380 r  u_tdc/u_DecStop/r_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     3.380    u_tdc/u_DecStop/r_bin[1]_i_1_n_0
    SLICE_X88Y152        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.276     2.818    u_tdc/u_DecStop/clk
    SLICE_X88Y152        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[1]/C
                         clock pessimism             -0.563     2.256    
                         clock uncertainty           -0.061     2.194    
    SLICE_X88Y152        FDRE (Setup_fdre_C_D)        0.076     2.270    u_tdc/u_DecStop/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.097ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 1.217ns (20.269%)  route 4.787ns (79.731%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 2.821 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.636    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y110        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.348    -2.288 r  u_tdc/u_FineDelay/u_flip_flops/Stopff42/Q
                         net (fo=8, routed)           0.965    -1.322    u_tdc/u_DecStop/wDecodeIn[42]
    SLICE_X86Y115        LUT5 (Prop_lut5_I2_O)        0.239    -1.083 r  u_tdc/u_DecStop/bin_inferred_i_692/O
                         net (fo=4, routed)           0.948    -0.135    u_tdc/u_DecStop/bin_inferred_i_692_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I5_O)        0.105    -0.030 r  u_tdc/u_DecStop/bin_inferred_i_367/O
                         net (fo=6, routed)           1.237     1.207    u_tdc/u_DecStop/bin_inferred_i_367_n_0
    SLICE_X91Y134        LUT3 (Prop_lut3_I0_O)        0.105     1.312 r  u_tdc/u_DecStop/bin_inferred_i_315_replica/O
                         net (fo=1, routed)           0.224     1.535    u_tdc/u_DecStop/bin_inferred_i_315_n_0_repN
    SLICE_X91Y135        LUT5 (Prop_lut5_I2_O)        0.105     1.640 f  u_tdc/u_DecStop/bin_inferred_i_111/O
                         net (fo=1, routed)           0.343     1.983    u_tdc/u_DecStop/bin_inferred_i_111_n_0
    SLICE_X91Y135        LUT6 (Prop_lut6_I3_O)        0.105     2.088 r  u_tdc/u_DecStop/bin_inferred_i_26/O
                         net (fo=1, routed)           0.949     3.037    u_tdc/u_DecStop/bin_inferred_i_26_n_0
    SLICE_X90Y156        LUT6 (Prop_lut6_I0_O)        0.105     3.142 r  u_tdc/u_DecStop/bin_inferred_i_4/O
                         net (fo=1, routed)           0.122     3.264    u_tdc/u_DecStop/bin[5]
    SLICE_X90Y156        LUT3 (Prop_lut3_I1_O)        0.105     3.369 r  u_tdc/u_DecStop/r_bin[5]_i_1/O
                         net (fo=1, routed)           0.000     3.369    u_tdc/u_DecStop/r_bin[5]_i_1_n_0
    SLICE_X90Y156        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.279     2.821    u_tdc/u_DecStop/clk
    SLICE_X90Y156        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[5]/C
                         clock pessimism             -0.563     2.259    
                         clock uncertainty           -0.061     2.197    
    SLICE_X90Y156        FDRE (Setup_fdre_C_D)        0.074     2.271    u_tdc/u_DecStop/r_bin_reg[5]
  -------------------------------------------------------------------
                         required time                          2.271    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 -1.097    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff383/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.114ns (18.760%)  route 4.824ns (81.240%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.202ns = ( 2.798 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y195        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff383/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y195        FDCE (Prop_fdce_C_Q)         0.379    -2.267 f  u_tdc/u_FineDelay/u_flip_flops/Startff383/Q
                         net (fo=5, routed)           0.824    -1.443    u_tdc/u_DecStart/wDecodeIn[383]
    SLICE_X85Y195        LUT6 (Prop_lut6_I0_O)        0.105    -1.338 r  u_tdc/u_DecStart/bin_inferred_i_241/O
                         net (fo=2, routed)           0.474    -0.864    u_tdc/u_DecStart/bin_inferred_i_241_n_0
    SLICE_X87Y194        LUT3 (Prop_lut3_I0_O)        0.105    -0.759 r  u_tdc/u_DecStart/bin_inferred_i_78/O
                         net (fo=5, routed)           1.032     0.274    u_tdc/u_DecStart/bin_inferred_i_78_n_0
    SLICE_X86Y180        LUT6 (Prop_lut6_I0_O)        0.105     0.379 r  u_tdc/u_DecStart/bin_inferred_i_82/O
                         net (fo=9, routed)           0.565     0.944    u_tdc/u_DecStart/bin_inferred_i_82_n_0
    SLICE_X87Y178        LUT4 (Prop_lut4_I3_O)        0.105     1.049 f  u_tdc/u_DecStart/bin_inferred_i_22/O
                         net (fo=3, routed)           0.878     1.927    u_tdc/u_DecStart/bin_inferred_i_22_n_0
    SLICE_X83Y165        LUT2 (Prop_lut2_I1_O)        0.105     2.032 r  u_tdc/u_DecStart/bin_inferred_i_16/O
                         net (fo=1, routed)           0.826     2.858    u_tdc/u_DecStart/bin_inferred_i_16_n_0
    SLICE_X83Y158        LUT6 (Prop_lut6_I1_O)        0.105     2.963 r  u_tdc/u_DecStart/bin_inferred_i_3/O
                         net (fo=1, routed)           0.224     3.187    u_tdc/u_DecStart/bin[6]
    SLICE_X83Y159        LUT3 (Prop_lut3_I1_O)        0.105     3.292 r  u_tdc/u_DecStart/r_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     3.292    u_tdc/u_DecStart/r_bin[6]_i_1_n_0
    SLICE_X83Y159        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.256     2.798    u_tdc/u_DecStart/clk
    SLICE_X83Y159        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/C
                         clock pessimism             -0.556     2.243    
                         clock uncertainty           -0.061     2.181    
    SLICE_X83Y159        FDRE (Setup_fdre_C_D)        0.032     2.213    u_tdc/u_DecStart/r_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          2.213    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.572    -0.533    u_tdc/u_merge/clk
    SLICE_X89Y154        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_tdc/u_merge/StopEdge_stored_reg[2]/Q
                         net (fo=1, routed)           0.272    -0.119    u_memory/oTDC[2]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.056    -0.477    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296    -0.181    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.178%)  route 0.178ns (55.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.178    -0.205    u_coarse_debug/E[0]
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[1]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X94Y150        FDRE (Hold_fdre_C_CE)       -0.016    -0.272    u_coarse_debug/debug_hit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.178%)  route 0.178ns (55.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.178    -0.205    u_coarse_debug/E[0]
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[2]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X94Y150        FDRE (Hold_fdre_C_CE)       -0.016    -0.272    u_coarse_debug/debug_hit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.178%)  route 0.178ns (55.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.178    -0.205    u_coarse_debug/E[0]
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[3]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X94Y150        FDRE (Hold_fdre_C_CE)       -0.016    -0.272    u_coarse_debug/debug_hit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.178%)  route 0.178ns (55.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.178    -0.205    u_coarse_debug/E[0]
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[4]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X94Y150        FDRE (Hold_fdre_C_CE)       -0.016    -0.272    u_coarse_debug/debug_hit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.178%)  route 0.178ns (55.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.178    -0.205    u_coarse_debug/E[0]
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X94Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[5]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X94Y150        FDRE (Hold_fdre_C_CE)       -0.016    -0.272    u_coarse_debug/debug_hit_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.287%)  route 0.170ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.170    -0.212    u_coarse_debug/E[0]
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[0]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X93Y150        FDRE (Hold_fdre_C_CE)       -0.039    -0.295    u_coarse_debug/debug_hit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.287%)  route 0.170ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.170    -0.212    u_coarse_debug/E[0]
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[6]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X93Y150        FDRE (Hold_fdre_C_CE)       -0.039    -0.295    u_coarse_debug/debug_hit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.287%)  route 0.170ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.170    -0.212    u_coarse_debug/E[0]
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[7]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X93Y150        FDRE (Hold_fdre_C_CE)       -0.039    -0.295    u_coarse_debug/debug_hit_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.287%)  route 0.170ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debugmode_reg/Q
                         net (fo=11, routed)          0.170    -0.212    u_coarse_debug/E[0]
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    u_coarse_debug/CLK
    SLICE_X93Y150        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[8]/C
                         clock pessimism              0.198    -0.256    
    SLICE_X93Y150        FDRE (Hold_fdre_C_CE)       -0.039    -0.295    u_coarse_debug/debug_hit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X5Y30    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X93Y147   FSM_onehot_TOP_SM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X93Y149   debugmode_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X93Y151   flag_empty_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X93Y147   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X93Y147   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X93Y147   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X93Y147   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y147   FSM_onehot_TOP_SM_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.623%)  route 1.163ns (68.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.472    counter_uart_reg[3]
    SLICE_X80Y148        LUT5 (Prop_lut5_I3_O)        0.105    -1.367 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.933    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.423   133.089    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                        133.089    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.623%)  route 1.163ns (68.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.472    counter_uart_reg[3]
    SLICE_X80Y148        LUT5 (Prop_lut5_I3_O)        0.105    -1.367 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.933    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.423   133.089    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.089    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.623%)  route 1.163ns (68.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.472    counter_uart_reg[3]
    SLICE_X80Y148        LUT5 (Prop_lut5_I3_O)        0.105    -1.367 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.933    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.423   133.089    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.089    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.623%)  route 1.163ns (68.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.472    counter_uart_reg[3]
    SLICE_X80Y148        LUT5 (Prop_lut5_I3_O)        0.105    -1.367 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.933    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.423   133.089    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.089    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.623%)  route 1.163ns (68.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.472    counter_uart_reg[3]
    SLICE_X80Y148        LUT5 (Prop_lut5_I3_O)        0.105    -1.367 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.933    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_R)       -0.423   133.089    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.089    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.877ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.630ns (46.789%)  route 0.716ns (53.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.398    -2.237 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.716    -1.520    counter_uart_reg[2]
    SLICE_X80Y148        LUT4 (Prop_lut4_I2_O)        0.232    -1.288 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.288    counter_uart[3]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_D)        0.076   133.589    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.589    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                134.877    

Slack (MET) :             134.891ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.398    -2.237 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.722    -1.514    counter_uart_reg[2]
    SLICE_X80Y148        LUT3 (Prop_lut3_I2_O)        0.242    -1.272 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.272    counter_uart[2]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_D)        0.106   133.618    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.618    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                134.891    

Slack (MET) :             134.896ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.641ns (47.220%)  route 0.716ns (52.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.398    -2.237 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.716    -1.520    counter_uart_reg[2]
    SLICE_X80Y148        LUT5 (Prop_lut5_I0_O)        0.243    -1.277 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.277    counter_uart[4]_i_2_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_D)        0.106   133.618    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.618    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                134.896    

Slack (MET) :             134.929ns  (required time - arrival time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.538ns (43.938%)  route 0.686ns (56.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.686    -1.515    counter_uart_reg[1]
    SLICE_X81Y148        LUT6 (Prop_lut6_I3_O)        0.105    -1.410 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.410    uart_clk_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.477   133.591    
                         clock uncertainty           -0.103   133.488    
    SLICE_X81Y148        FDRE (Setup_fdre_C_D)        0.030   133.518    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.518    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                134.929    

Slack (MET) :             134.936ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.538ns (41.943%)  route 0.745ns (58.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.745    -1.457    counter_uart_reg[0]
    SLICE_X80Y148        LUT2 (Prop_lut2_I0_O)        0.105    -1.352 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.352    counter_uart[1]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X80Y148        FDRE (Setup_fdre_C_D)        0.072   133.585    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.585    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                134.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.461%)  route 0.092ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.092    -0.282    counter_uart_reg[0]
    SLICE_X81Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.237    uart_clk_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.060    -0.525    
    SLICE_X81Y148        FDRE (Hold_fdre_C_D)         0.091    -0.434    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.591%)  route 0.169ns (44.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.169    -0.204    counter_uart_reg[3]
    SLICE_X80Y148        LUT5 (Prop_lut5_I3_O)        0.048    -0.156 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.156    counter_uart[4]_i_2_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_D)         0.131    -0.407    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.239%)  route 0.169ns (44.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.169    -0.204    counter_uart_reg[3]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.045    -0.159 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    counter_uart[3]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_D)         0.121    -0.417    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.189    counter_uart_reg[1]
    SLICE_X80Y148        LUT3 (Prop_lut3_I0_O)        0.043    -0.146 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    counter_uart[2]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_D)         0.131    -0.407    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.189    counter_uart_reg[1]
    SLICE_X80Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    counter_uart[1]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_D)         0.120    -0.418    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.384%)  route 0.262ns (55.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.374 f  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.262    -0.112    counter_uart_reg[0]
    SLICE_X80Y148        LUT1 (Prop_lut1_I0_O)        0.045    -0.067 r  counter_uart[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    counter_uart[0]_i_1_n_0
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_D)         0.121    -0.417    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.390 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.282    counter_uart_reg[4]
    SLICE_X80Y148        LUT5 (Prop_lut5_I4_O)        0.099    -0.183 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175    -0.008    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_R)         0.009    -0.529    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.390 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.282    counter_uart_reg[4]
    SLICE_X80Y148        LUT5 (Prop_lut5_I4_O)        0.099    -0.183 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175    -0.008    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_R)         0.009    -0.529    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.390 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.282    counter_uart_reg[4]
    SLICE_X80Y148        LUT5 (Prop_lut5_I4_O)        0.099    -0.183 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175    -0.008    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_R)         0.009    -0.529    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.390 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.282    counter_uart_reg[4]
    SLICE_X80Y148        LUT5 (Prop_lut5_I4_O)        0.099    -0.183 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175    -0.008    TOP_COUNTER
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X80Y148        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.073    -0.538    
    SLICE_X80Y148        FDRE (Hold_fdre_C_R)         0.009    -0.529    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X80Y148   counter_uart_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X80Y148   counter_uart_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X80Y148   counter_uart_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X80Y148   counter_uart_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X80Y148   counter_uart_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X81Y148   uart_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X80Y148   counter_uart_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     8715.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4359.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8715.428ns  (required time - arrival time)
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            mem_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.484ns (10.974%)  route 3.926ns (89.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.009ns = ( 8720.009 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.388    -0.188    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379     0.191 r  mem_rst_reg/Q
                         net (fo=2, routed)           1.382     1.574    mem_rst_reg_n_0
    SLICE_X93Y152        LUT6 (Prop_lut6_I0_O)        0.105     1.679 r  mem_rst_i_1/O
                         net (fo=1, routed)           2.544     4.223    mem_rst_i_1_n_0
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.278  8720.008    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
                         clock pessimism             -0.196  8719.812    
                         clock uncertainty           -0.103  8719.709    
    SLICE_X91Y158        FDRE (Setup_fdre_C_D)       -0.059  8719.650    mem_rst_reg
  -------------------------------------------------------------------
                         required time                       8719.650    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                               8715.428    

Slack (MET) :             8715.977ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.891ns (24.556%)  route 2.737ns (75.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.424    -0.152    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.631 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.748     1.379    u_memory/mem_empty
    SLICE_X93Y151        LUT5 (Prop_lut5_I1_O)        0.108     1.487 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           1.989     3.477    uart_send0
    SLICE_X93Y154        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X93Y154        FDRE                                         r  uart_send_reg/C
                         clock pessimism             -0.240  8719.773    
                         clock uncertainty           -0.103  8719.671    
    SLICE_X93Y154        FDRE (Setup_fdre_C_D)       -0.217  8719.454    uart_send_reg
  -------------------------------------------------------------------
                         required time                       8719.454    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                               8715.977    

Slack (MET) :             8716.003ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            starting_delay_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.538ns (15.503%)  route 2.932ns (84.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_fdre_C_Q)         0.433     0.250 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.717     0.968    starting_delay_counter_reg[2]
    SLICE_X94Y152        LUT5 (Prop_lut5_I4_O)        0.105     1.073 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215     3.288    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism             -0.197  8719.816    
                         clock uncertainty           -0.103  8719.714    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8719.291    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8719.291    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                               8716.003    

Slack (MET) :             8716.003ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            starting_delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.538ns (15.503%)  route 2.932ns (84.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_fdre_C_Q)         0.433     0.250 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.717     0.968    starting_delay_counter_reg[2]
    SLICE_X94Y152        LUT5 (Prop_lut5_I4_O)        0.105     1.073 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215     3.288    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism             -0.197  8719.816    
                         clock uncertainty           -0.103  8719.714    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8719.291    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       8719.291    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                               8716.003    

Slack (MET) :             8716.003ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            starting_delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.538ns (15.503%)  route 2.932ns (84.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_fdre_C_Q)         0.433     0.250 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.717     0.968    starting_delay_counter_reg[2]
    SLICE_X94Y152        LUT5 (Prop_lut5_I4_O)        0.105     1.073 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215     3.288    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
                         clock pessimism             -0.197  8719.816    
                         clock uncertainty           -0.103  8719.714    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8719.291    starting_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                       8719.291    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                               8716.003    

Slack (MET) :             8716.003ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            starting_delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.538ns (15.503%)  route 2.932ns (84.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_fdre_C_Q)         0.433     0.250 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.717     0.968    starting_delay_counter_reg[2]
    SLICE_X94Y152        LUT5 (Prop_lut5_I4_O)        0.105     1.073 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215     3.288    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[3]/C
                         clock pessimism             -0.197  8719.816    
                         clock uncertainty           -0.103  8719.714    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8719.291    starting_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                       8719.291    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                               8716.003    

Slack (MET) :             8717.561ns  (required time - arrival time)
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/r_Tx_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.538ns (25.553%)  route 1.567ns (74.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.005ns = ( 8719.995 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    u_uart/uart_clk_BUFG
    SLICE_X92Y154        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.433     0.250 f  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.704     0.954    u_uart/r_SM_Main[0]
    SLICE_X92Y154        LUT3 (Prop_lut3_I1_O)        0.105     1.059 r  u_uart/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.863     1.923    u_uart/r_Tx_Data_0
    SLICE_X86Y155        FDRE                                         r  u_uart/r_Tx_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.264  8719.993    u_uart/uart_clk_BUFG
    SLICE_X86Y155        FDRE                                         r  u_uart/r_Tx_Data_reg[5]/C
                         clock pessimism             -0.240  8719.753    
                         clock uncertainty           -0.103  8719.650    
    SLICE_X86Y155        FDRE (Setup_fdre_C_CE)      -0.168  8719.482    u_uart/r_Tx_Data_reg[5]
  -------------------------------------------------------------------
                         required time                       8719.483    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                               8717.561    

Slack (MET) :             8717.734ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/r_Tx_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.839ns (38.679%)  route 1.330ns (61.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.007ns = ( 8720.007 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.424    -0.152    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[19])
                                                      0.734     0.582 r  u_memory/u_FIFO36E1/DO[19]
                         net (fo=1, routed)           1.330     1.912    u_memory/mem_output[19]
    SLICE_X88Y153        LUT6 (Prop_lut6_I5_O)        0.105     2.017 r  u_memory/uart_buffer_inferred_i_5/O
                         net (fo=1, routed)           0.000     2.017    u_uart/D[3]
    SLICE_X88Y153        FDRE                                         r  u_uart/r_Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.276  8720.006    u_uart/uart_clk_BUFG
    SLICE_X88Y153        FDRE                                         r  u_uart/r_Tx_Data_reg[3]/C
                         clock pessimism             -0.225  8719.780    
                         clock uncertainty           -0.103  8719.678    
    SLICE_X88Y153        FDRE (Setup_fdre_C_D)        0.074  8719.752    u_uart/r_Tx_Data_reg[3]
  -------------------------------------------------------------------
                         required time                       8719.751    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                               8717.734    

Slack (MET) :             8717.737ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/r_Tx_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.839ns (38.779%)  route 1.325ns (61.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.007ns = ( 8720.007 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.424    -0.152    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[15])
                                                      0.734     0.582 r  u_memory/u_FIFO36E1/DO[15]
                         net (fo=1, routed)           1.325     1.907    u_memory/mem_output[15]
    SLICE_X88Y153        LUT6 (Prop_lut6_I0_O)        0.105     2.012 r  u_memory/uart_buffer_inferred_i_1/O
                         net (fo=1, routed)           0.000     2.012    u_uart/D[7]
    SLICE_X88Y153        FDRE                                         r  u_uart/r_Tx_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.276  8720.006    u_uart/uart_clk_BUFG
    SLICE_X88Y153        FDRE                                         r  u_uart/r_Tx_Data_reg[7]/C
                         clock pessimism             -0.225  8719.780    
                         clock uncertainty           -0.103  8719.678    
    SLICE_X88Y153        FDRE (Setup_fdre_C_D)        0.072  8719.750    u_uart/r_Tx_Data_reg[7]
  -------------------------------------------------------------------
                         required time                       8719.750    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                               8717.737    

Slack (MET) :             8717.787ns  (required time - arrival time)
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/r_Tx_Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.538ns (27.929%)  route 1.388ns (72.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.010ns = ( 8720.010 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    u_uart/uart_clk_BUFG
    SLICE_X92Y154        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.433     0.250 f  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.704     0.954    u_uart/r_SM_Main[0]
    SLICE_X92Y154        LUT3 (Prop_lut3_I1_O)        0.105     1.059 r  u_uart/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.684     1.744    u_uart/r_Tx_Data_0
    SLICE_X90Y151        FDRE                                         r  u_uart/r_Tx_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.279  8720.009    u_uart/uart_clk_BUFG
    SLICE_X90Y151        FDRE                                         r  u_uart/r_Tx_Data_reg[0]/C
                         clock pessimism             -0.240  8719.769    
                         clock uncertainty           -0.103  8719.666    
    SLICE_X90Y151        FDRE (Setup_fdre_C_CE)      -0.136  8719.530    u_uart/r_Tx_Data_reg[0]
  -------------------------------------------------------------------
                         required time                       8719.530    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                               8717.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/o_Tx_Reload_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.375%)  route 0.149ns (41.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    u_uart/uart_clk_BUFG
    SLICE_X92Y154        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.164     0.653 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.149     0.802    u_uart/r_SM_Main[0]
    SLICE_X92Y153        LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  u_uart/o_Tx_Reload_i_1/O
                         net (fo=1, routed)           0.000     0.847    u_uart/o_Tx_Reload_i_1_n_0
    SLICE_X92Y153        FDRE                                         r  u_uart/o_Tx_Reload_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    u_uart/uart_clk_BUFG
    SLICE_X92Y153        FDRE                                         r  u_uart/o_Tx_Reload_reg/C
                         clock pessimism             -0.401     0.505    
    SLICE_X92Y153        FDRE (Hold_fdre_C_D)         0.121     0.626    u_uart/o_Tx_Reload_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 buffer_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_enable_wait_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.226ns (71.375%)  route 0.091ns (28.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.128     0.618 r  buffer_counter_reg[1]/Q
                         net (fo=13, routed)          0.091     0.708    buffer_counter_reg_n_0_[1]
    SLICE_X93Y152        LUT3 (Prop_lut3_I1_O)        0.098     0.806 r  read_enable_wait_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.806    read_enable_wait_counter[0]_i_1_n_0
    SLICE_X93Y152        FDRE                                         r  read_enable_wait_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  read_enable_wait_counter_reg[0]/C
                         clock pessimism             -0.417     0.490    
    SLICE_X93Y152        FDRE (Hold_fdre_C_D)         0.092     0.582    read_enable_wait_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 read_counts_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_counts_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.678%)  route 0.131ns (41.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDRE (Prop_fdre_C_Q)         0.141     0.630 r  read_counts_reg[6]/Q
                         net (fo=5, routed)           0.131     0.761    read_counts_reg_n_0_[6]
    SLICE_X93Y153        LUT6 (Prop_lut6_I1_O)        0.045     0.806 r  read_counts[10]_i_2/O
                         net (fo=1, routed)           0.000     0.806    p_0_in__1[10]
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[10]/C
                         clock pessimism             -0.417     0.489    
    SLICE_X93Y153        FDRE (Hold_fdre_C_D)         0.092     0.581    read_counts_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_uart/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.416%)  route 0.114ns (31.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    u_uart/uart_clk_BUFG
    SLICE_X92Y154        FDRE                                         r  u_uart/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.148     0.637 r  u_uart/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.114     0.750    u_uart/r_Bit_Index_reg_n_0_[2]
    SLICE_X92Y154        LUT6 (Prop_lut6_I2_O)        0.098     0.848 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.848    u_uart/r_SM_Main__0[0]
    SLICE_X92Y154        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    u_uart/uart_clk_BUFG
    SLICE_X92Y154        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.417     0.489    
    SLICE_X92Y154        FDRE (Hold_fdre_C_D)         0.120     0.609    u_uart/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 read_counts_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_counts_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.095%)  route 0.116ns (31.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    uart_clk_BUFG
    SLICE_X94Y153        FDRE                                         r  read_counts_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.148     0.637 r  read_counts_reg[4]/Q
                         net (fo=3, routed)           0.116     0.752    read_counts_reg_n_0_[4]
    SLICE_X94Y153        LUT6 (Prop_lut6_I4_O)        0.099     0.851 r  read_counts[5]_i_1/O
                         net (fo=1, routed)           0.000     0.851    p_0_in__1[5]
    SLICE_X94Y153        FDRE                                         r  read_counts_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X94Y153        FDRE                                         r  read_counts_reg[5]/C
                         clock pessimism             -0.417     0.489    
    SLICE_X94Y153        FDRE (Hold_fdre_C_D)         0.121     0.610    read_counts_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_uart/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.983%)  route 0.171ns (45.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    u_uart/uart_clk_BUFG
    SLICE_X92Y153        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y153        FDRE (Prop_fdre_C_Q)         0.164     0.653 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.171     0.824    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X92Y154        LUT3 (Prop_lut3_I1_O)        0.045     0.869 r  u_uart/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.869    u_uart/r_Bit_Index[0]_i_1_n_0
    SLICE_X92Y154        FDRE                                         r  u_uart/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    u_uart/uart_clk_BUFG
    SLICE_X92Y154        FDRE                                         r  u_uart/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.401     0.505    
    SLICE_X92Y154        FDRE (Hold_fdre_C_D)         0.121     0.626    u_uart/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_counts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.632%)  route 0.206ns (52.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDRE (Prop_fdre_C_Q)         0.141     0.630 r  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.206     0.835    read_counts_reg_n_0_[0]
    SLICE_X94Y153        LUT3 (Prop_lut3_I0_O)        0.046     0.881 r  read_counts[2]_i_1/O
                         net (fo=1, routed)           0.000     0.881    p_0_in__1[2]
    SLICE_X94Y153        FDRE                                         r  read_counts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X94Y153        FDRE                                         r  read_counts_reg[2]/C
                         clock pessimism             -0.401     0.505    
    SLICE_X94Y153        FDRE (Hold_fdre_C_D)         0.131     0.636    read_counts_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 read_enable_wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_enable_wait_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    uart_clk_BUFG
    SLICE_X92Y153        FDRE                                         r  read_enable_wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y153        FDRE (Prop_fdre_C_Q)         0.164     0.653 r  read_enable_wait_counter_reg[1]/Q
                         net (fo=3, routed)           0.174     0.827    read_enable_wait_counter[1]
    SLICE_X92Y153        LUT5 (Prop_lut5_I0_O)        0.043     0.870 r  read_enable_wait_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.870    read_enable_wait_counter[2]_i_1_n_0
    SLICE_X92Y153        FDRE                                         r  read_enable_wait_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X92Y153        FDRE                                         r  read_enable_wait_counter_reg[2]/C
                         clock pessimism             -0.417     0.489    
    SLICE_X92Y153        FDRE (Hold_fdre_C_D)         0.131     0.620    read_enable_wait_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 read_counts_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_counts_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.951%)  route 0.176ns (49.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDRE (Prop_fdre_C_Q)         0.141     0.630 r  read_counts_reg[6]/Q
                         net (fo=5, routed)           0.176     0.806    read_counts_reg_n_0_[6]
    SLICE_X93Y153        LUT3 (Prop_lut3_I1_O)        0.042     0.848 r  read_counts[7]_i_1/O
                         net (fo=1, routed)           0.000     0.848    p_0_in__1[7]
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[7]/C
                         clock pessimism             -0.417     0.489    
    SLICE_X93Y153        FDRE (Hold_fdre_C_D)         0.107     0.596    read_counts_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 read_counts_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            read_counts_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.805%)  route 0.178ns (49.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDRE (Prop_fdre_C_Q)         0.141     0.630 r  read_counts_reg[6]/Q
                         net (fo=5, routed)           0.178     0.808    read_counts_reg_n_0_[6]
    SLICE_X93Y153        LUT5 (Prop_lut5_I2_O)        0.043     0.851 r  read_counts[9]_i_1/O
                         net (fo=1, routed)           0.000     0.851    p_0_in__1[9]
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X93Y153        FDRE                                         r  read_counts_reg[9]/C
                         clock pessimism             -0.417     0.489    
    SLICE_X93Y153        FDRE (Hold_fdre_C_D)         0.107     0.596    read_counts_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk
Waveform(ns):       { 0.000 4360.000 }
Period(ns):         8720.000
Sources:            { uart_clk_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.170         8720.000    8717.830   RAMB36_X5Y30   u_memory/u_FIFO36E1/RDCLK
Min Period        n/a     BUFG/I          n/a            1.592         8720.000    8718.407   BUFGCTRL_X0Y1  uart_clk_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X93Y152  buffer_counter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X93Y152  buffer_counter_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X93Y152  finish_mem_reset_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X91Y158  mem_rst_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X92Y153  readEN_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X93Y153  read_counts_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X93Y153  read_counts_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         8720.000    8718.999   SLICE_X94Y153  read_counts_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X93Y152  buffer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X93Y152  buffer_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X93Y152  buffer_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X93Y152  buffer_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X93Y152  finish_mem_reset_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X93Y152  finish_mem_reset_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X91Y158  mem_rst_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X91Y158  mem_rst_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X92Y153  readEN_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4359.999    4359.499   SLICE_X92Y153  readEN_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X93Y152  buffer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X93Y152  buffer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X93Y152  buffer_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X93Y152  buffer_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X93Y152  finish_mem_reset_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X93Y152  finish_mem_reset_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X91Y158  mem_rst_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X91Y158  mem_rst_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X92Y153  readEN_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4360.000    4359.500   SLICE_X92Y153  readEN_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.589ns (36.028%)  route 1.046ns (63.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.379     0.196 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.375     0.572    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.105     0.677 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.254     0.931    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.105     1.036 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.416     1.452    u_coarse_debug_n_0
    SLICE_X93Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.298     2.840    clk
    SLICE_X93Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/C
                         clock pessimism             -0.639     2.201    
                         clock uncertainty           -0.223     1.978    
    SLICE_X93Y147        FDRE (Setup_fdre_C_CE)      -0.168     1.810    FSM_onehot_TOP_SM_reg[0]
  -------------------------------------------------------------------
                         required time                          1.810    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.589ns (37.024%)  route 1.002ns (62.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.379     0.196 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.375     0.572    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.105     0.677 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.254     0.931    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.105     1.036 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.372     1.408    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.298     2.840    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/C
                         clock pessimism             -0.639     2.201    
                         clock uncertainty           -0.223     1.978    
    SLICE_X92Y147        FDRE (Setup_fdre_C_CE)      -0.136     1.842    FSM_onehot_TOP_SM_reg[1]
  -------------------------------------------------------------------
                         required time                          1.842    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.589ns (37.024%)  route 1.002ns (62.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.379     0.196 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.375     0.572    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.105     0.677 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.254     0.931    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.105     1.036 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.372     1.408    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.298     2.840    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C
                         clock pessimism             -0.639     2.201    
                         clock uncertainty           -0.223     1.978    
    SLICE_X92Y147        FDRE (Setup_fdre_C_CE)      -0.136     1.842    FSM_onehot_TOP_SM_reg[2]
  -------------------------------------------------------------------
                         required time                          1.842    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.589ns (37.024%)  route 1.002ns (62.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.379     0.196 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.375     0.572    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.105     0.677 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.254     0.931    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.105     1.036 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.372     1.408    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.298     2.840    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C
                         clock pessimism             -0.639     2.201    
                         clock uncertainty           -0.223     1.978    
    SLICE_X92Y147        FDRE (Setup_fdre_C_CE)      -0.136     1.842    FSM_onehot_TOP_SM_reg[3]
  -------------------------------------------------------------------
                         required time                          1.842    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.589ns (37.024%)  route 1.002ns (62.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.379     0.196 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.375     0.572    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.105     0.677 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.254     0.931    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.105     1.036 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.372     1.408    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.298     2.840    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C
                         clock pessimism             -0.639     2.201    
                         clock uncertainty           -0.223     1.978    
    SLICE_X92Y147        FDRE (Setup_fdre_C_CE)      -0.136     1.842    FSM_onehot_TOP_SM_reg[4]
  -------------------------------------------------------------------
                         required time                          1.842    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            flag_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.888ns (54.270%)  route 0.748ns (45.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 2.826 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.424    -0.152    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.631 r  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.748     1.379    u_memory/mem_empty
    SLICE_X93Y151        LUT3 (Prop_lut3_I2_O)        0.105     1.484 r  u_memory/flag_empty_i_1/O
                         net (fo=1, routed)           0.000     1.484    u_memory_n_2
    SLICE_X93Y151        FDRE                                         r  flag_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.284     2.826    clk
    SLICE_X93Y151        FDRE                                         r  flag_empty_reg/C
                         clock pessimism             -0.639     2.188    
                         clock uncertainty           -0.223     1.965    
    SLICE_X93Y151        FDRE (Setup_fdre_C_D)        0.032     1.997    flag_empty_reg
  -------------------------------------------------------------------
                         required time                          1.997    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.846ns (54.139%)  route 0.717ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        -2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 2.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.424    -0.152    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.846     0.694 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.717     1.411    mem_readerr
    SLICE_X88Y146        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.290     2.832    clk
    SLICE_X88Y146        FDRE                                         r  ledRE_reg/C
                         clock pessimism             -0.639     2.193    
                         clock uncertainty           -0.223     1.970    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.015     1.955    ledRE_reg
  -------------------------------------------------------------------
                         required time                          1.955    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.484ns (41.871%)  route 0.672ns (58.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 2.826 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.379     0.196 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.672     0.868    finish_mem_reset_reg_n_0
    SLICE_X93Y151        LUT3 (Prop_lut3_I0_O)        0.105     0.973 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.973    start_mem_reset_i_1_n_0
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.284     2.826    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
                         clock pessimism             -0.639     2.188    
                         clock uncertainty           -0.223     1.965    
    SLICE_X93Y151        FDRE (Setup_fdre_C_D)        0.030     1.995    start_mem_reset_reg
  -------------------------------------------------------------------
                         required time                          1.995    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.836%)  route 0.293ns (61.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.631 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.293     0.924    finish_mem_reset_reg_n_0
    SLICE_X93Y151        LUT3 (Prop_lut3_I0_O)        0.045     0.969 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.969    start_mem_reset_i_1_n_0
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
                         clock pessimism              0.250    -0.204    
                         clock uncertainty            0.223     0.019    
    SLICE_X93Y151        FDRE (Hold_fdre_C_D)         0.091     0.110    start_mem_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            flag_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.296ns (47.038%)  route 0.333ns (52.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.605     0.516    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.251     0.767 r  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.333     1.100    u_memory/mem_empty
    SLICE_X93Y151        LUT3 (Prop_lut3_I2_O)        0.045     1.145 r  u_memory/flag_empty_i_1/O
                         net (fo=1, routed)           0.000     1.145    u_memory_n_2
    SLICE_X93Y151        FDRE                                         r  flag_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.849    -0.454    clk
    SLICE_X93Y151        FDRE                                         r  flag_empty_reg/C
                         clock pessimism              0.250    -0.204    
                         clock uncertainty            0.223     0.019    
    SLICE_X93Y151        FDRE (Hold_fdre_C_D)         0.092     0.111    flag_empty_reg
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.269ns (45.237%)  route 0.326ns (54.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.605     0.516    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.785 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.326     1.110    mem_readerr
    SLICE_X88Y146        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.844    -0.459    clk
    SLICE_X88Y146        FDRE                                         r  ledRE_reg/C
                         clock pessimism              0.250    -0.209    
                         clock uncertainty            0.223     0.014    
    SLICE_X88Y146        FDRE (Hold_fdre_C_D)         0.059     0.073    ledRE_reg
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.231ns (33.197%)  route 0.465ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.187     0.818    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.106     0.969    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.171     1.186    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/C
                         clock pessimism              0.250    -0.202    
                         clock uncertainty            0.223     0.021    
    SLICE_X92Y147        FDRE (Hold_fdre_C_CE)       -0.016     0.005    FSM_onehot_TOP_SM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.231ns (33.197%)  route 0.465ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.187     0.818    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.106     0.969    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.171     1.186    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C
                         clock pessimism              0.250    -0.202    
                         clock uncertainty            0.223     0.021    
    SLICE_X92Y147        FDRE (Hold_fdre_C_CE)       -0.016     0.005    FSM_onehot_TOP_SM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.231ns (33.197%)  route 0.465ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.187     0.818    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.106     0.969    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.171     1.186    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C
                         clock pessimism              0.250    -0.202    
                         clock uncertainty            0.223     0.021    
    SLICE_X92Y147        FDRE (Hold_fdre_C_CE)       -0.016     0.005    FSM_onehot_TOP_SM_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.231ns (33.197%)  route 0.465ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.187     0.818    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.106     0.969    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.171     1.186    u_coarse_debug_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C
                         clock pessimism              0.250    -0.202    
                         clock uncertainty            0.223     0.021    
    SLICE_X92Y147        FDRE (Hold_fdre_C_CE)       -0.016     0.005    FSM_onehot_TOP_SM_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            FSM_onehot_TOP_SM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.680%)  route 0.476ns (67.320%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.579     0.490    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.187     0.818    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X92Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.106     0.969    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X93Y149        LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.182     1.197    u_coarse_debug_n_0
    SLICE_X93Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X93Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/C
                         clock pessimism              0.250    -0.202    
                         clock uncertainty            0.223     0.021    
    SLICE_X93Y147        FDRE (Hold_fdre_C_CE)       -0.039    -0.018    FSM_onehot_TOP_SM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  1.215    





---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.262ns  (required time - arrival time)
  Source:                 uart_clk_reg/Q
                            (clock source 'uart_clk'  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.105ns (7.362%)  route 1.321ns (92.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           1.321    -0.934    uart_clk
    SLICE_X81Y148        LUT6 (Prop_lut6_I5_O)        0.105    -0.829 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.829    uart_clk_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.563   133.505    
                         clock uncertainty           -0.103   133.402    
    SLICE_X81Y148        FDRE (Setup_fdre_C_D)        0.030   133.432    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.432    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                134.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 uart_clk_reg/Q
                            (clock source 'uart_clk'  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@4360.000ns - uart_clk fall@4360.000ns)
  Data Path Delay:        0.729ns  (logic 0.045ns (6.173%)  route 0.684ns (93.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns = ( 4359.535 - 4360.000 ) 
    Source Clock Delay      (SCD):    -0.397ns = ( 4359.604 - 4360.000 ) 
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk fall edge)
                                                   4360.000  4360.000 f  
    R3                                                0.000  4360.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4360.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386  4360.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440  4360.827    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503  4358.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546  4358.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026  4358.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567  4359.462    clkWizard
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141  4359.604 f  uart_clk_reg/Q
                         net (fo=2, routed)           0.684  4360.288    uart_clk
    SLICE_X81Y148        LUT6 (Prop_lut6_I5_O)        0.045  4360.333 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000  4360.333    uart_clk_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                   4360.000  4360.000 r  
    R3                                                0.000  4360.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4360.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421  4360.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481  4360.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828  4358.074 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595  4358.668    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  4358.697 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838  4359.535    clkWizard
    SLICE_X81Y148        FDRE                                         r  uart_clk_reg/C
                         clock pessimism              0.198  4359.733    
    SLICE_X81Y148        FDRE (Hold_fdre_C_D)         0.091  4359.824    uart_clk_reg
  -------------------------------------------------------------------
                         required time                      -4359.824    
                         arrival time                        4360.332    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     3719.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3719.336ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        7.380ns  (logic 0.484ns (6.559%)  route 6.896ns (93.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.009ns = ( 8720.009 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.352  4997.104    starting_delay_counter
    SLICE_X93Y152        LUT6 (Prop_lut6_I5_O)        0.105  4997.208 r  mem_rst_i_1/O
                         net (fo=1, routed)           2.544  4999.752    mem_rst_i_1_n_0
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.278  8720.008    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
                         clock pessimism             -0.639  8719.369    
                         clock uncertainty           -0.223  8719.146    
    SLICE_X91Y158        FDRE (Setup_fdre_C_D)       -0.059  8719.088    mem_rst_reg
  -------------------------------------------------------------------
                         required time                       8719.088    
                         arrival time                       -4999.752    
  -------------------------------------------------------------------
                         slack                               3719.336    

Slack (MET) :             3719.563ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        6.987ns  (logic 0.498ns (7.128%)  route 6.489ns (92.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.614ns = ( 4992.386 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.407  4992.386    clk
    SLICE_X93Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.379  4992.765 r  startReading_reg/Q
                         net (fo=5, routed)           4.500  4997.265    u_memory/flag_empty_reg_0
    SLICE_X93Y151        LUT5 (Prop_lut5_I0_O)        0.119  4997.384 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           1.989  4999.373    uart_send0
    SLICE_X93Y154        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X93Y154        FDRE                                         r  uart_send_reg/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X93Y154        FDRE (Setup_fdre_C_D)       -0.217  8718.936    uart_send_reg
  -------------------------------------------------------------------
                         required time                       8718.937    
                         arrival time                       -4999.373    
  -------------------------------------------------------------------
                         slack                               3719.563    

Slack (MET) :             3719.566ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        6.791ns  (logic 0.484ns (7.127%)  route 6.307ns (92.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.092  4996.844    starting_delay_counter
    SLICE_X94Y152        LUT5 (Prop_lut5_I0_O)        0.105  4996.949 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215  4999.164    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8718.729    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8718.730    
                         arrival time                       -4999.164    
  -------------------------------------------------------------------
                         slack                               3719.566    

Slack (MET) :             3719.566ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        6.791ns  (logic 0.484ns (7.127%)  route 6.307ns (92.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.092  4996.844    starting_delay_counter
    SLICE_X94Y152        LUT5 (Prop_lut5_I0_O)        0.105  4996.949 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215  4999.164    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8718.729    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       8718.730    
                         arrival time                       -4999.164    
  -------------------------------------------------------------------
                         slack                               3719.566    

Slack (MET) :             3719.566ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        6.791ns  (logic 0.484ns (7.127%)  route 6.307ns (92.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.092  4996.844    starting_delay_counter
    SLICE_X94Y152        LUT5 (Prop_lut5_I0_O)        0.105  4996.949 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215  4999.164    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8718.729    starting_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                       8718.730    
                         arrival time                       -4999.164    
  -------------------------------------------------------------------
                         slack                               3719.566    

Slack (MET) :             3719.566ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        6.791ns  (logic 0.484ns (7.127%)  route 6.307ns (92.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.092  4996.844    starting_delay_counter
    SLICE_X94Y152        LUT5 (Prop_lut5_I0_O)        0.105  4996.949 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.215  4999.164    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[3]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X94Y152        FDRE (Setup_fdre_C_R)       -0.423  8718.729    starting_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                       8718.730    
                         arrival time                       -4999.164    
  -------------------------------------------------------------------
                         slack                               3719.566    

Slack (MET) :             3721.556ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            finish_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        5.254ns  (logic 0.484ns (9.212%)  route 4.770ns (90.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.770  4997.521    starting_delay_counter
    SLICE_X93Y152        LUT6 (Prop_lut6_I5_O)        0.105  4997.626 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000  4997.626    finish_mem_reset_i_1_n_0
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X93Y152        FDRE (Setup_fdre_C_D)        0.030  8719.183    finish_mem_reset_reg
  -------------------------------------------------------------------
                         required time                       8719.183    
                         arrival time                       -4997.626    
  -------------------------------------------------------------------
                         slack                               3721.556    

Slack (MET) :             3721.830ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        4.970ns  (logic 0.484ns (9.739%)  route 4.486ns (90.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.614ns = ( 4992.386 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.407  4992.386    clk
    SLICE_X93Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.379  4992.765 r  startReading_reg/Q
                         net (fo=5, routed)           4.486  4997.251    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y152        LUT3 (Prop_lut3_I1_O)        0.105  4997.356 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000  4997.356    u_uart_n_2
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[0]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X93Y152        FDRE (Setup_fdre_C_D)        0.033  8719.186    buffer_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8719.186    
                         arrival time                       -4997.356    
  -------------------------------------------------------------------
                         slack                               3721.830    

Slack (MET) :             3721.857ns  (required time - arrival time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        4.979ns  (logic 0.493ns (9.902%)  route 4.486ns (90.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.614ns = ( 4992.386 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.407  4992.386    clk
    SLICE_X93Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.379  4992.765 r  startReading_reg/Q
                         net (fo=5, routed)           4.486  4997.251    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y152        LUT4 (Prop_lut4_I2_O)        0.114  4997.365 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000  4997.365    u_uart_n_1
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[1]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X93Y152        FDRE (Setup_fdre_C_D)        0.069  8719.222    buffer_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       8719.222    
                         arrival time                       -4997.365    
  -------------------------------------------------------------------
                         slack                               3721.857    

Slack (MET) :             3722.008ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3725.000ns  (uart_clk rise@8720.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@4995.000ns)
  Data Path Delay:        4.636ns  (logic 0.379ns (8.175%)  route 4.257ns (91.825%))
  Logic Levels:           0  
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.015ns = ( 8720.015 - 8720.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( 4992.373 - 4995.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   4995.000  4995.000 r  
    R3                                                0.000  4995.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4995.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4995.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4996.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  4989.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  4990.898    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  4990.979 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.393  4992.373    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.379  4992.751 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.257  4997.008    starting_delay_counter
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.284  8720.014    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism             -0.639  8719.375    
                         clock uncertainty           -0.223  8719.152    
    SLICE_X94Y152        FDRE (Setup_fdre_C_CE)      -0.136  8719.017    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8719.017    
                         arrival time                       -4997.009    
  -------------------------------------------------------------------
                         slack                               3722.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.184ns (8.256%)  route 2.045ns (91.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  startReading_reg/Q
                         net (fo=5, routed)           2.045     1.662    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y152        LUT4 (Prop_lut4_I2_O)        0.043     1.705 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.705    u_uart_n_1
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[1]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X93Y152        FDRE (Hold_fdre_C_D)         0.107     1.486    buffer_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.186ns (8.338%)  route 2.045ns (91.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.581    -0.524    clk
    SLICE_X93Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  startReading_reg/Q
                         net (fo=5, routed)           2.045     1.662    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y152        LUT3 (Prop_lut3_I1_O)        0.045     1.707 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.707    u_uart_n_2
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  buffer_counter_reg[0]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X93Y152        FDRE (Hold_fdre_C_D)         0.092     1.471    buffer_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.383%)  route 2.068ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.068     1.683    starting_delay_counter
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X94Y152        FDRE (Hold_fdre_C_CE)       -0.016     1.363    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.383%)  route 2.068ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.068     1.683    starting_delay_counter
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X94Y152        FDRE (Hold_fdre_C_CE)       -0.016     1.363    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.383%)  route 2.068ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.068     1.683    starting_delay_counter
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[2]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X94Y152        FDRE (Hold_fdre_C_CE)       -0.016     1.363    starting_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.383%)  route 2.068ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.068     1.683    starting_delay_counter
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[3]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X94Y152        FDRE (Hold_fdre_C_CE)       -0.016     1.363    starting_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.184ns (7.923%)  route 2.138ns (92.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.114     0.730    u_memory/starting_delay_counter
    SLICE_X93Y151        LUT5 (Prop_lut5_I2_O)        0.043     0.773 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           1.024     1.797    uart_send0
    SLICE_X93Y154        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.847     0.905    uart_clk_BUFG
    SLICE_X93Y154        FDRE                                         r  uart_send_reg/C
                         clock pessimism              0.250     1.155    
                         clock uncertainty            0.223     1.378    
    SLICE_X93Y154        FDRE (Hold_fdre_C_D)         0.003     1.381    uart_send_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            finish_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.186ns (7.555%)  route 2.276ns (92.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.276     1.891    starting_delay_counter
    SLICE_X93Y152        LUT6 (Prop_lut6_I5_O)        0.045     1.936 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     1.936    finish_mem_reset_i_1_n_0
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X93Y152        FDRE                                         r  finish_mem_reset_reg/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X93Y152        FDRE (Hold_fdre_C_D)         0.091     1.470    finish_mem_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.186ns (5.785%)  route 3.029ns (94.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.007     1.623    starting_delay_counter
    SLICE_X94Y152        LUT5 (Prop_lut5_I0_O)        0.045     1.668 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           1.022     2.690    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X94Y152        FDRE (Hold_fdre_C_R)         0.009     1.388    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.186ns (5.785%)  route 3.029ns (94.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    clk
    SLICE_X93Y151        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.007     1.623    starting_delay_counter
    SLICE_X94Y152        LUT5 (Prop_lut5_I0_O)        0.045     1.668 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           1.022     2.690    starting_delay_counter[3]_i_1_n_0
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.849     0.906    uart_clk_BUFG
    SLICE_X94Y152        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism              0.250     1.156    
                         clock uncertainty            0.223     1.379    
    SLICE_X94Y152        FDRE (Hold_fdre_C_R)         0.009     1.388    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  1.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff336/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.348ns (8.799%)  route 3.607ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.607     1.339    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y184        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff336/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.258     2.800    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y184        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff336/C
                         clock pessimism             -0.563     2.238    
                         clock uncertainty           -0.061     2.176    
    SLICE_X87Y184        FDCE (Recov_fdce_C_CLR)     -0.468     1.708    u_tdc/u_FineDelay/u_flip_flops/Stopff336
  -------------------------------------------------------------------
                         required time                          1.708    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff337/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.348ns (8.799%)  route 3.607ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.607     1.339    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y184        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff337/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.258     2.800    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y184        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff337/C
                         clock pessimism             -0.563     2.238    
                         clock uncertainty           -0.061     2.176    
    SLICE_X87Y184        FDCE (Recov_fdce_C_CLR)     -0.468     1.708    u_tdc/u_FineDelay/u_flip_flops/Stopff337
  -------------------------------------------------------------------
                         required time                          1.708    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff338/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.348ns (8.799%)  route 3.607ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.607     1.339    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y184        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff338/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.258     2.800    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y184        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff338/C
                         clock pessimism             -0.563     2.238    
                         clock uncertainty           -0.061     2.176    
    SLICE_X87Y184        FDCE (Recov_fdce_C_CLR)     -0.468     1.708    u_tdc/u_FineDelay/u_flip_flops/Stopff338
  -------------------------------------------------------------------
                         required time                          1.708    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff339/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.348ns (8.799%)  route 3.607ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.200ns = ( 2.800 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.607     1.339    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y184        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff339/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.258     2.800    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y184        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff339/C
                         clock pessimism             -0.563     2.238    
                         clock uncertainty           -0.061     2.176    
    SLICE_X87Y184        FDCE (Recov_fdce_C_CLR)     -0.468     1.708    u_tdc/u_FineDelay/u_flip_flops/Stopff339
  -------------------------------------------------------------------
                         required time                          1.708    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff308/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.348ns (8.960%)  route 3.536ns (91.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 2.794 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.536     1.267    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y177        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff308/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.252     2.794    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y177        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff308/C
                         clock pessimism             -0.563     2.232    
                         clock uncertainty           -0.061     2.170    
    SLICE_X87Y177        FDCE (Recov_fdce_C_CLR)     -0.468     1.702    u_tdc/u_FineDelay/u_flip_flops/Stopff308
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff309/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.348ns (8.960%)  route 3.536ns (91.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 2.794 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.536     1.267    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y177        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff309/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.252     2.794    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y177        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff309/C
                         clock pessimism             -0.563     2.232    
                         clock uncertainty           -0.061     2.170    
    SLICE_X87Y177        FDCE (Recov_fdce_C_CLR)     -0.468     1.702    u_tdc/u_FineDelay/u_flip_flops/Stopff309
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff310/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.348ns (8.960%)  route 3.536ns (91.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 2.794 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.536     1.267    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y177        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff310/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.252     2.794    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y177        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff310/C
                         clock pessimism             -0.563     2.232    
                         clock uncertainty           -0.061     2.170    
    SLICE_X87Y177        FDCE (Recov_fdce_C_CLR)     -0.468     1.702    u_tdc/u_FineDelay/u_flip_flops/Stopff310
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff311/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.348ns (8.960%)  route 3.536ns (91.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 2.794 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.536     1.267    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y177        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff311/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.252     2.794    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y177        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff311/C
                         clock pessimism             -0.563     2.232    
                         clock uncertainty           -0.061     2.170    
    SLICE_X87Y177        FDCE (Recov_fdce_C_CLR)     -0.468     1.702    u_tdc/u_FineDelay/u_flip_flops/Stopff311
  -------------------------------------------------------------------
                         required time                          1.702    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff316/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.348ns (8.972%)  route 3.531ns (91.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.531     1.262    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y179        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff316/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.254     2.796    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y179        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff316/C
                         clock pessimism             -0.563     2.234    
                         clock uncertainty           -0.061     2.172    
    SLICE_X87Y179        FDCE (Recov_fdce_C_CLR)     -0.468     1.704    u_tdc/u_FineDelay/u_flip_flops/Stopff316
  -------------------------------------------------------------------
                         required time                          1.704    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff317/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.348ns (8.972%)  route 3.531ns (91.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.348    -2.269 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         3.531     1.262    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y179        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff317/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.254     2.796    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y179        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff317/C
                         clock pessimism             -0.563     2.234    
                         clock uncertainty           -0.061     2.172    
    SLICE_X87Y179        FDCE (Recov_fdce_C_CLR)     -0.468     1.704    u_tdc/u_FineDelay/u_flip_flops/Stopff317
  -------------------------------------------------------------------
                         required time                          1.704    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.261%)  route 0.276ns (62.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.579    -0.526    u_tdc/u_merge/clk
    SLICE_X92Y151        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.362 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.276    -0.085    u_tdc/done
    SLICE_X91Y149        FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.848    -0.455    u_tdc/clk0
    SLICE_X91Y149        FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism              0.198    -0.257    
    SLICE_X91Y149        FDCE (Remov_fdce_C_CLR)     -0.092    -0.349    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.119%)  route 0.379ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  u_tdc/rst_reg_replica_5/Q
                         net (fo=144, routed)         0.379    -0.008    u_tdc/u_EdgeDetector/rst_reg_n_0_repN_5_alias
    SLICE_X90Y152        FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.845    -0.457    u_tdc/u_EdgeDetector/iClk
    SLICE_X90Y152        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                         clock pessimism              0.198    -0.259    
    SLICE_X90Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.326    u_tdc/u_EdgeDetector/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.119%)  route 0.379ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  u_tdc/rst_reg_replica_5/Q
                         net (fo=144, routed)         0.379    -0.008    u_tdc/u_EdgeDetector/rst_reg_n_0_repN_5_alias
    SLICE_X90Y152        FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.845    -0.457    u_tdc/u_EdgeDetector/iClk
    SLICE_X90Y152        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd1/C
                         clock pessimism              0.198    -0.259    
    SLICE_X90Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.326    u_tdc/u_EdgeDetector/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[224].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.397%)  route 0.419ns (76.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         0.419     0.019    u_tdc/u_FineDelay/rst_reg_n_0_repN_2_alias
    SLICE_X84Y156        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[224].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.833    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y156        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[224].Firstff/C
                         clock pessimism              0.198    -0.271    
    SLICE_X84Y156        FDCE (Remov_fdce_C_CLR)     -0.121    -0.392    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[224].Firstff
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[225].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.397%)  route 0.419ns (76.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         0.419     0.019    u_tdc/u_FineDelay/rst_reg_n_0_repN_2_alias
    SLICE_X84Y156        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[225].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.833    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y156        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[225].Firstff/C
                         clock pessimism              0.198    -0.271    
    SLICE_X84Y156        FDCE (Remov_fdce_C_CLR)     -0.121    -0.392    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[225].Firstff
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[226].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.397%)  route 0.419ns (76.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         0.419     0.019    u_tdc/u_FineDelay/rst_reg_n_0_repN_2_alias
    SLICE_X84Y156        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[226].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.833    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y156        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[226].Firstff/C
                         clock pessimism              0.198    -0.271    
    SLICE_X84Y156        FDCE (Remov_fdce_C_CLR)     -0.121    -0.392    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[226].Firstff
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[227].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.397%)  route 0.419ns (76.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    u_tdc/clk0
    SLICE_X91Y148        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=496, routed)         0.419     0.019    u_tdc/u_FineDelay/rst_reg_n_0_repN_2_alias
    SLICE_X84Y156        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[227].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.833    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y156        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[227].Firstff/C
                         clock pessimism              0.198    -0.271    
    SLICE_X84Y156        FDCE (Remov_fdce_C_CLR)     -0.121    -0.392    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[227].Firstff
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff248/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.499%)  route 0.435ns (75.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.575    -0.530    u_tdc/clk0
    SLICE_X89Y149        FDRE                                         r  u_tdc/rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/rst_reg_replica_6/Q
                         net (fo=104, routed)         0.435     0.046    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_6_alias
    SLICE_X87Y162        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff248/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.829    -0.473    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y162        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff248/C
                         clock pessimism              0.198    -0.275    
    SLICE_X87Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    u_tdc/u_FineDelay/u_flip_flops/Stopff248
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff249/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.499%)  route 0.435ns (75.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.575    -0.530    u_tdc/clk0
    SLICE_X89Y149        FDRE                                         r  u_tdc/rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/rst_reg_replica_6/Q
                         net (fo=104, routed)         0.435     0.046    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_6_alias
    SLICE_X87Y162        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff249/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.829    -0.473    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y162        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff249/C
                         clock pessimism              0.198    -0.275    
    SLICE_X87Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    u_tdc/u_FineDelay/u_flip_flops/Stopff249
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff250/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.499%)  route 0.435ns (75.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.575    -0.530    u_tdc/clk0
    SLICE_X89Y149        FDRE                                         r  u_tdc/rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/rst_reg_replica_6/Q
                         net (fo=104, routed)         0.435     0.046    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_6_alias
    SLICE_X87Y162        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff250/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.829    -0.473    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y162        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff250/C
                         clock pessimism              0.198    -0.275    
    SLICE_X87Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    u_tdc/u_FineDelay/u_flip_flops/Stopff250
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.734ns,  Total Violation       -0.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.379ns (44.639%)  route 0.470ns (55.361%))
  Logic Levels:           0  
  Clock Path Skew:        -2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 2.857 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.388    -0.188    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379     0.191 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.470     0.661    u_memory/u_FIFO36E1_0
    RAMB36_X5Y30         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.315     2.857    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.218    
                         clock uncertainty           -0.223     1.995    
    RAMB36_X5Y30         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.068    -0.073    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                 -0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.397%)  route 0.236ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.573     0.484    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141     0.625 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.236     0.861    u_memory/u_FIFO36E1_0
    RAMB36_X5Y30         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.171    
                         clock uncertainty            0.223     0.051    
    RAMB36_X5Y30         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.538    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  1.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     8716.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8716.968ns  (required time - arrival time)
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8720.000ns  (uart_clk rise@8720.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.379ns (44.639%)  route 0.470ns (55.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8720.040 - 8720.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.388    -0.188    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379     0.191 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.470     0.661    u_memory/u_FIFO36E1_0
    RAMB36_X5Y30         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8720.000  8720.000 r  
    R3                                                0.000  8720.000 r  clk_p (IN)
                         net (fo=0)                   0.000  8720.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8720.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8721.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8715.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8716.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8716.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276  8717.817    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.304  8718.121 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.532  8718.652    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8718.729 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.309  8720.039    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
                         clock pessimism             -0.240  8719.799    
                         clock uncertainty           -0.103  8719.696    
    RAMB36_X5Y30         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068  8717.628    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                       8717.629    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                               8716.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.397%)  route 0.236ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.573     0.484    uart_clk_BUFG
    SLICE_X91Y158        FDRE                                         r  mem_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141     0.625 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.236     0.861    u_memory/u_FIFO36E1_0
    RAMB36_X5Y30         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.838    -0.465    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.175    -0.290 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.319     0.029    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.058 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.880     0.938    u_memory/uart_clk_BUFG
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
                         clock pessimism             -0.381     0.557    
    RAMB36_X5Y30         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589    -0.032    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.892    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 3.743ns (42.982%)  route 4.965ns (57.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.385    -2.635    clk
    SLICE_X88Y151        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y151        FDRE (Prop_fdre_C_Q)         0.433    -2.202 r  ledWR_reg/Q
                         net (fo=1, routed)           4.965     2.763    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     6.072 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     6.072    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 3.795ns (43.835%)  route 4.863ns (56.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    clk
    SLICE_X91Y147        FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.348    -2.269 r  ledRead_reg/Q
                         net (fo=1, routed)           4.863     2.594    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.447     6.041 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     6.041    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 3.671ns (43.187%)  route 4.830ns (56.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.404    -2.617    clk
    SLICE_X91Y147        FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.379    -2.238 r  startTDC_reg/Q
                         net (fo=1, routed)           4.830     2.592    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.292     5.885 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     5.885    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 3.723ns (50.585%)  route 3.637ns (49.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.399    -2.622    clk
    SLICE_X88Y146        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.189 r  ledRE_reg/Q
                         net (fo=1, routed)           3.637     1.448    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     4.738 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     4.738    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.409ns (47.653%)  route 1.548ns (52.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.574    -0.531    clk
    SLICE_X88Y146        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  ledRE_reg/Q
                         net (fo=1, routed)           1.548     1.181    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     2.426 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     2.426    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.778ns  (logic 1.389ns (36.751%)  route 2.390ns (63.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    clk
    SLICE_X91Y147        FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  startTDC_reg/Q
                         net (fo=1, routed)           2.390     2.003    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         1.248     3.251 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     3.251    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.839ns  (logic 1.447ns (37.698%)  route 2.392ns (62.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.577    -0.528    clk
    SLICE_X91Y147        FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  ledRead_reg/Q
                         net (fo=1, routed)           2.392     1.992    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         1.319     3.311 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     3.311    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.863ns  (logic 1.429ns (36.977%)  route 2.435ns (63.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.573    -0.532    clk
    SLICE_X88Y151        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  ledWR_reg/Q
                         net (fo=1, routed)           2.435     2.067    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.265     3.332 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.332    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 2.885ns (34.610%)  route 5.452ns (65.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.599    -1.657    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.576 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          1.393    -0.183    u_uart/uart_clk_BUFG
    SLICE_X92Y153        FDRE                                         r  u_uart/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y153        FDRE (Prop_fdre_C_Q)         0.398     0.215 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           5.452     5.667    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.487     8.155 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.155    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4360.000ns period=8720.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.970ns  (logic 1.330ns (33.501%)  route 2.640ns (66.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.567    -0.538    clkWizard
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.282    -0.115    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.089 r  uart_clk_BUFG_inst/O
                         net (fo=40, routed)          0.578     0.489    u_uart/uart_clk_BUFG
    SLICE_X92Y153        FDRE                                         r  u_uart/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y153        FDRE (Prop_fdre_C_Q)         0.148     0.637 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           2.640     3.276    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.182     4.458 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.458    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay           422 Endpoints
Min Delay           422 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[396].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.290ns  (logic 11.369ns (79.559%)  route 2.921ns (20.441%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.083 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    14.083    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.290 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.290    u_tdc/u_FineDelay/wCarryOutputs[396]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[396].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[396].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[398].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.274ns  (logic 11.353ns (79.536%)  route 2.921ns (20.464%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.083 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    14.083    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.274 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.274    u_tdc/u_FineDelay/wCarryOutputs[398]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[398].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[398].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[397].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.214ns  (logic 11.293ns (79.449%)  route 2.921ns (20.551%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.083 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    14.083    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.214 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[1]
                         net (fo=1, routed)           0.000    14.214    u_tdc/u_FineDelay/wCarryOutputs[397]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[397].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[397].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[392].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.190ns  (logic 11.269ns (79.415%)  route 2.921ns (20.585%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.190 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.190    u_tdc/u_FineDelay/wCarryOutputs[392]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[392].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[392].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.183ns  (logic 11.262ns (79.405%)  route 2.921ns (20.595%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.083 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    14.083    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.183 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[3]
                         net (fo=1, routed)           0.000    14.183    u_tdc/u_FineDelay/wCarryOutputs[399]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[394].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 11.253ns (79.391%)  route 2.921ns (20.609%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.174 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.174    u_tdc/u_FineDelay/wCarryOutputs[394]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[394].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[394].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[393].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.114ns  (logic 11.193ns (79.304%)  route 2.921ns (20.696%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.114 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[1]
                         net (fo=1, routed)           0.000    14.114    u_tdc/u_FineDelay/wCarryOutputs[393]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[393].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[393].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[388].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.090ns  (logic 11.169ns (79.269%)  route 2.921ns (20.731%))
  Logic Levels:           99  (CARRY4=98 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.090 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.090    u_tdc/u_FineDelay/wCarryOutputs[388]
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[388].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[388].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[395].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.083ns  (logic 11.162ns (79.258%)  route 2.921ns (20.742%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.983 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.983    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.083 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    14.083    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[395].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[395].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[390].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.074ns  (logic 11.153ns (79.245%)  route 2.921ns (20.755%))
  Logic Levels:           99  (CARRY4=98 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.904     3.771    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.266 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.266    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.366 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.466 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.466    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.566 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.666 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.666    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.766 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.866 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.866    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.966 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.066 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.066    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.166 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.166    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.266 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.266    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.366 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.366    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.466 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.466    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.566 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.566    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.666 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.666    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.766 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.766    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.866 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.866    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.966 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.966    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.066 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.066    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.166 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.166    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.266 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.266    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.366 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.366    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.466 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.466    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.566 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.566    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.666 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.674    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.774 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.774    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.874 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.874    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.974 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.974    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.074 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.074    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.174 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.174    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.274 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.274    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.374 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.374    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.474 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.474    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.574 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.574    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.674 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.674    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.774 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.774    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.874 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.874    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.974 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.974    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.074 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.074    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.174 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.174    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.274 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.274    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.374 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.374    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.474 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.574 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.574    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.674 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.674    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.774 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.774    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.874 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.874    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.974 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.974    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.074 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.174 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.175    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.275 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.275    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.375 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.375    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.475 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.475    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.575 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.575    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.675 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.675    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.775 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.775    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.875 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.875    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.975 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.975    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.075 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.075    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.175 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.175    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.275 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.275    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.375 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.375    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.475 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.475    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.575 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.575    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.675 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.675    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.775 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.775    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.875 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.875    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.975    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.075    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.175    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.275    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.375    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.475    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.575    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.675 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.683    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.783 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.783    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.883 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.883    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.983 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.983    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.083 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.083    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.183 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.183    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.283 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.283    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.383 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.383    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.483 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.483    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.583 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.583    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.683 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.683    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.783 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.783    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.883 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.883    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.983 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.983    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.083 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.083    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.183 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.183    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.283 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.283    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.383 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.483 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.483    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.583 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.583    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.683 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.683    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.783 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.783    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.883 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.883    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.074 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.074    u_tdc/u_FineDelay/wCarryOutputs[390]
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[390].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[390].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.512ns (24.580%)  route 1.571ns (75.420%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.151     2.083 r  u_tdc/u_FineDelay/carry_40/CO[1]
                         net (fo=1, routed)           0.000     2.083    u_tdc/u_FineDelay/wCarryOutputs[1]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.534ns (25.368%)  route 1.571ns (74.632%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.173     2.105 r  u_tdc/u_FineDelay/carry_40/CO[0]
                         net (fo=1, routed)           0.000     2.105    u_tdc/u_FineDelay/wCarryOutputs[0]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[2].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.106ns  (logic 0.535ns (25.404%)  route 1.571ns (74.596%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.174     2.106 r  u_tdc/u_FineDelay/carry_40/CO[2]
                         net (fo=1, routed)           0.000     2.106    u_tdc/u_FineDelay/wCarryOutputs[2]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[2].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[2].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[3].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.541ns (25.616%)  route 1.571ns (74.384%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.112 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.112    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[3].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[3].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.581ns (26.998%)  route 1.571ns (73.002%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.112 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.112    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.152 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.152    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/C

Slack:                    inf
  Source:                 but_startReading
                            (input port)
  Destination:            FSM_onehot_TOP_SM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.401ns (18.621%)  route 1.754ns (81.379%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  but_startReading (IN)
                         net (fo=0)                   0.000     0.000    but_startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.356     0.356 r  but_startReading_IBUF_inst/O
                         net (fo=4, routed)           1.754     2.110    but_startReading_IBUF
    SLICE_X92Y147        LUT4 (Prop_lut4_I1_O)        0.045     2.155 r  FSM_onehot_TOP_SM[3]_i_1/O
                         net (fo=1, routed)           0.000     2.155    FSM_onehot_TOP_SM[3]_i_1_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.586ns (27.167%)  route 1.571ns (72.833%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.112 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.112    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.157 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[1]
                         net (fo=1, routed)           0.000     2.157    u_tdc/u_FineDelay/wCarryOutputs[5]
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/C

Slack:                    inf
  Source:                 but_startReading
                            (input port)
  Destination:            FSM_onehot_TOP_SM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.158ns  (logic 0.404ns (18.734%)  route 1.754ns (81.266%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  but_startReading (IN)
                         net (fo=0)                   0.000     0.000    but_startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.356     0.356 f  but_startReading_IBUF_inst/O
                         net (fo=4, routed)           1.754     2.110    but_startReading_IBUF
    SLICE_X92Y147        LUT3 (Prop_lut3_I0_O)        0.048     2.158 r  FSM_onehot_TOP_SM[4]_i_2/O
                         net (fo=1, routed)           0.000     2.158    FSM_onehot_TOP_SM[4]_i_2_n_0
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.851    -0.452    clk
    SLICE_X92Y147        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.605ns (27.803%)  route 1.571ns (72.197%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.112 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.112    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.176 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[2]
                         net (fo=1, routed)           0.000     2.176    u_tdc/u_FineDelay/wCarryOutputs[6]
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.614ns (28.100%)  route 1.571ns (71.900%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.571     1.932    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.112 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.112    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.185 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[0]
                         net (fo=1, routed)           0.000     2.185    u_tdc/u_FineDelay/wCarryOutputs[4]
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1348, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff/C





