{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:20:15 2009 " "Info: Processing started: Thu May 14 22:20:15 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Info: Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_tx.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_speed_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_speed_select " "Info: Found entity 1: uart_speed_select" {  } { { "uart_speed_select.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_speed_select.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Info: Found entity 1: uart_ctrl" {  } { { "uart_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_ctrl.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_test " "Info: Found entity 1: sdr_test" {  } { { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Info: Found entity 1: sdram_cmd" {  } { { "sdram_cmd.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_cmd.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info: Found entity 1: sdram_ctrl" {  } { { "sdram_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_ctrl.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Info: Found entity 1: sdram_top" {  } { { "sdram_top.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_top.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Info: Found entity 1: sdram_wr_data" {  } { { "sdram_wr_data.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_wr_data.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Info: Found entity 1: sys_ctrl" {  } { { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PLL_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_ctrl " "Info: Found entity 1: PLL_ctrl" {  } { { "PLL_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/PLL_ctrl.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Info: Found entity 1: wrfifo" {  } { { "wrfifo.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/wrfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdfifo_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdfifo_ctrl " "Info: Found entity 1: sdfifo_ctrl" {  } { { "sdfifo_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdfifo_ctrl.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Info: Found entity 1: rdfifo" {  } { { "rdfifo.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/rdfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datagene.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datagene.v" { { "Info" "ISGN_ENTITY_NAME" "1 datagene " "Info: Found entity 1: datagene" {  } { { "datagene.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/datagene.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdr_test " "Info: Elaborating entity \"sdr_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:uut_sysctrl " "Info: Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:uut_sysctrl\"" {  } { { "sdr_test.v" "uut_sysctrl" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_ctrl sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl " "Info: Elaborating entity \"PLL_ctrl\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\"" {  } { { "sys_ctrl.v" "uut_PLL_ctrl" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "PLL_ctrl.v" "altpll_component" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/PLL_ctrl.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "PLL_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/PLL_ctrl.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component " "Info: Instantiated megafunction \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 3000 " "Info: Parameter \"clk0_phase_shift\" = \"3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Info: Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_divide_by 1 " "Info: Parameter \"extclk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_duty_cycle 50 " "Info: Parameter \"extclk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_multiply_by 4 " "Info: Parameter \"extclk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_phase_shift 2000 " "Info: Parameter \"extclk0_phase_shift\" = \"2000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_ctrl " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_ctrl\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_USED " "Info: Parameter \"port_extclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "PLL_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/PLL_ctrl.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:uut_sdramtop " "Info: Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:uut_sdramtop\"" {  } { { "sdr_test.v" "uut_sdramtop" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:uut_sdramtop\|sdram_ctrl:module_001 " "Info: Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\"" {  } { { "sdram_top.v" "module_001" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_top.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(215) " "Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(215): all case item expressions in this case statement are onehot" {  } { { "sdram_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_ctrl.v" 215 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:uut_sdramtop\|sdram_cmd:module_002 " "Info: Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_cmd:module_002\"" {  } { { "sdram_top.v" "module_002" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_top.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_top:uut_sdramtop\|sdram_wr_data:module_003 " "Info: Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_wr_data:module_003\"" {  } { { "sdram_top.v" "module_003" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_top.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdfifo_ctrl sdfifo_ctrl:uut_sdffifoctrl " "Info: Elaborating entity \"sdfifo_ctrl\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\"" {  } { { "sdr_test.v" "uut_sdffifoctrl" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo " "Info: Elaborating entity \"wrfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\"" {  } { { "sdfifo_ctrl.v" "uut_wrfifo" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdfifo_ctrl.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "dcfifo_component" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/wrfifo.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/wrfifo.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized TRUE " "Info: Parameter \"clocks_are_synchronized\" = \"TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wrfifo.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/wrfifo.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o2l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_o2l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o2l1 " "Info: Found entity 1: dcfifo_o2l1" {  } { { "db/dcfifo_o2l1.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/dcfifo_o2l1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o2l1 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated " "Info: Elaborating entity \"dcfifo_o2l1\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_sync_fifo_0fm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_0fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sync_fifo_0fm " "Info: Found entity 1: alt_sync_fifo_0fm" {  } { { "db/alt_sync_fifo_0fm.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/alt_sync_fifo_0fm.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_sync_fifo_0fm sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo " "Info: Elaborating entity \"alt_sync_fifo_0fm\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\"" {  } { { "db/dcfifo_o2l1.tdf" "sync_fifo" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/dcfifo_o2l1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_6o31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_6o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_6o31 " "Info: Found entity 1: dpram_6o31" {  } { { "db/dpram_6o31.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/dpram_6o31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_6o31 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|dpram_6o31:dpram4 " "Info: Elaborating entity \"dpram_6o31\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|dpram_6o31:dpram4\"" {  } { { "db/alt_sync_fifo_0fm.tdf" "dpram4" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/alt_sync_fifo_0fm.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1lh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lh1 " "Info: Found entity 1: altsyncram_1lh1" {  } { { "db/altsyncram_1lh1.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/altsyncram_1lh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lh1 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|dpram_6o31:dpram4\|altsyncram_1lh1:altsyncram7 " "Info: Elaborating entity \"altsyncram_1lh1\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|dpram_6o31:dpram4\|altsyncram_1lh1:altsyncram7\"" {  } { { "db/dpram_6o31.tdf" "altsyncram7" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/dpram_6o31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_se8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_se8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_se8 " "Info: Found entity 1: add_sub_se8" {  } { { "db/add_sub_se8.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/add_sub_se8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_se8 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|add_sub_se8:add_sub2 " "Info: Elaborating entity \"add_sub_se8\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|add_sub_se8:add_sub2\"" {  } { { "db/alt_sync_fifo_0fm.tdf" "add_sub2" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/alt_sync_fifo_0fm.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_918.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_918.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_918 " "Info: Found entity 1: add_sub_918" {  } { { "db/add_sub_918.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/add_sub_918.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_918 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|add_sub_918:add_sub3 " "Info: Elaborating entity \"add_sub_918\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|add_sub_918:add_sub3\"" {  } { { "db/alt_sync_fifo_0fm.tdf" "add_sub3" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/alt_sync_fifo_0fm.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kua.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kua " "Info: Found entity 1: cntr_kua" {  } { { "db/cntr_kua.tdf" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/cntr_kua.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kua sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|cntr_kua:cntr1 " "Info: Elaborating entity \"cntr_kua\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_o2l1:auto_generated\|alt_sync_fifo_0fm:sync_fifo\|cntr_kua:cntr1\"" {  } { { "db/alt_sync_fifo_0fm.tdf" "cntr1" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/db/alt_sync_fifo_0fm.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo " "Info: Elaborating entity \"rdfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\"" {  } { { "sdfifo_ctrl.v" "uut_rdfifo" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdfifo_ctrl.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datagene datagene:uut_datagene " "Info: Elaborating entity \"datagene\" for hierarchy \"datagene:uut_datagene\"" {  } { { "sdr_test.v" "uut_datagene" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uut_uartctrl " "Info: Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uut_uartctrl\"" {  } { { "sdr_test.v" "uut_uartctrl" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_ctrl:uut_uartctrl\|uart_tx:uut_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"uart_ctrl:uut_uartctrl\|uart_tx:uut_tx\"" {  } { { "uart_ctrl.v" "uut_tx" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_ctrl.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_speed_select uart_ctrl:uut_uartctrl\|uart_speed_select:uut_ss " "Info: Elaborating entity \"uart_speed_select\" for hierarchy \"uart_ctrl:uut_uartctrl\|uart_speed_select:uut_ss\"" {  } { { "uart_ctrl.v" "uut_ss" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_ctrl.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "116 " "Info: Ignored 116 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "116 " "Info: Ignored 116 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram_cmd.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_cmd.v" 62 -1 0 } } { "uart_tx.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_tx.v" 66 -1 0 } } { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 46 -1 0 } } { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 38 -1 0 } } { "uart_tx.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/uart_tx.v" 45 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~40 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~41 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~41\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~42 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~43 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|work_state_r~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~29 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~30 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~31 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~32 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~33 " "Info: Register \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|init_state_r~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "581 " "Info: Implemented 581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "493 " "Info: Implemented 493 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:20:27 2009 " "Info: Processing ended: Thu May 14 22:20:27 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:20:28 2009 " "Info: Processing started: Thu May 14 22:20:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdr_test EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"sdr_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 1 1 27 3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 27 degrees (3000 ps) for sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 4 1 72 2000 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 72 degrees (2000 ps) for sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "d:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "PLL_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/PLL_ctrl.v" 103 0 0 } } { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 78 0 0 } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 96 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 55 " "Warning: No exact pin location assignment(s) for 16 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[0\] " "Info: Pin rdf_dout\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[0] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[1\] " "Info: Pin rdf_dout\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[1] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[2\] " "Info: Pin rdf_dout\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[2] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[3\] " "Info: Pin rdf_dout\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[3] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[4\] " "Info: Pin rdf_dout\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[4] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[5\] " "Info: Pin rdf_dout\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[5] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[6\] " "Info: Pin rdf_dout\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[6] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[7\] " "Info: Pin rdf_dout\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[7] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[8\] " "Info: Pin rdf_dout\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[8] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[9\] " "Info: Pin rdf_dout\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[9] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[10\] " "Info: Pin rdf_dout\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[10] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[11\] " "Info: Pin rdf_dout\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[11] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[12\] " "Info: Pin rdf_dout\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[12] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[13\] " "Info: Pin rdf_dout\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[13] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[14\] " "Info: Pin rdf_dout\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[14] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_dout\[15\] " "Info: Pin rdf_dout\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rdf_dout[15] } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 56 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdf_dout[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ISTA_SDC_FOUND" "sdr_test.sdc " "Info: Reading SDC File: 'sdr_test.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -phase 27.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -phase 27.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase 72.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|extclk\[0\]\} " "Info: create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase 72.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|extclk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Info: Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   SYS_25MCLK " "Info:   40.000   SYS_25MCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 " "Info:   40.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 " "Info:   10.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 " "Info:   10.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "clk " "Info: Promoted signal \"clk\" to use global clock" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 27 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { clk } } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 " "Info: Promoted signal \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 96 0 0 } } { "altpll.tdf" "" { Text "d:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 592 3 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 96 0 0 } } { "altpll.tdf" "" { Text "d:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 592 3 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 0}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sys_ctrl:uut_sysctrl\|sysrst_nr2 Global clock " "Info: Automatically promoted some destinations of signal \"sys_ctrl:uut_sysctrl\|sysrst_nr2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sys_r_wn " "Info: Destination \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sys_r_wn\" may be non-global or may not use global clock" {  } { { "sdram_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdram_ctrl.v" 134 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 65 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst_n Global clock " "Info: Automatically promoted some destinations of signal \"rst_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sys_ctrl:uut_sysctrl\|sysrst_nr0 " "Info: Destination \"sys_ctrl:uut_sysctrl\|sysrst_nr0\" may be non-global or may not use global clock" {  } { { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 54 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 28 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Info: Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { rst_n } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_ctrl:uut_sysctrl\|sysrst_nr0 Global clock " "Info: Automatically promoted signal \"sys_ctrl:uut_sysctrl\|sysrst_nr0\" to use Global clock" {  } { { "sys_ctrl.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sys_ctrl.v" 54 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 1 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 19 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "16 1384 " "Info: 16 (of 1384) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dlink " "Info: Following pins have the same output enable: sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dlink" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[0] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[2] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[4] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[6] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[8] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[10] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[12] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[14] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[1] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[3] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[5] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[7] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[9] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[11] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[13] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sdram_data\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin sdram_data\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { sdram_data[15] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "sdr_test.v" "" { Text "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.v" 41 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.fit.smsg " "Info: Generated suppressed messages file E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/sdr_test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.2 2 2 " "Info: Parallel compilation was enabled and used an average of 1.2 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "22 2 s " "Info: 22% of process time was spent using 2 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "78 1  " "Info: 78% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:20:47 2009 " "Info: Processing ended: Thu May 14 22:20:47 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:20:48 2009 " "Info: Processing started: Thu May 14 22:20:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:20:51 2009 " "Info: Processing ended: Thu May 14 22:20:51 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:20:53 2009 " "Info: Processing started: Thu May 14 22:20:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdr_test -c sdr_test " "Info: Command: quartus_sta sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "ISTA_SDC_FOUND" "sdr_test.sdc " "Info: Reading SDC File: 'sdr_test.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -phase 27.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -phase 27.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase 72.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|extclk\[0\]\} " "Info: create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase 72.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|pll\|extclk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.297 " "Info: Worst-case setup slack is -2.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297        -2.655 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0  " "Info:    -2.297        -2.655 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1  " "Info:     0.323         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.371         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0  " "Info:     2.371         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.087         0.000 SYS_25MCLK  " "Info:    39.087         0.000 SYS_25MCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.808 " "Info: Worst-case hold slack is 0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1  " "Info:     0.808         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861         0.000 SYS_25MCLK  " "Info:     0.861         0.000 SYS_25MCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0  " "Info:     1.033         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.278         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0  " "Info:     3.278         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.912 " "Info: Worst-case recovery slack is -1.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912      -154.794 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0  " "Info:    -1.912      -154.794 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.088         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1  " "Info:     5.088         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.858 " "Info: Worst-case removal slack is 4.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.858         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1  " "Info:     4.858         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.858         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0  " "Info:    11.858         0.000 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:20:56 2009 " "Info: Processing ended: Thu May 14 22:20:56 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:20:57 2009 " "Info: Processing started: Thu May 14 22:20:57 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "sdr_test.vo sdr_test_v.sdo E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/simulation/modelsim/ simulation " "Info: Generated files \"sdr_test.vo\" and \"sdr_test_v.sdo\" in directory \"E:/VGA_SD_photos/sdram_verilog/verilog/sdram_mdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:21:00 2009 " "Info: Processing ended: Thu May 14 22:21:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
