//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Dec 01 03:13:13 2012 (1354331593)
// Driver 
//

.version 3.0
.target sm_30, texmode_independent
.address_size 32

.const .align 1 .b8 $str[31] = {99, 97, 110, 110, 111, 116, 32, 114, 101, 97, 100, 32, 95, 95, 119, 114, 105, 116, 101, 95, 111, 110, 108, 121, 32, 105, 109, 97, 103, 101, 0};
.const .align 1 .b8 $str1[31] = {99, 97, 110, 110, 111, 116, 32, 119, 114, 105, 116, 101, 32, 95, 95, 114, 101, 97, 100, 95, 111, 110, 108, 121, 32, 105, 109, 97, 103, 101, 0};
.visible .const .align 4 .u32 mulint = -1;
.visible .const .align 4 .f32 depth_cutoff = 0f3E6147AE;
.visible .global .samplerref sam = { addr_mode_0 = clamp_to_edge, addr_mode_1 = clamp_to_edge, addr_mode_2 = clamp_to_edge, filter_mode = nearest, force_unnormalized_coords = 1 };

.entry part1_new(
	.param .u32 .ptr .global .align 16 part1_new_param_0,
	.param .u32 .ptr .global .align 16 part1_new_param_1,
	.param .u32 .ptr .global .align 16 part1_new_param_2,
	.param .u32 .ptr .global .align 16 part1_new_param_3,
	.param .u32 .ptr .global .align 4 part1_new_param_4,
	.param .u32 .ptr .global .align 4 part1_new_param_5
)
{
	.reg .f32 	%f<115>;
	.reg .pred 	%p<29>;
	.reg .s32 	%r<59>;


	// inline asm
	mov.u32 	%r23, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r24, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r25, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %tid.x;
	// inline asm
	add.s32 	%r31, %r26, %r23;
	mad.lo.s32 	%r32, %r25, %r24, %r31;
	cvt.rn.f32.u32 	%f1, %r32;
	// inline asm
	mov.u32 	%r27, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r28, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r29, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r30, %tid.y;
	// inline asm
	add.s32 	%r33, %r30, %r27;
	mad.lo.s32 	%r34, %r29, %r28, %r33;
	cvt.rn.f32.u32 	%f2, %r34;
	mov.f32 	%f3, 0f44480000;
	setp.ltu.f32 	%p1, %f1, 0f44480000;
	mov.f32 	%f4, 0f44160000;
	setp.ltu.f32 	%p2, %f2, 0f44160000;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_14;

	cvt.rzi.s32.f32 	%r36, %f2;
	cvt.rzi.s32.f32 	%r37, %f1;
	mad.lo.s32 	%r38, %r36, 800, %r37;
	shl.b32 	%r39, %r38, 2;
	ld.param.u32 	%r56, [part1_new_param_5];
	add.s32 	%r3, %r56, %r39;
	mov.u32 	%r57, 100;
	ld.param.u32 	%r58, [part1_new_param_1];

BB0_2:
	ld.global.v4.f32 	{%f107, %f108, %f109, %f110}, [%r58+16];
	ld.global.v4.f32 	{%f111, %f112, %f113, %f114}, [%r58+32];
	ld.global.v4.f32 	{%f103, %f104, %f105, %f106}, [%r58];
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f20, 0.5, -0.5, %f104; 
	add.f32 	%f20, %f20, %f104; 
	cvt.rzi.f32.f32 	%f20, %f20; 
	abs.f32 	tmp1, %f104; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f20, %f104, %f20, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f104; 
	selp.f32 	%f20, tmp2, %f20, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r6, %f20;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f22, 0.5, -0.5, %f108; 
	add.f32 	%f22, %f22, %f108; 
	cvt.rzi.f32.f32 	%f22, %f22; 
	abs.f32 	tmp1, %f108; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f22, %f108, %f22, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f108; 
	selp.f32 	%f22, tmp2, %f22, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r7, %f22;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f24, 0.5, -0.5, %f112; 
	add.f32 	%f24, %f24, %f112; 
	cvt.rzi.f32.f32 	%f24, %f24; 
	abs.f32 	tmp1, %f112; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f24, %f112, %f24, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f112; 
	selp.f32 	%f24, tmp2, %f24, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r8, %f24;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f26, 0.5, -0.5, %f103; 
	add.f32 	%f26, %f26, %f103; 
	cvt.rzi.f32.f32 	%f26, %f26; 
	abs.f32 	tmp1, %f103; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f26, %f103, %f26, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f103; 
	selp.f32 	%f26, tmp2, %f26, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r9, %f26;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f28, 0.5, -0.5, %f107; 
	add.f32 	%f28, %f28, %f107; 
	cvt.rzi.f32.f32 	%f28, %f28; 
	abs.f32 	tmp1, %f107; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f28, %f107, %f28, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f107; 
	selp.f32 	%f28, tmp2, %f28, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r10, %f28;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f30, 0.5, -0.5, %f111; 
	add.f32 	%f30, %f30, %f111; 
	cvt.rzi.f32.f32 	%f30, %f30; 
	abs.f32 	tmp1, %f111; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f30, %f111, %f30, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f111; 
	selp.f32 	%f30, tmp2, %f30, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r11, %f30;
	cvt.rn.f32.s32 	%f5, %r6;
	cvt.rn.f32.s32 	%f6, %r7;
	cvt.rn.f32.s32 	%f7, %r8;
	min.f32 	%f32, %f5, %f6;
	min.f32 	%f33, %f32, %f7;
	cvt.rzi.s32.f32 	%r40, %f33;
	max.f32 	%f34, %f5, %f6;
	max.f32 	%f35, %f34, %f7;
	cvt.rzi.s32.f32 	%r12, %f35;
	cvt.rn.f32.s32 	%f8, %r9;
	cvt.rn.f32.s32 	%f9, %r10;
	cvt.rn.f32.s32 	%f10, %r11;
	min.f32 	%f36, %f8, %f9;
	min.f32 	%f37, %f36, %f10;
	cvt.rzi.s32.f32 	%r13, %f37;
	max.f32 	%f38, %f8, %f9;
	max.f32 	%f39, %f38, %f10;
	cvt.rzi.s32.f32 	%r14, %f39;
	cvt.rn.f32.s32 	%f11, %r40;
	setp.ltu.f32 	%p4, %f11, 0f00000000;
	setp.geu.f32 	%p5, %f11, %f4;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	BB0_13;

	cvt.rn.f32.s32 	%f12, %r12;
	setp.ltu.f32 	%p7, %f12, 0f00000000;
	setp.geu.f32 	%p8, %f12, %f4;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	BB0_13;

	cvt.rn.f32.s32 	%f13, %r13;
	setp.ltu.f32 	%p10, %f13, 0f00000000;
	setp.geu.f32 	%p11, %f13, %f3;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB0_13;

	cvt.rn.f32.s32 	%f14, %r14;
	setp.ltu.f32 	%p13, %f14, 0f00000000;
	setp.geu.f32 	%p14, %f14, %f3;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB0_13;

	setp.ltu.f32 	%p16, %f1, %f13;
	setp.geu.f32 	%p17, %f1, %f14;
	or.pred  	%p18, %p17, %p16;
	@%p18 bra 	BB0_13;

	setp.ltu.f32 	%p19, %f2, %f11;
	setp.geu.f32 	%p20, %f2, %f12;
	or.pred  	%p21, %p20, %p19;
	@%p21 bra 	BB0_13;

	mul.f32 	%f46, %f9, %f2;
	mul.f32 	%f47, %f1, %f6;
	neg.f32 	%f48, %f1;
	fma.rn.f32 	%f49, %f48, %f6, %f46;
	mul.lo.s32 	%r15, %r10, %r8;
	mul.lo.s32 	%r16, %r11, %r7;
	sub.s32 	%r41, %r16, %r15;
	cvt.rn.f32.s32 	%f50, %r41;
	add.f32 	%f51, %f49, %f50;
	mul.f32 	%f52, %f10, %f2;
	mul.f32 	%f53, %f1, %f7;
	neg.f32 	%f54, %f10;
	fma.rn.f32 	%f55, %f54, %f2, %f53;
	add.f32 	%f56, %f51, %f55;
	div.full.f32 	%f41, %f56, 0f40000000;
	// inline asm
	abs.f32 	%f40, %f41;
	// inline asm
	mul.f32 	%f57, %f8, %f2;
	mul.f32 	%f58, %f1, %f5;
	neg.f32 	%f59, %f8;
	fma.rn.f32 	%f60, %f59, %f2, %f58;
	fma.rn.f32 	%f61, %f48, %f7, %f52;
	add.f32 	%f62, %f60, %f61;
	mul.lo.s32 	%r42, %r11, %r6;
	mul.lo.s32 	%r43, %r9, %r8;
	sub.s32 	%r44, %r43, %r42;
	cvt.rn.f32.s32 	%f63, %r44;
	add.f32 	%f64, %f62, %f63;
	div.full.f32 	%f43, %f64, 0f40000000;
	// inline asm
	abs.f32 	%f42, %f43;
	// inline asm
	add.f32 	%f65, %f40, %f42;
	mul.lo.s32 	%r45, %r9, %r7;
	mul.lo.s32 	%r46, %r10, %r6;
	sub.s32 	%r47, %r46, %r45;
	cvt.rn.f32.s32 	%f66, %r47;
	neg.f32 	%f67, %f9;
	fma.rn.f32 	%f68, %f67, %f2, %f47;
	add.f32 	%f69, %f66, %f68;
	fma.rn.f32 	%f70, %f48, %f5, %f57;
	add.f32 	%f71, %f69, %f70;
	div.full.f32 	%f45, %f71, 0f40000000;
	// inline asm
	abs.f32 	%f44, %f45;
	// inline asm
	add.f32 	%f72, %f65, %f44;
	add.f32 	%f74, %f106, 0f3A449BA6;
	setp.lt.f32 	%p22, %f72, %f74;
	add.f32 	%f75, %f106, 0fBA449BA6;
	setp.gt.f32 	%p23, %f72, %f75;
	and.pred  	%p24, %p22, %p23;
	@!%p24 bra 	BB0_13;

	sub.s32 	%r17, %r7, %r8;
	sub.s32 	%r48, %r11, %r10;
	mad.lo.s32 	%r49, %r9, %r17, %r15;
	sub.s32 	%r50, %r49, %r16;
	mad.lo.s32 	%r51, %r48, %r6, %r50;
	cvt.rn.f32.s32 	%f18, %r51;
	setp.eq.f32 	%p25, %f18, 0f00000000;
	@%p25 bra 	BB0_13;

	cvt.rn.f32.s32 	%f82, %r17;
	mul.f32 	%f83, %f105, %f82;
	fma.rn.f32 	%f84, %f109, %f7, %f83;
	neg.f32 	%f85, %f113;
	fma.rn.f32 	%f86, %f85, %f6, %f84;
	sub.f32 	%f87, %f113, %f109;
	fma.rn.f32 	%f77, %f87, %f5, %f86;
	// inline asm
	div.approx.f32 	%f76, %f77, %f18;
	// inline asm
	sub.s32 	%r52, %r10, %r11;
	cvt.rn.f32.s32 	%f88, %r52;
	mul.f32 	%f89, %f105, %f88;
	fma.rn.f32 	%f90, %f109, %f10, %f89;
	fma.rn.f32 	%f91, %f85, %f9, %f90;
	fma.rn.f32 	%f92, %f87, %f8, %f91;
	neg.f32 	%f80, %f92;
	// inline asm
	div.approx.f32 	%f79, %f80, %f18;
	// inline asm
	neg.f32 	%f93, %f76;
	fma.rn.f32 	%f94, %f93, %f8, %f105;
	neg.f32 	%f95, %f79;
	fma.rn.f32 	%f96, %f95, %f5, %f94;
	mul.f32 	%f97, %f79, %f2;
	fma.rn.f32 	%f98, %f76, %f1, %f97;
	add.f32 	%f19, %f98, %f96;
	ld.const.f32 	%f99, [depth_cutoff];
	setp.lt.f32 	%p26, %f19, %f99;
	@%p26 bra 	BB0_13;

	ld.const.u32 	%r53, [mulint];
	cvt.rn.f32.u32 	%f102, %r53;
	mul.f32 	%f101, %f19, %f102;
	// inline asm
	cvt.rmi.f32.f32 	%f100, %f101;
	// inline asm
	cvt.rzi.u32.f32 	%r18, %f100;
	ld.global.u32 	%r54, [%r3];
	setp.ge.u32 	%p27, %r18, %r54;
	@%p27 bra 	BB0_13;

	st.global.u32 	[%r3], %r18;

BB0_13:
	add.s32 	%r58, %r58, 48;
	add.s32 	%r57, %r57, -1;
	setp.ne.s32 	%p28, %r57, 0;
	@%p28 bra 	BB0_2;

BB0_14:
	ret;
}

.entry part2(
	.param .u32 .ptr .global .align 16 part2_param_0,
	.param .u32 .ptr .global .align 4 part2_param_1,
	.param .u32 .ptr .global .align 4 part2_param_2,
	.param .u32 .ptr .global .align 16 part2_param_3,
	.param .u32 .ptr .global .align 16 part2_param_4,
	.param .u32 .ptr .global .align 16 part2_param_5,
	.param .u32 .ptr .global .align 16 part2_param_6,
	.param .surfref part2_param_7,
	.param .texref part2_param_8,
	.param .texref part2_param_9,
	.param .texref part2_param_10,
	.param .texref part2_param_11
)
{
	.reg .f32 	%f<748>;
	.reg .s16 	%rs<217>;
	.reg .pred 	%p<201>;
	.reg .s32 	%r<483>;
	.reg .s16 	%rc<145>;


	ld.param.u32 	%r33, [part2_param_1];
	// inline asm
	mov.u32 	%r25, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r26, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r27, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r28, %tid.x;
	// inline asm
	add.s32 	%r34, %r28, %r25;
	mad.lo.s32 	%r3, %r27, %r26, %r34;
	// inline asm
	mov.u32 	%r29, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r32, %tid.y;
	// inline asm
	add.s32 	%r35, %r32, %r29;
	mad.lo.s32 	%r4, %r31, %r30, %r35;
	setp.gt.u32 	%p3, %r3, 798;
	setp.gt.u32 	%p4, %r4, 598;
	or.pred  	%p5, %p4, %p3;
	setp.eq.s32 	%p1, %r3, 0;
	or.pred  	%p6, %p5, %p1;
	setp.eq.s32 	%p2, %r4, 0;
	or.pred  	%p7, %p6, %p2;
	mad.lo.s32 	%r36, %r4, 800, %r3;
	shl.b32 	%r37, %r36, 2;
	add.s32 	%r5, %r33, %r37;
	@%p7 bra 	BB1_161;

	shl.b32 	%r42, %r36, 4;
	ld.param.u32 	%r475, [part2_param_3];
	add.s32 	%r7, %r475, %r42;
	ld.global.v4.f32 	{%f579, %f580, %f581, %f582}, [%r7];
	mov.u32 	%r41, -1;
	// inline asm
	abs.s32 	%r38, %r41;
	// inline asm
	// inline asm
	abs.s32 	%r40, %r41;
	// inline asm
	setp.eq.s32 	%p8, %r38, %r40;
	@%p8 bra 	BB1_3;

	mov.f32 	%f739, 0f00000000;
	bra.uni 	BB1_4;

BB1_3:
	mov.f32 	%f28, 0f00000000;
	add.f32 	%f739, %f28, 0f3F800000;
	ld.global.v4.f32 	{%f731, %f732, %f733, %f734}, [%r7+-12816];
	add.f32 	%f744, %f731, %f735;
	add.f32 	%f745, %f732, %f736;
	add.f32 	%f746, %f733, %f737;
	add.f32 	%f747, %f734, %f738;

BB1_4:
	mov.u32 	%r44, 0;
	// inline asm
	abs.s32 	%r43, %r44;
	// inline asm
	// inline asm
	abs.s32 	%r45, %r41;
	// inline asm
	setp.eq.s32 	%p9, %r43, %r45;
	@%p9 bra 	BB1_5;
	bra.uni 	BB1_6;

BB1_5:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f719, %f720, %f721, %f722}, [%r7+-16];
	add.f32 	%f744, %f744, %f719;
	add.f32 	%f745, %f745, %f720;
	add.f32 	%f746, %f746, %f721;
	add.f32 	%f747, %f747, %f722;

BB1_6:
	mov.u32 	%r48, 1;
	// inline asm
	abs.s32 	%r47, %r48;
	// inline asm
	// inline asm
	abs.s32 	%r49, %r41;
	// inline asm
	setp.eq.s32 	%p10, %r47, %r49;
	@%p10 bra 	BB1_7;
	bra.uni 	BB1_8;

BB1_7:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f707, %f708, %f709, %f710}, [%r7+12784];
	add.f32 	%f744, %f744, %f707;
	add.f32 	%f745, %f745, %f708;
	add.f32 	%f746, %f746, %f709;
	add.f32 	%f747, %f747, %f710;

BB1_8:
	// inline asm
	abs.s32 	%r51, %r41;
	// inline asm
	// inline asm
	abs.s32 	%r53, %r44;
	// inline asm
	setp.eq.s32 	%p11, %r51, %r53;
	@%p11 bra 	BB1_9;
	bra.uni 	BB1_10;

BB1_9:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f695, %f696, %f697, %f698}, [%r7+-12800];
	add.f32 	%f744, %f744, %f695;
	add.f32 	%f745, %f745, %f696;
	add.f32 	%f746, %f746, %f697;
	add.f32 	%f747, %f747, %f698;

BB1_10:
	// inline asm
	abs.s32 	%r55, %r44;
	// inline asm
	// inline asm
	abs.s32 	%r57, %r44;
	// inline asm
	setp.eq.s32 	%p12, %r55, %r57;
	@%p12 bra 	BB1_11;
	bra.uni 	BB1_12;

BB1_11:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f683, %f684, %f685, %f686}, [%r7];
	add.f32 	%f744, %f744, %f683;
	add.f32 	%f745, %f745, %f684;
	add.f32 	%f746, %f746, %f685;
	add.f32 	%f747, %f747, %f686;

BB1_12:
	// inline asm
	abs.s32 	%r59, %r48;
	// inline asm
	// inline asm
	abs.s32 	%r61, %r44;
	// inline asm
	setp.eq.s32 	%p13, %r59, %r61;
	@%p13 bra 	BB1_13;
	bra.uni 	BB1_14;

BB1_13:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f671, %f672, %f673, %f674}, [%r7+12800];
	add.f32 	%f744, %f744, %f671;
	add.f32 	%f745, %f745, %f672;
	add.f32 	%f746, %f746, %f673;
	add.f32 	%f747, %f747, %f674;

BB1_14:
	// inline asm
	abs.s32 	%r63, %r41;
	// inline asm
	// inline asm
	abs.s32 	%r65, %r48;
	// inline asm
	setp.eq.s32 	%p14, %r63, %r65;
	@%p14 bra 	BB1_15;
	bra.uni 	BB1_16;

BB1_15:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f659, %f660, %f661, %f662}, [%r7+-12784];
	add.f32 	%f744, %f744, %f659;
	add.f32 	%f745, %f745, %f660;
	add.f32 	%f746, %f746, %f661;
	add.f32 	%f747, %f747, %f662;

BB1_16:
	// inline asm
	abs.s32 	%r67, %r44;
	// inline asm
	// inline asm
	abs.s32 	%r69, %r48;
	// inline asm
	setp.eq.s32 	%p15, %r67, %r69;
	@%p15 bra 	BB1_17;
	bra.uni 	BB1_18;

BB1_17:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f647, %f648, %f649, %f650}, [%r7+16];
	add.f32 	%f744, %f744, %f647;
	add.f32 	%f745, %f745, %f648;
	add.f32 	%f746, %f746, %f649;
	add.f32 	%f747, %f747, %f650;

BB1_18:
	// inline asm
	abs.s32 	%r71, %r48;
	// inline asm
	// inline asm
	abs.s32 	%r73, %r48;
	// inline asm
	setp.eq.s32 	%p16, %r71, %r73;
	@%p16 bra 	BB1_19;
	bra.uni 	BB1_20;

BB1_19:
	add.f32 	%f739, %f739, 0f3F800000;
	ld.global.v4.f32 	{%f635, %f636, %f637, %f638}, [%r7+12816];
	add.f32 	%f744, %f744, %f635;
	add.f32 	%f745, %f745, %f636;
	add.f32 	%f746, %f746, %f637;
	add.f32 	%f747, %f747, %f638;

BB1_20:
	div.rn.f32 	%f591, %f744, %f739;
	div.rn.f32 	%f592, %f745, %f739;
	div.rn.f32 	%f593, %f746, %f739;
	div.rn.f32 	%f594, %f747, %f739;
	// inline asm
	abs.f32 	%f29, %f591;
	// inline asm
	// inline asm
	abs.f32 	%f31, %f592;
	// inline asm
	// inline asm
	abs.f32 	%f33, %f593;
	// inline asm
	// inline asm
	abs.f32 	%f35, %f594;
	// inline asm
	setp.nan.f32 	%p17, %f29, %f31;
	setp.nan.f32 	%p18, %f33, %f33;
	or.pred  	%p19, %p17, %p18;
	setp.nan.f32 	%p20, %f35, %f35;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	BB1_28;

	setp.lt.f32 	%p22, %f29, %f31;
	selp.f32 	%f40, %f31, %f29, %p22;
	setp.lt.f32 	%p23, %f40, %f33;
	selp.f32 	%f41, %f33, %f40, %p23;
	setp.lt.f32 	%p24, %f41, %f35;
	selp.f32 	%f23, %f35, %f41, %p24;
	setp.eq.f32 	%p25, %f23, 0f00000000;
	@%p25 bra 	BB1_27;

	mov.f32 	%f24, 0f7F800000;
	setp.eq.f32 	%p26, %f23, 0f7F800000;
	@%p26 bra 	BB1_26;

	div.full.f32 	%f44, %f29, %f23;
	mul.rn.f32 	%f45, %f44, %f44;
	div.full.f32 	%f46, %f31, %f23;
	mul.rn.f32 	%f47, %f46, %f46;
	add.f32 	%f48, %f45, %f47;
	div.full.f32 	%f49, %f33, %f23;
	mul.rn.f32 	%f50, %f49, %f49;
	add.f32 	%f51, %f48, %f50;
	div.full.f32 	%f52, %f35, %f23;
	mul.rn.f32 	%f53, %f52, %f52;
	add.f32 	%f43, %f51, %f53;
	// inline asm
	sqrt.rn.f32 	%f42, %f43;
	// inline asm
	mul.rn.f32 	%f26, %f42, %f23;
	setp.eq.f32 	%p27, %f26, 0f7F800000;
	setp.eq.f32 	%p28, %f26, 0fFF800000;
	or.pred  	%p29, %p27, %p28;
	@%p29 bra 	BB1_25;

	div.rn.f32 	%f740, %f591, %f26;
	div.rn.f32 	%f741, %f592, %f26;
	div.rn.f32 	%f742, %f593, %f26;
	div.rn.f32 	%f743, %f594, %f26;
	bra.uni 	BB1_29;

BB1_25:
	div.rn.f32 	%f599, %f591, %f42;
	div.rn.f32 	%f600, %f592, %f42;
	div.rn.f32 	%f601, %f593, %f42;
	div.rn.f32 	%f602, %f594, %f42;
	div.rn.f32 	%f740, %f599, %f23;
	div.rn.f32 	%f741, %f600, %f23;
	div.rn.f32 	%f742, %f601, %f23;
	div.rn.f32 	%f743, %f602, %f23;
	bra.uni 	BB1_29;

BB1_26:
	div.rn.f32 	%f740, %f591, %f24;
	div.rn.f32 	%f741, %f592, %f24;
	div.rn.f32 	%f742, %f593, %f24;
	div.rn.f32 	%f743, %f594, %f24;
	bra.uni 	BB1_29;

BB1_27:
	mov.f32 	%f54, 0f00000000;
	mov.f32 	%f740, %f54;
	mov.f32 	%f741, %f54;
	mov.f32 	%f742, %f54;
	mov.f32 	%f743, %f54;
	bra.uni 	BB1_29;

BB1_28:
	mov.f32 	%f55, 0f7FFFFFFF;
	mov.f32 	%f740, %f55;
	mov.f32 	%f741, %f55;
	mov.f32 	%f742, %f55;
	mov.f32 	%f743, %f55;

BB1_29:
	sub.f32 	%f57, %f740, %f579;
	// inline asm
	abs.f32 	%f56, %f57;
	// inline asm
	sub.f32 	%f59, %f741, %f580;
	// inline asm
	abs.f32 	%f58, %f59;
	// inline asm
	add.f32 	%f66, %f56, %f58;
	sub.f32 	%f61, %f742, %f581;
	// inline asm
	abs.f32 	%f60, %f61;
	// inline asm
	add.f32 	%f69, %f66, %f60;
	setp.gt.f32 	%p30, %f69, 0f3F800000;
	ld.volatile.global.v4.f32 	{%f583, %f584, %f585, %f586}, [%r7];
	selp.f32 	%f535, %f740, %f583, %p30;
	selp.f32 	%f536, %f741, %f584, %p30;
	selp.f32 	%f537, %f742, %f585, %p30;
	selp.f32 	%f538, %f743, %f586, %p30;
	ld.global.u32 	%r8, [%r5];
	setp.eq.s32 	%p31, %r8, -1;
	@%p31 bra 	BB1_160;

	ld.param.u32 	%r476, [part2_param_4];
	add.s32 	%r95, %r476, %r42;
	cvt.rn.f32.u32 	%f90, %r3;
	cvt.rn.f32.u32 	%f91, %r4;
	cvt.rn.f32.u32 	%f92, %r8;
	mov.f32 	%f89, 0f00000000;
	sub.f32 	%f531, %f89, %f90;
	sub.f32 	%f532, %f89, %f91;
	sub.f32 	%f533, %f89, %f92;
	sub.f32 	%f534, %f89, %f89;
	mul.rn.f32 	%f94, %f531, %f531;
	mul.rn.f32 	%f96, %f532, %f532;
	add.f32 	%f97, %f94, %f96;
	mul.rn.f32 	%f99, %f533, %f533;
	add.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f102, %f534, %f534;
	add.f32 	%f71, %f100, %f102;
	// inline asm
	rsqrt.approx.f32 	%f70, %f71;
	// inline asm
	mul.rn.f32 	%f103, %f531, %f70;
	mul.rn.f32 	%f104, %f532, %f70;
	mul.rn.f32 	%f105, %f533, %f70;
	mul.rn.f32 	%f106, %f534, %f70;
	mul.rn.f32 	%f108, %f535, %f535;
	mul.rn.f32 	%f110, %f536, %f536;
	add.f32 	%f111, %f108, %f110;
	mul.rn.f32 	%f113, %f537, %f537;
	add.f32 	%f114, %f111, %f113;
	mul.rn.f32 	%f116, %f538, %f538;
	add.f32 	%f73, %f114, %f116;
	// inline asm
	rsqrt.approx.f32 	%f72, %f73;
	// inline asm
	mul.rn.f32 	%f117, %f535, %f72;
	mul.rn.f32 	%f118, %f536, %f72;
	mul.rn.f32 	%f119, %f537, %f72;
	mul.rn.f32 	%f120, %f538, %f72;
	mul.rn.f32 	%f121, %f103, %f117;
	mul.rn.f32 	%f122, %f104, %f118;
	add.f32 	%f123, %f121, %f122;
	mul.rn.f32 	%f124, %f105, %f119;
	add.f32 	%f125, %f123, %f124;
	mul.rn.f32 	%f126, %f106, %f120;
	add.f32 	%f127, %f125, %f126;
	div.full.f32 	%f128, %f127, 0f40000000;
	add.f32 	%f129, %f128, 0f3F000000;
	ld.global.v4.u32 	{%r471, %r472, %r473, %r474}, [%r95];
	cvt.rn.f32.u32 	%f130, %r471;
	ld.const.u32 	%r98, [mulint];
	cvt.rn.f32.u32 	%f131, %r98;
	div.full.f32 	%f132, %f130, %f131;
	// inline asm
	txq.width.b32 %r75, [part2_param_11];
	// inline asm
	cvt.rn.f32.s32 	%f133, %r75;
	mul.f32 	%f86, %f132, %f133;
	cvt.rn.f32.u32 	%f134, %r472;
	div.full.f32 	%f135, %f134, %f131;
	// inline asm
	txq.width.b32 %r76, [part2_param_11];
	// inline asm
	cvt.rn.f32.s32 	%f136, %r76;
	mul.f32 	%f87, %f135, %f136;
	mov.f32 	%f88, 0f3F800000;
	// inline asm
	tex.3d.v4.s32.f32 {%r77, %r78, %r79, %r80}, [part2_param_11, sam, {%f86, %f87, %f88, %f89}];
	// inline asm
	// inline asm
	tex.3d.v4.s32.f32 {%r81, %r82, %r83, %r84}, [part2_param_10, sam, {%f86, %f87, %f88, %f89}];
	// inline asm
	// inline asm
	tex.3d.v4.s32.f32 {%r85, %r86, %r87, %r88}, [part2_param_9, sam, {%f86, %f87, %f88, %f89}];
	// inline asm
	// inline asm
	tex.3d.v4.s32.f32 {%r89, %r90, %r91, %r92}, [part2_param_8, sam, {%f86, %f87, %f88, %f89}];
	// inline asm
	cvt.rn.f32.u32 	%f137, %r77;
	div.full.f32 	%f138, %f137, 0f437F0000;
	cvt.rn.f32.u32 	%f139, %r78;
	div.full.f32 	%f140, %f139, 0f437F0000;
	cvt.rn.f32.u32 	%f141, %r79;
	div.full.f32 	%f142, %f141, 0f437F0000;
	cvt.rn.f32.u32 	%f143, %r81;
	fma.rn.f32 	%f144, %f143, 0f3C23D70A, %f138;
	cvt.rn.f32.u32 	%f145, %r82;
	fma.rn.f32 	%f146, %f145, 0f3C23D70A, %f140;
	cvt.rn.f32.u32 	%f147, %r83;
	fma.rn.f32 	%f148, %f147, 0f3C23D70A, %f142;
	cvt.rn.f32.u32 	%f149, %r85;
	fma.rn.f32 	%f150, %f149, 0f3C23D70A, %f144;
	cvt.rn.f32.u32 	%f151, %r86;
	fma.rn.f32 	%f152, %f151, 0f3C23D70A, %f146;
	cvt.rn.f32.u32 	%f153, %r87;
	fma.rn.f32 	%f154, %f153, 0f3C23D70A, %f148;
	cvt.rn.f32.u32 	%f155, %r89;
	fma.rn.f32 	%f156, %f155, 0f3C23D70A, %f150;
	cvt.rn.f32.u32 	%f157, %r90;
	fma.rn.f32 	%f158, %f157, 0f3C23D70A, %f152;
	cvt.rn.f32.u32 	%f159, %r91;
	fma.rn.f32 	%f160, %f159, 0f3C23D70A, %f154;
	mul.f32 	%f519, %f156, %f129;
	mul.f32 	%f520, %f158, %f129;
	mul.f32 	%f521, %f160, %f129;
	mul.f32 	%f522, %f161, %f129;
	// inline asm
	suq.channel_order.b32 %r93, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p32, %r93, 4275;
	@%p32 bra 	BB1_34;

	add.s32 	%r102, %r93, -4272;
	setp.lt.u32 	%p36, %r102, 2;
	@%p36 bra 	BB1_39;

	add.s32 	%r103, %r93, -4274;
	setp.lt.u32 	%p37, %r103, 2;
	@%p37 bra 	BB1_33;
	bra.uni 	BB1_40;

BB1_33:
	mov.u32 	%r106, 2;
	mov.u32 	%r479, %r106;
	bra.uni 	BB1_41;

BB1_34:
	setp.eq.s32 	%p33, %r93, 4276;
	@%p33 bra 	BB1_38;

	add.s32 	%r100, %r93, -4280;
	setp.lt.u32 	%p34, %r100, 2;
	@%p34 bra 	BB1_39;

	add.s32 	%r101, %r93, -4277;
	setp.gt.u32 	%p35, %r101, 2;
	@%p35 bra 	BB1_40;

	mov.u32 	%r104, 4;
	mov.u32 	%r479, %r104;
	bra.uni 	BB1_41;

BB1_38:
	mov.u32 	%r105, 3;
	mov.u32 	%r479, %r105;
	bra.uni 	BB1_41;

BB1_39:
	mov.u32 	%r479, %r48;
	bra.uni 	BB1_41;

BB1_40:
	mov.u32 	%r479, %r44;

BB1_41:
	mov.u32 	%r477, %r479;
	mov.u32 	%r478, %r477;
	// inline asm
	suq.channel_data_type.b32 %r109, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p38, %r109, 4311;
	@%p38 bra 	BB1_52;

	setp.gt.s32 	%p43, %r109, 4306;
	@%p43 bra 	BB1_46;

	setp.eq.s32 	%p49, %r109, 4304;
	@%p49 bra 	BB1_60;

	setp.eq.s32 	%p50, %r109, 4305;
	@%p50 bra 	BB1_59;

	setp.eq.s32 	%p51, %r109, 4306;
	@%p51 bra 	BB1_60;
	bra.uni 	BB1_56;

BB1_46:
	setp.gt.s32 	%p44, %r109, 4309;
	@%p44 bra 	BB1_50;

	setp.eq.s32 	%p47, %r109, 4307;
	@%p47 bra 	BB1_59;

	add.s32 	%r119, %r109, -4308;
	setp.lt.u32 	%p48, %r119, 2;
	@%p48 bra 	BB1_49;
	bra.uni 	BB1_56;

BB1_49:
	setp.eq.s32 	%p53, %r478, 3;
	selp.b32 	%r478, 2, 0, %p53;
	bra.uni 	BB1_60;

BB1_50:
	setp.eq.s32 	%p45, %r109, 4310;
	@%p45 bra 	BB1_57;

	setp.eq.s32 	%p46, %r109, 4311;
	@%p46 bra 	BB1_60;
	bra.uni 	BB1_56;

BB1_52:
	add.s32 	%r112, %r109, -4312;
	setp.gt.u32 	%p39, %r112, 6;
	@%p39 bra 	BB1_56;

	shl.b32 	%r114, %r48, %r112;
	and.b32  	%r115, %r114, 41;
	setp.ne.s32 	%p40, %r115, 0;
	@%p40 bra 	BB1_59;

	and.b32  	%r118, %r114, 82;
	setp.ne.s32 	%p41, %r118, 0;
	@%p41 bra 	BB1_58;

	setp.eq.s32 	%p42, %r112, 2;
	@%p42 bra 	BB1_60;

BB1_56:
	mov.u32 	%r478, 0;
	bra.uni 	BB1_60;

BB1_57:
	setp.eq.s32 	%p52, %r478, 3;
	selp.b32 	%r478, 4, 0, %p52;
	bra.uni 	BB1_60;

BB1_58:
	shl.b32 	%r478, %r478, 2;
	bra.uni 	BB1_60;

BB1_59:
	shl.b32 	%r478, %r478, 1;

BB1_60:
	mul.lo.s32 	%r16, %r478, %r3;
	setp.gt.s32 	%p54, %r93, 4274;
	@%p54 bra 	BB1_69;

	setp.eq.s32 	%p60, %r93, 4272;
	@%p60 bra 	BB1_134;

	setp.eq.s32 	%p61, %r93, 4273;
	@%p61 bra 	BB1_121;

	setp.eq.s32 	%p62, %r93, 4274;
	@%p62 bra 	BB1_64;
	bra.uni 	BB1_147;

BB1_64:
	mov.u32 	%r197, 0;
	// inline asm
	suq.channel_data_type.b32 %r195, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p84, %r195, 4306;
	@%p84 bra 	BB1_113;

	setp.eq.s32 	%p88, %r195, 4304;
	@%p88 bra 	BB1_120;

	setp.eq.s32 	%p89, %r195, 4305;
	@%p89 bra 	BB1_118;

	setp.eq.s32 	%p90, %r195, 4306;
	@%p90 bra 	BB1_68;
	bra.uni 	BB1_160;

BB1_68:
	mov.f32 	%f299, 0f437F0000;
	mul.rn.f32 	%f296, %f519, %f299;
	mul.rn.f32 	%f297, %f520, %f299;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc45, %f296;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc46, %f297;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r16, %r4}], {%rc45, %rc46};
	// inline asm
	bra.uni 	BB1_160;

BB1_69:
	setp.gt.s32 	%p55, %r93, 4278;
	@%p55 bra 	BB1_77;

	setp.eq.s32 	%p58, %r93, 4275;
	@%p58 bra 	BB1_100;

	setp.eq.s32 	%p59, %r93, 4278;
	@%p59 bra 	BB1_72;
	bra.uni 	BB1_147;

BB1_72:
	mov.u32 	%r149, 0;
	// inline asm
	suq.channel_data_type.b32 %r147, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p70, %r147, 4306;
	@%p70 bra 	BB1_92;

	setp.eq.s32 	%p74, %r147, 4304;
	@%p74 bra 	BB1_99;

	setp.eq.s32 	%p75, %r147, 4305;
	@%p75 bra 	BB1_97;

	setp.eq.s32 	%p76, %r147, 4306;
	@%p76 bra 	BB1_76;
	bra.uni 	BB1_160;

BB1_76:
	mov.f32 	%f249, 0f437F0000;
	mul.rn.f32 	%f244, %f521, %f249;
	mul.rn.f32 	%f245, %f520, %f249;
	mul.rn.f32 	%f246, %f519, %f249;
	mul.rn.f32 	%f247, %f522, %f249;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc25, %f244;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc26, %f245;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc27, %f246;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc28, %f247;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r16, %r4}], {%rc25, %rc26, %rc27, %rc28};
	// inline asm
	bra.uni 	BB1_160;

BB1_77:
	add.s32 	%r121, %r93, -4280;
	setp.lt.u32 	%p56, %r121, 2;
	@%p56 bra 	BB1_134;

	setp.ne.s32 	%p57, %r93, 4279;
	@%p57 bra 	BB1_147;

	mov.u32 	%r124, 0;
	// inline asm
	suq.channel_data_type.b32 %r122, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p63, %r122, 4306;
	@%p63 bra 	BB1_84;

	setp.eq.s32 	%p67, %r122, 4304;
	@%p67 bra 	BB1_91;

	setp.eq.s32 	%p68, %r122, 4305;
	@%p68 bra 	BB1_89;

	setp.eq.s32 	%p69, %r122, 4306;
	@%p69 bra 	BB1_83;
	bra.uni 	BB1_160;

BB1_83:
	mov.f32 	%f205, 0f437F0000;
	mul.rn.f32 	%f200, %f522, %f205;
	mul.rn.f32 	%f201, %f519, %f205;
	mul.rn.f32 	%f202, %f520, %f205;
	mul.rn.f32 	%f203, %f521, %f205;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc9, %f200;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc10, %f201;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc11, %f202;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc12, %f203;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r16, %r4}], {%rc9, %rc10, %rc11, %rc12};
	// inline asm
	bra.uni 	BB1_160;

BB1_84:
	setp.eq.s32 	%p64, %r122, 4307;
	@%p64 bra 	BB1_90;

	setp.eq.s32 	%p65, %r122, 4317;
	@%p65 bra 	BB1_88;

	setp.ne.s32 	%p66, %r122, 4318;
	@%p66 bra 	BB1_160;

	mov.b32 	 %r127, %f522;
	mov.b32 	 %r128, %f519;
	mov.b32 	 %r129, %f520;
	mov.b32 	 %r130, %f521;
	// inline asm
	sust.b.2d.v4.b32.trap [part2_param_7, {%r16, %r4}], {%r127, %r128, %r129, %r130};
	// inline asm
	bra.uni 	BB1_160;

BB1_88:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f522; 
	mov.b16 	%rs1, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f519; 
	mov.b16 	%rs2, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f520; 
	mov.b16 	%rs3, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f521; 
	mov.b16 	%rs4, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs1, %rs2, %rs3, %rs4};
	// inline asm
	bra.uni 	BB1_160;

BB1_89:
	mov.f32 	%f178, 0f46FFFE00;
	mul.rn.f32 	%f173, %f522, %f178;
	mul.rn.f32 	%f174, %f519, %f178;
	mul.rn.f32 	%f175, %f520, %f178;
	mul.rn.f32 	%f176, %f521, %f178;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs9, %f173;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs10, %f174;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs11, %f175;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs12, %f176;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs9, %rs10, %rs11, %rs12};
	// inline asm
	bra.uni 	BB1_160;

BB1_90:
	mov.f32 	%f187, 0f477FFF00;
	mul.rn.f32 	%f182, %f522, %f187;
	mul.rn.f32 	%f183, %f519, %f187;
	mul.rn.f32 	%f184, %f520, %f187;
	mul.rn.f32 	%f185, %f521, %f187;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs17, %f182;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs18, %f183;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs19, %f184;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs20, %f185;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs17, %rs18, %rs19, %rs20};
	// inline asm
	bra.uni 	BB1_160;

BB1_91:
	mov.f32 	%f196, 0f42FE0000;
	mul.rn.f32 	%f191, %f522, %f196;
	mul.rn.f32 	%f192, %f519, %f196;
	mul.rn.f32 	%f193, %f520, %f196;
	mul.rn.f32 	%f194, %f521, %f196;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc1, %f191;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc2, %f192;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc3, %f193;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc4, %f194;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r16, %r4}], {%rc1, %rc2, %rc3, %rc4};
	// inline asm
	bra.uni 	BB1_160;

BB1_92:
	setp.eq.s32 	%p71, %r147, 4307;
	@%p71 bra 	BB1_98;

	setp.eq.s32 	%p72, %r147, 4317;
	@%p72 bra 	BB1_96;

	setp.ne.s32 	%p73, %r147, 4318;
	@%p73 bra 	BB1_160;

	mov.b32 	 %r152, %f521;
	mov.b32 	 %r153, %f520;
	mov.b32 	 %r154, %f519;
	mov.b32 	 %r155, %f522;
	// inline asm
	sust.b.2d.v4.b32.trap [part2_param_7, {%r16, %r4}], {%r152, %r153, %r154, %r155};
	// inline asm
	bra.uni 	BB1_160;

BB1_96:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f521; 
	mov.b16 	%rs25, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f520; 
	mov.b16 	%rs26, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f519; 
	mov.b16 	%rs27, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f522; 
	mov.b16 	%rs28, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs25, %rs26, %rs27, %rs28};
	// inline asm
	bra.uni 	BB1_160;

BB1_97:
	mov.f32 	%f222, 0f46FFFE00;
	mul.rn.f32 	%f217, %f521, %f222;
	mul.rn.f32 	%f218, %f520, %f222;
	mul.rn.f32 	%f219, %f519, %f222;
	mul.rn.f32 	%f220, %f522, %f222;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs33, %f217;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs34, %f218;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs35, %f219;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs36, %f220;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs33, %rs34, %rs35, %rs36};
	// inline asm
	bra.uni 	BB1_160;

BB1_98:
	mov.f32 	%f231, 0f477FFF00;
	mul.rn.f32 	%f226, %f521, %f231;
	mul.rn.f32 	%f227, %f520, %f231;
	mul.rn.f32 	%f228, %f519, %f231;
	mul.rn.f32 	%f229, %f522, %f231;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs41, %f226;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs42, %f227;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs43, %f228;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs44, %f229;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs41, %rs42, %rs43, %rs44};
	// inline asm
	bra.uni 	BB1_160;

BB1_99:
	mov.f32 	%f240, 0f42FE0000;
	mul.rn.f32 	%f235, %f521, %f240;
	mul.rn.f32 	%f236, %f520, %f240;
	mul.rn.f32 	%f237, %f519, %f240;
	mul.rn.f32 	%f238, %f522, %f240;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc17, %f235;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc18, %f236;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc19, %f237;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc20, %f238;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r16, %r4}], {%rc17, %rc18, %rc19, %rc20};
	// inline asm
	bra.uni 	BB1_160;

BB1_100:
	mov.u32 	%r174, 0;
	// inline asm
	suq.channel_data_type.b32 %r172, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p77, %r172, 4306;
	@%p77 bra 	BB1_105;

	setp.eq.s32 	%p81, %r172, 4304;
	@%p81 bra 	BB1_112;

	setp.eq.s32 	%p82, %r172, 4305;
	@%p82 bra 	BB1_110;

	setp.eq.s32 	%p83, %r172, 4306;
	@%p83 bra 	BB1_104;
	bra.uni 	BB1_160;

BB1_104:
	mov.f32 	%f275, 0f437F0000;
	mul.rn.f32 	%f272, %f519, %f275;
	mul.rn.f32 	%f273, %f522, %f275;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc37, %f272;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc38, %f273;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r16, %r4}], {%rc37, %rc38};
	// inline asm
	bra.uni 	BB1_160;

BB1_105:
	setp.eq.s32 	%p78, %r172, 4307;
	@%p78 bra 	BB1_111;

	setp.eq.s32 	%p79, %r172, 4317;
	@%p79 bra 	BB1_109;

	setp.ne.s32 	%p80, %r172, 4318;
	@%p80 bra 	BB1_160;

	mov.b32 	 %r177, %f519;
	mov.b32 	 %r178, %f522;
	// inline asm
	sust.b.2d.v2.b32.trap [part2_param_7, {%r16, %r4}], {%r177, %r178};
	// inline asm
	bra.uni 	BB1_160;

BB1_109:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f519; 
	mov.b16 	%rs49, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f522; 
	mov.b16 	%rs50, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r16, %r4}], {%rs49, %rs50};
	// inline asm
	bra.uni 	BB1_160;

BB1_110:
	mov.f32 	%f260, 0f46FFFE00;
	mul.rn.f32 	%f257, %f519, %f260;
	mul.rn.f32 	%f258, %f522, %f260;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs53, %f257;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs54, %f258;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r16, %r4}], {%rs53, %rs54};
	// inline asm
	bra.uni 	BB1_160;

BB1_111:
	mov.f32 	%f265, 0f477FFF00;
	mul.rn.f32 	%f262, %f519, %f265;
	mul.rn.f32 	%f263, %f522, %f265;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs57, %f262;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs58, %f263;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r16, %r4}], {%rs57, %rs58};
	// inline asm
	bra.uni 	BB1_160;

BB1_112:
	mov.f32 	%f270, 0f42FE0000;
	mul.rn.f32 	%f267, %f519, %f270;
	mul.rn.f32 	%f268, %f522, %f270;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc33, %f267;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc34, %f268;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r16, %r4}], {%rc33, %rc34};
	// inline asm
	bra.uni 	BB1_160;

BB1_113:
	setp.eq.s32 	%p85, %r195, 4307;
	@%p85 bra 	BB1_119;

	setp.eq.s32 	%p86, %r195, 4317;
	@%p86 bra 	BB1_117;

	setp.ne.s32 	%p87, %r195, 4318;
	@%p87 bra 	BB1_160;

	mov.b32 	 %r200, %f519;
	mov.b32 	 %r201, %f520;
	// inline asm
	sust.b.2d.v2.b32.trap [part2_param_7, {%r16, %r4}], {%r200, %r201};
	// inline asm
	bra.uni 	BB1_160;

BB1_117:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f519; 
	mov.b16 	%rs61, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f520; 
	mov.b16 	%rs62, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r16, %r4}], {%rs61, %rs62};
	// inline asm
	bra.uni 	BB1_160;

BB1_118:
	mov.f32 	%f284, 0f46FFFE00;
	mul.rn.f32 	%f281, %f519, %f284;
	mul.rn.f32 	%f282, %f520, %f284;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs65, %f281;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs66, %f282;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r16, %r4}], {%rs65, %rs66};
	// inline asm
	bra.uni 	BB1_160;

BB1_119:
	mov.f32 	%f289, 0f477FFF00;
	mul.rn.f32 	%f286, %f519, %f289;
	mul.rn.f32 	%f287, %f520, %f289;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs69, %f286;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs70, %f287;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r16, %r4}], {%rs69, %rs70};
	// inline asm
	bra.uni 	BB1_160;

BB1_120:
	mov.f32 	%f294, 0f42FE0000;
	mul.rn.f32 	%f291, %f519, %f294;
	mul.rn.f32 	%f292, %f520, %f294;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc41, %f291;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc42, %f292;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r16, %r4}], {%rc41, %rc42};
	// inline asm
	bra.uni 	BB1_160;

BB1_121:
	mov.u32 	%r220, 0;
	// inline asm
	suq.channel_data_type.b32 %r218, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p91, %r218, 4306;
	@%p91 bra 	BB1_126;

	setp.eq.s32 	%p95, %r218, 4304;
	@%p95 bra 	BB1_133;

	setp.eq.s32 	%p96, %r218, 4305;
	@%p96 bra 	BB1_131;

	setp.eq.s32 	%p97, %r218, 4306;
	@%p97 bra 	BB1_125;
	bra.uni 	BB1_160;

BB1_125:
	mov.f32 	%f314, 0f437F0000;
	mul.rn.f32 	%f312, %f522, %f314;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc51, %f312;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r16, %r4}], {%rc51};
	// inline asm
	bra.uni 	BB1_160;

BB1_126:
	setp.eq.s32 	%p92, %r218, 4307;
	@%p92 bra 	BB1_132;

	setp.eq.s32 	%p93, %r218, 4317;
	@%p93 bra 	BB1_130;

	setp.ne.s32 	%p94, %r218, 4318;
	@%p94 bra 	BB1_160;

	mov.b32 	 %r223, %f522;
	// inline asm
	sust.b.2d.b32.trap [part2_param_7, {%r16, %r4}], {%r223};
	// inline asm
	bra.uni 	BB1_160;

BB1_130:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f522; 
	mov.b16 	%rs73, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r16, %r4}], {%rs73};
	// inline asm
	bra.uni 	BB1_160;

BB1_131:
	mov.f32 	%f305, 0f46FFFE00;
	mul.rn.f32 	%f303, %f522, %f305;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs75, %f303;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r16, %r4}], {%rs75};
	// inline asm
	bra.uni 	BB1_160;

BB1_132:
	mov.f32 	%f308, 0f477FFF00;
	mul.rn.f32 	%f306, %f522, %f308;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs77, %f306;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r16, %r4}], {%rs77};
	// inline asm
	bra.uni 	BB1_160;

BB1_133:
	mov.f32 	%f311, 0f42FE0000;
	mul.rn.f32 	%f309, %f522, %f311;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc49, %f309;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r16, %r4}], {%rc49};
	// inline asm
	bra.uni 	BB1_160;

BB1_134:
	mov.u32 	%r242, 0;
	// inline asm
	suq.channel_data_type.b32 %r240, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p98, %r240, 4306;
	@%p98 bra 	BB1_139;

	setp.eq.s32 	%p102, %r240, 4304;
	@%p102 bra 	BB1_146;

	setp.eq.s32 	%p103, %r240, 4305;
	@%p103 bra 	BB1_144;

	setp.eq.s32 	%p104, %r240, 4306;
	@%p104 bra 	BB1_138;
	bra.uni 	BB1_160;

BB1_138:
	mov.f32 	%f328, 0f437F0000;
	mul.rn.f32 	%f326, %f519, %f328;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc55, %f326;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r16, %r4}], {%rc55};
	// inline asm
	bra.uni 	BB1_160;

BB1_139:
	setp.eq.s32 	%p99, %r240, 4307;
	@%p99 bra 	BB1_145;

	setp.eq.s32 	%p100, %r240, 4317;
	@%p100 bra 	BB1_143;

	setp.ne.s32 	%p101, %r240, 4318;
	@%p101 bra 	BB1_160;

	mov.b32 	 %r245, %f519;
	// inline asm
	sust.b.2d.b32.trap [part2_param_7, {%r16, %r4}], {%r245};
	// inline asm
	bra.uni 	BB1_160;

BB1_143:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f519; 
	mov.b16 	%rs79, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r16, %r4}], {%rs79};
	// inline asm
	bra.uni 	BB1_160;

BB1_144:
	mov.f32 	%f319, 0f46FFFE00;
	mul.rn.f32 	%f317, %f519, %f319;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs81, %f317;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r16, %r4}], {%rs81};
	// inline asm
	bra.uni 	BB1_160;

BB1_145:
	mov.f32 	%f322, 0f477FFF00;
	mul.rn.f32 	%f320, %f519, %f322;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs83, %f320;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r16, %r4}], {%rs83};
	// inline asm
	bra.uni 	BB1_160;

BB1_146:
	mov.f32 	%f325, 0f42FE0000;
	mul.rn.f32 	%f323, %f519, %f325;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc53, %f323;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r16, %r4}], {%rc53};
	// inline asm
	bra.uni 	BB1_160;

BB1_147:
	mov.u32 	%r264, 0;
	// inline asm
	suq.channel_data_type.b32 %r262, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p105, %r262, 4306;
	@%p105 bra 	BB1_152;

	setp.eq.s32 	%p109, %r262, 4304;
	@%p109 bra 	BB1_159;

	setp.eq.s32 	%p110, %r262, 4305;
	@%p110 bra 	BB1_157;

	setp.eq.s32 	%p111, %r262, 4306;
	@%p111 bra 	BB1_151;
	bra.uni 	BB1_160;

BB1_151:
	mov.f32 	%f369, 0f437F0000;
	mul.rn.f32 	%f364, %f519, %f369;
	mul.rn.f32 	%f365, %f520, %f369;
	mul.rn.f32 	%f366, %f521, %f369;
	mul.rn.f32 	%f367, %f522, %f369;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc65, %f364;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc66, %f365;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc67, %f366;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc68, %f367;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r16, %r4}], {%rc65, %rc66, %rc67, %rc68};
	// inline asm
	bra.uni 	BB1_160;

BB1_152:
	setp.eq.s32 	%p106, %r262, 4307;
	@%p106 bra 	BB1_158;

	setp.eq.s32 	%p107, %r262, 4317;
	@%p107 bra 	BB1_156;

	setp.ne.s32 	%p108, %r262, 4318;
	@%p108 bra 	BB1_160;

	mov.b32 	 %r267, %f519;
	mov.b32 	 %r268, %f520;
	mov.b32 	 %r269, %f521;
	mov.b32 	 %r270, %f522;
	// inline asm
	sust.b.2d.v4.b32.trap [part2_param_7, {%r16, %r4}], {%r267, %r268, %r269, %r270};
	// inline asm
	bra.uni 	BB1_160;

BB1_156:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f519; 
	mov.b16 	%rs85, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f520; 
	mov.b16 	%rs86, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f521; 
	mov.b16 	%rs87, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f522; 
	mov.b16 	%rs88, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs85, %rs86, %rs87, %rs88};
	// inline asm
	bra.uni 	BB1_160;

BB1_157:
	mov.f32 	%f342, 0f46FFFE00;
	mul.rn.f32 	%f337, %f519, %f342;
	mul.rn.f32 	%f338, %f520, %f342;
	mul.rn.f32 	%f339, %f521, %f342;
	mul.rn.f32 	%f340, %f522, %f342;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs93, %f337;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs94, %f338;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs95, %f339;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs96, %f340;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs93, %rs94, %rs95, %rs96};
	// inline asm
	bra.uni 	BB1_160;

BB1_158:
	mov.f32 	%f351, 0f477FFF00;
	mul.rn.f32 	%f346, %f519, %f351;
	mul.rn.f32 	%f347, %f520, %f351;
	mul.rn.f32 	%f348, %f521, %f351;
	mul.rn.f32 	%f349, %f522, %f351;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs101, %f346;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs102, %f347;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs103, %f348;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs104, %f349;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r16, %r4}], {%rs101, %rs102, %rs103, %rs104};
	// inline asm
	bra.uni 	BB1_160;

BB1_159:
	mov.f32 	%f360, 0f42FE0000;
	mul.rn.f32 	%f355, %f519, %f360;
	mul.rn.f32 	%f356, %f520, %f360;
	mul.rn.f32 	%f357, %f521, %f360;
	mul.rn.f32 	%f358, %f522, %f360;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc57, %f355;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc58, %f356;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc59, %f357;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc60, %f358;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r16, %r4}], {%rc57, %rc58, %rc59, %rc60};
	// inline asm

BB1_160:
	st.global.u32 	[%r5], %r41;
	ret;

BB1_161:
	or.pred  	%p112, %p1, %p2;
	setp.eq.s32 	%p113, %r3, 799;
	or.pred  	%p114, %p112, %p113;
	setp.eq.s32 	%p115, %r4, 599;
	or.pred  	%p116, %p114, %p115;
	setp.lt.u32 	%p117, %r3, 800;
	and.pred  	%p118, %p116, %p117;
	setp.lt.u32 	%p119, %r4, 600;
	and.pred  	%p120, %p118, %p119;
	@%p120 bra 	BB1_163;

	ret;

BB1_163:
	mov.u32 	%r289, 0;
	// inline asm
	suq.channel_order.b32 %r288, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p121, %r288, 4275;
	@%p121 bra 	BB1_167;

	add.s32 	%r292, %r288, -4272;
	setp.lt.u32 	%p125, %r292, 2;
	@%p125 bra 	BB1_172;

	add.s32 	%r293, %r288, -4274;
	setp.lt.u32 	%p126, %r293, 2;
	@%p126 bra 	BB1_166;
	bra.uni 	BB1_173;

BB1_166:
	mov.u32 	%r296, 2;
	mov.u32 	%r482, %r296;
	bra.uni 	BB1_174;

BB1_167:
	setp.eq.s32 	%p122, %r288, 4276;
	@%p122 bra 	BB1_171;

	add.s32 	%r290, %r288, -4280;
	setp.lt.u32 	%p123, %r290, 2;
	@%p123 bra 	BB1_172;

	add.s32 	%r291, %r288, -4277;
	setp.gt.u32 	%p124, %r291, 2;
	@%p124 bra 	BB1_173;

	mov.u32 	%r294, 4;
	mov.u32 	%r482, %r294;
	bra.uni 	BB1_174;

BB1_171:
	mov.u32 	%r295, 3;
	mov.u32 	%r482, %r295;
	bra.uni 	BB1_174;

BB1_172:
	mov.u32 	%r297, 1;
	mov.u32 	%r482, %r297;
	bra.uni 	BB1_174;

BB1_173:
	mov.u32 	%r482, %r289;

BB1_174:
	mov.u32 	%r480, %r482;
	mov.u32 	%r481, %r480;
	// inline asm
	suq.channel_data_type.b32 %r299, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p127, %r299, 4311;
	@%p127 bra 	BB1_185;

	setp.gt.s32 	%p132, %r299, 4306;
	@%p132 bra 	BB1_179;

	setp.eq.s32 	%p138, %r299, 4304;
	@%p138 bra 	BB1_193;

	setp.eq.s32 	%p139, %r299, 4305;
	@%p139 bra 	BB1_192;

	setp.eq.s32 	%p140, %r299, 4306;
	@%p140 bra 	BB1_193;
	bra.uni 	BB1_189;

BB1_179:
	setp.gt.s32 	%p133, %r299, 4309;
	@%p133 bra 	BB1_183;

	setp.eq.s32 	%p136, %r299, 4307;
	@%p136 bra 	BB1_192;

	add.s32 	%r309, %r299, -4308;
	setp.lt.u32 	%p137, %r309, 2;
	@%p137 bra 	BB1_182;
	bra.uni 	BB1_189;

BB1_182:
	setp.eq.s32 	%p142, %r481, 3;
	selp.b32 	%r481, 2, 0, %p142;
	bra.uni 	BB1_193;

BB1_183:
	setp.eq.s32 	%p134, %r299, 4310;
	@%p134 bra 	BB1_190;

	setp.eq.s32 	%p135, %r299, 4311;
	@%p135 bra 	BB1_193;
	bra.uni 	BB1_189;

BB1_185:
	add.s32 	%r302, %r299, -4312;
	setp.gt.u32 	%p128, %r302, 6;
	@%p128 bra 	BB1_189;

	mov.u32 	%r303, 1;
	shl.b32 	%r304, %r303, %r302;
	and.b32  	%r305, %r304, 41;
	setp.ne.s32 	%p129, %r305, 0;
	@%p129 bra 	BB1_192;

	and.b32  	%r308, %r304, 82;
	setp.ne.s32 	%p130, %r308, 0;
	@%p130 bra 	BB1_191;

	setp.eq.s32 	%p131, %r302, 2;
	@%p131 bra 	BB1_193;

BB1_189:
	mov.u32 	%r481, 0;
	bra.uni 	BB1_193;

BB1_190:
	setp.eq.s32 	%p141, %r481, 3;
	selp.b32 	%r481, 4, 0, %p141;
	bra.uni 	BB1_193;

BB1_191:
	shl.b32 	%r481, %r481, 2;
	bra.uni 	BB1_193;

BB1_192:
	shl.b32 	%r481, %r481, 1;

BB1_193:
	mul.lo.s32 	%r24, %r481, %r3;
	setp.gt.s32 	%p143, %r288, 4274;
	@%p143 bra 	BB1_202;

	setp.eq.s32 	%p149, %r288, 4272;
	@%p149 bra 	BB1_267;

	setp.eq.s32 	%p150, %r288, 4273;
	@%p150 bra 	BB1_254;

	setp.eq.s32 	%p151, %r288, 4274;
	@%p151 bra 	BB1_197;
	bra.uni 	BB1_280;

BB1_197:
	mov.u32 	%r384, 0;
	// inline asm
	suq.channel_data_type.b32 %r382, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p173, %r382, 4306;
	@%p173 bra 	BB1_246;

	setp.eq.s32 	%p177, %r382, 4304;
	@%p177 bra 	BB1_253;

	setp.eq.s32 	%p178, %r382, 4305;
	@%p178 bra 	BB1_251;

	setp.eq.s32 	%p179, %r382, 4306;
	@%p179 bra 	BB1_201;
	bra.uni 	BB1_293;

BB1_201:
	mov.f32 	%f463, 0f00000000;
	mov.f32 	%f464, 0f437F0000;
	mul.rn.f32 	%f462, %f463, %f464;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc117, %f462;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc118, %f462;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r24, %r4}], {%rc117, %rc118};
	// inline asm
	bra.uni 	BB1_293;

BB1_202:
	setp.gt.s32 	%p144, %r288, 4278;
	@%p144 bra 	BB1_210;

	setp.eq.s32 	%p147, %r288, 4275;
	@%p147 bra 	BB1_233;

	setp.eq.s32 	%p148, %r288, 4278;
	@%p148 bra 	BB1_205;
	bra.uni 	BB1_280;

BB1_205:
	mov.u32 	%r338, 0;
	// inline asm
	suq.channel_data_type.b32 %r336, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p159, %r336, 4306;
	@%p159 bra 	BB1_225;

	setp.eq.s32 	%p163, %r336, 4304;
	@%p163 bra 	BB1_232;

	setp.eq.s32 	%p164, %r336, 4305;
	@%p164 bra 	BB1_230;

	setp.eq.s32 	%p165, %r336, 4306;
	@%p165 bra 	BB1_209;
	bra.uni 	BB1_293;

BB1_209:
	mov.f32 	%f427, 0f00000000;
	mov.f32 	%f428, 0f437F0000;
	mul.rn.f32 	%f426, %f427, %f428;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc97, %f426;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc98, %f426;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc99, %f426;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc100, %f426;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r24, %r4}], {%rc97, %rc98, %rc99, %rc100};
	// inline asm
	bra.uni 	BB1_293;

BB1_210:
	add.s32 	%r311, %r288, -4280;
	setp.lt.u32 	%p145, %r311, 2;
	@%p145 bra 	BB1_267;

	setp.ne.s32 	%p146, %r288, 4279;
	@%p146 bra 	BB1_280;

	mov.u32 	%r314, 0;
	// inline asm
	suq.channel_data_type.b32 %r312, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p152, %r312, 4306;
	@%p152 bra 	BB1_217;

	setp.eq.s32 	%p156, %r312, 4304;
	@%p156 bra 	BB1_224;

	setp.eq.s32 	%p157, %r312, 4305;
	@%p157 bra 	BB1_222;

	setp.eq.s32 	%p158, %r312, 4306;
	@%p158 bra 	BB1_216;
	bra.uni 	BB1_293;

BB1_216:
	mov.f32 	%f399, 0f00000000;
	mov.f32 	%f400, 0f437F0000;
	mul.rn.f32 	%f398, %f399, %f400;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc81, %f398;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc82, %f398;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc83, %f398;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc84, %f398;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r24, %r4}], {%rc81, %rc82, %rc83, %rc84};
	// inline asm
	bra.uni 	BB1_293;

BB1_217:
	setp.eq.s32 	%p153, %r312, 4307;
	@%p153 bra 	BB1_223;

	setp.eq.s32 	%p154, %r312, 4317;
	@%p154 bra 	BB1_221;

	setp.ne.s32 	%p155, %r312, 4318;
	@%p155 bra 	BB1_293;

	// inline asm
	sust.b.2d.v4.b32.trap [part2_param_7, {%r24, %r4}], {%r314, %r314, %r314, %r314};
	// inline asm
	bra.uni 	BB1_293;

BB1_221:
	mov.f32 	%f376, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f376; 
	mov.b16 	%rs109, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f376; 
	mov.b16 	%rs110, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f376; 
	mov.b16 	%rs111, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f376; 
	mov.b16 	%rs112, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs109, %rs110, %rs111, %rs112};
	// inline asm
	bra.uni 	BB1_293;

BB1_222:
	mov.f32 	%f381, 0f00000000;
	mov.f32 	%f382, 0f46FFFE00;
	mul.rn.f32 	%f380, %f381, %f382;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs117, %f380;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs118, %f380;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs119, %f380;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs120, %f380;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs117, %rs118, %rs119, %rs120};
	// inline asm
	bra.uni 	BB1_293;

BB1_223:
	mov.f32 	%f387, 0f00000000;
	mov.f32 	%f388, 0f477FFF00;
	mul.rn.f32 	%f386, %f387, %f388;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs125, %f386;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs126, %f386;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs127, %f386;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs128, %f386;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs125, %rs126, %rs127, %rs128};
	// inline asm
	bra.uni 	BB1_293;

BB1_224:
	mov.f32 	%f393, 0f00000000;
	mov.f32 	%f394, 0f42FE0000;
	mul.rn.f32 	%f392, %f393, %f394;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc73, %f392;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc74, %f392;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc75, %f392;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc76, %f392;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r24, %r4}], {%rc73, %rc74, %rc75, %rc76};
	// inline asm
	bra.uni 	BB1_293;

BB1_225:
	setp.eq.s32 	%p160, %r336, 4307;
	@%p160 bra 	BB1_231;

	setp.eq.s32 	%p161, %r336, 4317;
	@%p161 bra 	BB1_229;

	setp.ne.s32 	%p162, %r336, 4318;
	@%p162 bra 	BB1_293;

	// inline asm
	sust.b.2d.v4.b32.trap [part2_param_7, {%r24, %r4}], {%r338, %r338, %r338, %r338};
	// inline asm
	bra.uni 	BB1_293;

BB1_229:
	mov.f32 	%f404, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f404; 
	mov.b16 	%rs133, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f404; 
	mov.b16 	%rs134, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f404; 
	mov.b16 	%rs135, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f404; 
	mov.b16 	%rs136, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs133, %rs134, %rs135, %rs136};
	// inline asm
	bra.uni 	BB1_293;

BB1_230:
	mov.f32 	%f409, 0f00000000;
	mov.f32 	%f410, 0f46FFFE00;
	mul.rn.f32 	%f408, %f409, %f410;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs141, %f408;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs142, %f408;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs143, %f408;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs144, %f408;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs141, %rs142, %rs143, %rs144};
	// inline asm
	bra.uni 	BB1_293;

BB1_231:
	mov.f32 	%f415, 0f00000000;
	mov.f32 	%f416, 0f477FFF00;
	mul.rn.f32 	%f414, %f415, %f416;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs149, %f414;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs150, %f414;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs151, %f414;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs152, %f414;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs149, %rs150, %rs151, %rs152};
	// inline asm
	bra.uni 	BB1_293;

BB1_232:
	mov.f32 	%f421, 0f00000000;
	mov.f32 	%f422, 0f42FE0000;
	mul.rn.f32 	%f420, %f421, %f422;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc89, %f420;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc90, %f420;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc91, %f420;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc92, %f420;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r24, %r4}], {%rc89, %rc90, %rc91, %rc92};
	// inline asm
	bra.uni 	BB1_293;

BB1_233:
	mov.u32 	%r362, 0;
	// inline asm
	suq.channel_data_type.b32 %r360, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p166, %r360, 4306;
	@%p166 bra 	BB1_238;

	setp.eq.s32 	%p170, %r360, 4304;
	@%p170 bra 	BB1_245;

	setp.eq.s32 	%p171, %r360, 4305;
	@%p171 bra 	BB1_243;

	setp.eq.s32 	%p172, %r360, 4306;
	@%p172 bra 	BB1_237;
	bra.uni 	BB1_293;

BB1_237:
	mov.f32 	%f445, 0f00000000;
	mov.f32 	%f446, 0f437F0000;
	mul.rn.f32 	%f444, %f445, %f446;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc109, %f444;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc110, %f444;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r24, %r4}], {%rc109, %rc110};
	// inline asm
	bra.uni 	BB1_293;

BB1_238:
	setp.eq.s32 	%p167, %r360, 4307;
	@%p167 bra 	BB1_244;

	setp.eq.s32 	%p168, %r360, 4317;
	@%p168 bra 	BB1_242;

	setp.ne.s32 	%p169, %r360, 4318;
	@%p169 bra 	BB1_293;

	// inline asm
	sust.b.2d.v2.b32.trap [part2_param_7, {%r24, %r4}], {%r362, %r362};
	// inline asm
	bra.uni 	BB1_293;

BB1_242:
	mov.f32 	%f430, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f430; 
	mov.b16 	%rs157, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f430; 
	mov.b16 	%rs158, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r24, %r4}], {%rs157, %rs158};
	// inline asm
	bra.uni 	BB1_293;

BB1_243:
	mov.f32 	%f433, 0f00000000;
	mov.f32 	%f434, 0f46FFFE00;
	mul.rn.f32 	%f432, %f433, %f434;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs161, %f432;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs162, %f432;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r24, %r4}], {%rs161, %rs162};
	// inline asm
	bra.uni 	BB1_293;

BB1_244:
	mov.f32 	%f437, 0f00000000;
	mov.f32 	%f438, 0f477FFF00;
	mul.rn.f32 	%f436, %f437, %f438;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs165, %f436;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs166, %f436;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r24, %r4}], {%rs165, %rs166};
	// inline asm
	bra.uni 	BB1_293;

BB1_245:
	mov.f32 	%f441, 0f00000000;
	mov.f32 	%f442, 0f42FE0000;
	mul.rn.f32 	%f440, %f441, %f442;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc105, %f440;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc106, %f440;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r24, %r4}], {%rc105, %rc106};
	// inline asm
	bra.uni 	BB1_293;

BB1_246:
	setp.eq.s32 	%p174, %r382, 4307;
	@%p174 bra 	BB1_252;

	setp.eq.s32 	%p175, %r382, 4317;
	@%p175 bra 	BB1_250;

	setp.ne.s32 	%p176, %r382, 4318;
	@%p176 bra 	BB1_293;

	// inline asm
	sust.b.2d.v2.b32.trap [part2_param_7, {%r24, %r4}], {%r384, %r384};
	// inline asm
	bra.uni 	BB1_293;

BB1_250:
	mov.f32 	%f448, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f448; 
	mov.b16 	%rs169, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f448; 
	mov.b16 	%rs170, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r24, %r4}], {%rs169, %rs170};
	// inline asm
	bra.uni 	BB1_293;

BB1_251:
	mov.f32 	%f451, 0f00000000;
	mov.f32 	%f452, 0f46FFFE00;
	mul.rn.f32 	%f450, %f451, %f452;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs173, %f450;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs174, %f450;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r24, %r4}], {%rs173, %rs174};
	// inline asm
	bra.uni 	BB1_293;

BB1_252:
	mov.f32 	%f455, 0f00000000;
	mov.f32 	%f456, 0f477FFF00;
	mul.rn.f32 	%f454, %f455, %f456;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs177, %f454;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs178, %f454;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part2_param_7, {%r24, %r4}], {%rs177, %rs178};
	// inline asm
	bra.uni 	BB1_293;

BB1_253:
	mov.f32 	%f459, 0f00000000;
	mov.f32 	%f460, 0f42FE0000;
	mul.rn.f32 	%f458, %f459, %f460;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc113, %f458;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc114, %f458;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part2_param_7, {%r24, %r4}], {%rc113, %rc114};
	// inline asm
	bra.uni 	BB1_293;

BB1_254:
	mov.u32 	%r406, 0;
	// inline asm
	suq.channel_data_type.b32 %r404, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p180, %r404, 4306;
	@%p180 bra 	BB1_259;

	setp.eq.s32 	%p184, %r404, 4304;
	@%p184 bra 	BB1_266;

	setp.eq.s32 	%p185, %r404, 4305;
	@%p185 bra 	BB1_264;

	setp.eq.s32 	%p186, %r404, 4306;
	@%p186 bra 	BB1_258;
	bra.uni 	BB1_293;

BB1_258:
	mov.f32 	%f476, 0f00000000;
	mov.f32 	%f477, 0f437F0000;
	mul.rn.f32 	%f475, %f476, %f477;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc123, %f475;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r24, %r4}], {%rc123};
	// inline asm
	bra.uni 	BB1_293;

BB1_259:
	setp.eq.s32 	%p181, %r404, 4307;
	@%p181 bra 	BB1_265;

	setp.eq.s32 	%p182, %r404, 4317;
	@%p182 bra 	BB1_263;

	setp.ne.s32 	%p183, %r404, 4318;
	@%p183 bra 	BB1_293;

	// inline asm
	sust.b.2d.b32.trap [part2_param_7, {%r24, %r4}], {%r406};
	// inline asm
	bra.uni 	BB1_293;

BB1_263:
	mov.f32 	%f465, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f465; 
	mov.b16 	%rs181, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r24, %r4}], {%rs181};
	// inline asm
	bra.uni 	BB1_293;

BB1_264:
	mov.f32 	%f467, 0f00000000;
	mov.f32 	%f468, 0f46FFFE00;
	mul.rn.f32 	%f466, %f467, %f468;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs183, %f466;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r24, %r4}], {%rs183};
	// inline asm
	bra.uni 	BB1_293;

BB1_265:
	mov.f32 	%f470, 0f00000000;
	mov.f32 	%f471, 0f477FFF00;
	mul.rn.f32 	%f469, %f470, %f471;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs185, %f469;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r24, %r4}], {%rs185};
	// inline asm
	bra.uni 	BB1_293;

BB1_266:
	mov.f32 	%f473, 0f00000000;
	mov.f32 	%f474, 0f42FE0000;
	mul.rn.f32 	%f472, %f473, %f474;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc121, %f472;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r24, %r4}], {%rc121};
	// inline asm
	bra.uni 	BB1_293;

BB1_267:
	mov.u32 	%r427, 0;
	// inline asm
	suq.channel_data_type.b32 %r425, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p187, %r425, 4306;
	@%p187 bra 	BB1_272;

	setp.eq.s32 	%p191, %r425, 4304;
	@%p191 bra 	BB1_279;

	setp.eq.s32 	%p192, %r425, 4305;
	@%p192 bra 	BB1_277;

	setp.eq.s32 	%p193, %r425, 4306;
	@%p193 bra 	BB1_271;
	bra.uni 	BB1_293;

BB1_271:
	mov.f32 	%f489, 0f00000000;
	mov.f32 	%f490, 0f437F0000;
	mul.rn.f32 	%f488, %f489, %f490;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc127, %f488;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r24, %r4}], {%rc127};
	// inline asm
	bra.uni 	BB1_293;

BB1_272:
	setp.eq.s32 	%p188, %r425, 4307;
	@%p188 bra 	BB1_278;

	setp.eq.s32 	%p189, %r425, 4317;
	@%p189 bra 	BB1_276;

	setp.ne.s32 	%p190, %r425, 4318;
	@%p190 bra 	BB1_293;

	// inline asm
	sust.b.2d.b32.trap [part2_param_7, {%r24, %r4}], {%r427};
	// inline asm
	bra.uni 	BB1_293;

BB1_276:
	mov.f32 	%f478, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f478; 
	mov.b16 	%rs187, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r24, %r4}], {%rs187};
	// inline asm
	bra.uni 	BB1_293;

BB1_277:
	mov.f32 	%f480, 0f00000000;
	mov.f32 	%f481, 0f46FFFE00;
	mul.rn.f32 	%f479, %f480, %f481;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs189, %f479;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r24, %r4}], {%rs189};
	// inline asm
	bra.uni 	BB1_293;

BB1_278:
	mov.f32 	%f483, 0f00000000;
	mov.f32 	%f484, 0f477FFF00;
	mul.rn.f32 	%f482, %f483, %f484;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs191, %f482;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part2_param_7, {%r24, %r4}], {%rs191};
	// inline asm
	bra.uni 	BB1_293;

BB1_279:
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f487, 0f42FE0000;
	mul.rn.f32 	%f485, %f486, %f487;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc125, %f485;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part2_param_7, {%r24, %r4}], {%rc125};
	// inline asm
	bra.uni 	BB1_293;

BB1_280:
	mov.u32 	%r448, 0;
	// inline asm
	suq.channel_data_type.b32 %r446, [part2_param_7];
	// inline asm
	setp.gt.s32 	%p194, %r446, 4306;
	@%p194 bra 	BB1_285;

	setp.eq.s32 	%p198, %r446, 4304;
	@%p198 bra 	BB1_292;

	setp.eq.s32 	%p199, %r446, 4305;
	@%p199 bra 	BB1_290;

	setp.eq.s32 	%p200, %r446, 4306;
	@%p200 bra 	BB1_284;
	bra.uni 	BB1_293;

BB1_284:
	mov.f32 	%f517, 0f00000000;
	mov.f32 	%f518, 0f437F0000;
	mul.rn.f32 	%f516, %f517, %f518;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc137, %f516;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc138, %f516;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc139, %f516;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc140, %f516;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r24, %r4}], {%rc137, %rc138, %rc139, %rc140};
	// inline asm
	bra.uni 	BB1_293;

BB1_285:
	setp.eq.s32 	%p195, %r446, 4307;
	@%p195 bra 	BB1_291;

	setp.eq.s32 	%p196, %r446, 4317;
	@%p196 bra 	BB1_289;

	setp.ne.s32 	%p197, %r446, 4318;
	@%p197 bra 	BB1_293;

	// inline asm
	sust.b.2d.v4.b32.trap [part2_param_7, {%r24, %r4}], {%r448, %r448, %r448, %r448};
	// inline asm
	bra.uni 	BB1_293;

BB1_289:
	mov.f32 	%f494, 0f00000000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f494; 
	mov.b16 	%rs193, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f494; 
	mov.b16 	%rs194, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f494; 
	mov.b16 	%rs195, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f494; 
	mov.b16 	%rs196, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs193, %rs194, %rs195, %rs196};
	// inline asm
	bra.uni 	BB1_293;

BB1_290:
	mov.f32 	%f499, 0f00000000;
	mov.f32 	%f500, 0f46FFFE00;
	mul.rn.f32 	%f498, %f499, %f500;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs201, %f498;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs202, %f498;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs203, %f498;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs204, %f498;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs201, %rs202, %rs203, %rs204};
	// inline asm
	bra.uni 	BB1_293;

BB1_291:
	mov.f32 	%f505, 0f00000000;
	mov.f32 	%f506, 0f477FFF00;
	mul.rn.f32 	%f504, %f505, %f506;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs209, %f504;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs210, %f504;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs211, %f504;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs212, %f504;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part2_param_7, {%r24, %r4}], {%rs209, %rs210, %rs211, %rs212};
	// inline asm
	bra.uni 	BB1_293;

BB1_292:
	mov.f32 	%f511, 0f00000000;
	mov.f32 	%f512, 0f42FE0000;
	mul.rn.f32 	%f510, %f511, %f512;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc129, %f510;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc130, %f510;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc131, %f510;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc132, %f510;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part2_param_7, {%r24, %r4}], {%rc129, %rc130, %rc131, %rc132};
	// inline asm

BB1_293:
	mov.u32 	%r470, -1;
	st.global.u32 	[%r5], %r470;
	ret;
}

.entry part1(
	.param .u32 .ptr .global .align 16 part1_param_0,
	.param .u32 .ptr .global .align 16 part1_param_1,
	.param .u32 .ptr .global .align 16 part1_param_2,
	.param .u32 .ptr .global .align 4 part1_param_3,
	.param .u32 .ptr .global .align 4 part1_param_4,
	.param .u32 .ptr .global .align 16 part1_param_5,
	.param .u32 .ptr .global .align 4 part1_param_6,
	.param .u32 .ptr .global .align 16 part1_param_7,
	.param .u32 .ptr .global .align 16 part1_param_8,
	.param .u32 .ptr .global .align 4 part1_param_9
)
{
	.reg .f32 	%f<802>;
	.reg .pred 	%p<76>;
	.reg .s32 	%r<219>;


	ld.param.u32 	%r67, [part1_param_9];
	// inline asm
	mov.u32 	%r62, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r63, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r64, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r65, %tid.x;
	// inline asm
	add.s32 	%r68, %r65, %r62;
	mad.lo.s32 	%r8, %r64, %r63, %r68;
	ld.global.u32 	%r9, [%r67];
	mov.u32 	%r202, 0;

BB2_1:
	setp.eq.s32 	%p1, %r202, %r9;
	@%p1 bra 	BB2_5;

	ld.param.u32 	%r201, [part1_param_8];
	mad.lo.s32 	%r11, %r202, 48, %r201;
	ld.global.u32 	%r12, [%r11+32];
	setp.lt.u32 	%p2, %r8, %r12;
	@%p2 bra 	BB2_4;

	ld.global.u32 	%r69, [%r11+36];
	add.s32 	%r70, %r69, %r12;
	setp.lt.u32 	%p3, %r8, %r70;
	@%p3 bra 	BB2_5;

BB2_4:
	add.s32 	%r202, %r202, 1;
	bra.uni 	BB2_1;

BB2_5:
	@%p1 bra 	BB2_81;

	ld.param.u32 	%r195, [part1_param_0];
	mad.lo.s32 	%r14, %r8, 144, %r195;
	ld.global.v4.f32 	{%f758, %f759, %f760, %f761}, [%r14];
	ld.param.u32 	%r196, [part1_param_1];
	ld.global.v4.f32 	{%f762, %f763, %f764, %f765}, [%r196];
	ld.param.u32 	%r197, [part1_param_2];
	ld.global.v4.f32 	{%f766, %f767, %f768, %f769}, [%r197];
	// inline asm
	cos.approx.f32 	%f116, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f118, %f768;
	// inline asm
	// inline asm
	cos.approx.f32 	%f120, %f768;
	// inline asm
	sub.f32 	%f238, %f758, %f762;
	fma.rn.f32 	%f239, %f120, %f238, %f118;
	mul.f32 	%f240, %f116, %f239;
	// inline asm
	sin.approx.f32 	%f122, %f767;
	// inline asm
	sub.f32 	%f243, %f760, %f764;
	neg.f32 	%f244, %f122;
	fma.rn.f32 	%f245, %f244, %f243, %f240;
	// inline asm
	sin.approx.f32 	%f124, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f126, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f128, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f130, %f768;
	// inline asm
	sub.f32 	%f248, %f759, %f763;
	// inline asm
	cos.approx.f32 	%f132, %f768;
	// inline asm
	mul.f32 	%f249, %f132, %f238;
	fma.rn.f32 	%f250, %f130, %f248, %f249;
	mul.f32 	%f251, %f128, %f250;
	fma.rn.f32 	%f252, %f126, %f243, %f251;
	// inline asm
	cos.approx.f32 	%f134, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f136, %f768;
	// inline asm
	mul.f32 	%f253, %f136, %f248;
	// inline asm
	sin.approx.f32 	%f138, %f768;
	// inline asm
	neg.f32 	%f254, %f138;
	fma.rn.f32 	%f255, %f254, %f238, %f253;
	mul.f32 	%f256, %f134, %f255;
	fma.rn.f32 	%f257, %f124, %f252, %f256;
	// inline asm
	cos.approx.f32 	%f140, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f142, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f144, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f146, %f768;
	// inline asm
	// inline asm
	cos.approx.f32 	%f148, %f768;
	// inline asm
	mul.f32 	%f258, %f148, %f238;
	fma.rn.f32 	%f259, %f146, %f248, %f258;
	mul.f32 	%f260, %f144, %f259;
	fma.rn.f32 	%f261, %f142, %f243, %f260;
	mul.f32 	%f262, %f140, %f261;
	// inline asm
	sin.approx.f32 	%f150, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f152, %f768;
	// inline asm
	mul.f32 	%f263, %f152, %f248;
	// inline asm
	sin.approx.f32 	%f154, %f768;
	// inline asm
	neg.f32 	%f264, %f154;
	fma.rn.f32 	%f265, %f264, %f238, %f263;
	neg.f32 	%f266, %f150;
	fma.rn.f32 	%f267, %f266, %f265, %f262;
	ld.global.v4.f32 	{%f770, %f771, %f772, %f773}, [%r14+48];
	// inline asm
	cos.approx.f32 	%f156, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f158, %f768;
	// inline asm
	// inline asm
	cos.approx.f32 	%f160, %f768;
	// inline asm
	sub.f32 	%f269, %f770, %f762;
	fma.rn.f32 	%f270, %f160, %f269, %f158;
	mul.f32 	%f271, %f156, %f270;
	// inline asm
	sin.approx.f32 	%f162, %f767;
	// inline asm
	sub.f32 	%f273, %f772, %f764;
	neg.f32 	%f274, %f162;
	fma.rn.f32 	%f1, %f274, %f273, %f271;
	// inline asm
	sin.approx.f32 	%f164, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f166, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f168, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f170, %f768;
	// inline asm
	sub.f32 	%f276, %f771, %f763;
	// inline asm
	cos.approx.f32 	%f172, %f768;
	// inline asm
	mul.f32 	%f277, %f172, %f269;
	fma.rn.f32 	%f278, %f170, %f276, %f277;
	mul.f32 	%f279, %f168, %f278;
	fma.rn.f32 	%f280, %f166, %f273, %f279;
	// inline asm
	cos.approx.f32 	%f174, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f176, %f768;
	// inline asm
	mul.f32 	%f281, %f176, %f276;
	// inline asm
	sin.approx.f32 	%f178, %f768;
	// inline asm
	neg.f32 	%f282, %f178;
	fma.rn.f32 	%f283, %f282, %f269, %f281;
	mul.f32 	%f284, %f174, %f283;
	fma.rn.f32 	%f2, %f164, %f280, %f284;
	// inline asm
	cos.approx.f32 	%f180, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f182, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f184, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f186, %f768;
	// inline asm
	// inline asm
	cos.approx.f32 	%f188, %f768;
	// inline asm
	mul.f32 	%f285, %f188, %f269;
	fma.rn.f32 	%f286, %f186, %f276, %f285;
	mul.f32 	%f287, %f184, %f286;
	fma.rn.f32 	%f288, %f182, %f273, %f287;
	mul.f32 	%f289, %f180, %f288;
	// inline asm
	sin.approx.f32 	%f190, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f192, %f768;
	// inline asm
	mul.f32 	%f290, %f192, %f276;
	// inline asm
	sin.approx.f32 	%f194, %f768;
	// inline asm
	neg.f32 	%f291, %f194;
	fma.rn.f32 	%f292, %f291, %f269, %f290;
	neg.f32 	%f293, %f190;
	fma.rn.f32 	%f3, %f293, %f292, %f289;
	ld.global.v4.f32 	{%f774, %f775, %f776, %f777}, [%r14+96];
	// inline asm
	cos.approx.f32 	%f196, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f198, %f768;
	// inline asm
	// inline asm
	cos.approx.f32 	%f200, %f768;
	// inline asm
	sub.f32 	%f295, %f774, %f762;
	fma.rn.f32 	%f296, %f200, %f295, %f198;
	mul.f32 	%f297, %f196, %f296;
	// inline asm
	sin.approx.f32 	%f202, %f767;
	// inline asm
	sub.f32 	%f299, %f776, %f764;
	neg.f32 	%f300, %f202;
	fma.rn.f32 	%f4, %f300, %f299, %f297;
	// inline asm
	sin.approx.f32 	%f204, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f206, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f208, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f210, %f768;
	// inline asm
	sub.f32 	%f302, %f775, %f763;
	// inline asm
	cos.approx.f32 	%f212, %f768;
	// inline asm
	mul.f32 	%f303, %f212, %f295;
	fma.rn.f32 	%f304, %f210, %f302, %f303;
	mul.f32 	%f305, %f208, %f304;
	fma.rn.f32 	%f306, %f206, %f299, %f305;
	// inline asm
	cos.approx.f32 	%f214, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f216, %f768;
	// inline asm
	mul.f32 	%f307, %f216, %f302;
	// inline asm
	sin.approx.f32 	%f218, %f768;
	// inline asm
	neg.f32 	%f308, %f218;
	fma.rn.f32 	%f309, %f308, %f295, %f307;
	mul.f32 	%f310, %f214, %f309;
	fma.rn.f32 	%f5, %f204, %f306, %f310;
	// inline asm
	cos.approx.f32 	%f220, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f222, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f224, %f767;
	// inline asm
	// inline asm
	sin.approx.f32 	%f226, %f768;
	// inline asm
	// inline asm
	cos.approx.f32 	%f228, %f768;
	// inline asm
	mul.f32 	%f311, %f228, %f295;
	fma.rn.f32 	%f312, %f226, %f302, %f311;
	mul.f32 	%f313, %f224, %f312;
	fma.rn.f32 	%f314, %f222, %f299, %f313;
	mul.f32 	%f315, %f220, %f314;
	// inline asm
	sin.approx.f32 	%f230, %f766;
	// inline asm
	// inline asm
	cos.approx.f32 	%f232, %f768;
	// inline asm
	mul.f32 	%f316, %f232, %f302;
	// inline asm
	sin.approx.f32 	%f234, %f768;
	// inline asm
	neg.f32 	%f317, %f234;
	fma.rn.f32 	%f318, %f317, %f295, %f316;
	neg.f32 	%f319, %f230;
	fma.rn.f32 	%f6, %f319, %f318, %f315;
	mov.f32 	%f320, 0f44480000;
	div.full.f32 	%f7, %f320, 0f40000000;
	mov.f32 	%f321, 0f44160000;
	div.full.f32 	%f8, %f321, 0f40000000;
	mov.f32 	%f322, 0f442F0000;
	div.full.f32 	%f323, %f322, %f267;
	fma.rn.f32 	%f9, %f245, %f323, %f7;
	fma.rn.f32 	%f10, %f257, %f323, %f8;
	add.f32 	%f11, %f267, 0f3F800000;
	mov.b32 	 %r204, %f11;
	setp.gt.f32 	%p4, %f11, 0f00000000;
	mov.f32 	%f12, 0f7F800000;
	setp.lt.f32 	%p5, %f11, 0f7F800000;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB2_8;

	// inline asm
	lg2.approx.f32 	%f324, %f11;mul.f32 	%f324, %f324, 0f3F317218;
	// inline asm
	mov.f32 	%f781, %f324;
	bra.uni 	BB2_17;

BB2_8:
	setp.lt.u32 	%p7, %r204, 8388608;
	@%p7 bra 	BB2_10;

	mov.u32 	%r203, -127;
	bra.uni 	BB2_11;

BB2_10:
	mov.f32 	%f326, 0f4B800000;
	mul.rn.f32 	%f327, %f11, %f326;
	mov.b32 	 %r204, %f327;
	mov.u32 	%r203, -151;

BB2_11:
	and.b32  	%r73, %r204, -2139095041;
	or.b32  	%r74, %r73, 1065353216;
	mov.b32 	 %f778, %r74;
	shr.u32 	%r75, %r204, 23;
	add.s32 	%r205, %r75, %r203;
	setp.gt.f32 	%p8, %f778, 0f3FB504F3;
	@%p8 bra 	BB2_12;
	bra.uni 	BB2_13;

BB2_12:
	mov.f32 	%f328, 0f3F000000;
	mul.rn.f32 	%f778, %f778, %f328;
	add.s32 	%r205, %r205, 1;

BB2_13:
	add.f32 	%f17, %f778, 0fBF800000;
	add.f32 	%f330, %f778, 0f3F800000;
	// inline asm
	abs.f32 	%f329, %f330;
	// inline asm
	setp.gt.f32 	%p9, %f329, 0f7E800000;
	mov.f32 	%f779, %f330;
	@%p9 bra 	BB2_15;

	mov.f32 	%f780, %f17;
	bra.uni 	BB2_16;

BB2_15:
	mov.f32 	%f331, 0f3E800000;
	mul.rn.f32 	%f19, %f17, %f331;
	mul.rn.f32 	%f779, %f330, %f331;
	mov.f32 	%f780, %f19;

BB2_16:
	mov.f32 	%f22, %f780;
	// inline asm
	div.approx.f32 	%f332, %f22, %f779;
	// inline asm
	neg.f32 	%f339, %f17;
	mul.rn.f32 	%f340, %f339, %f332;
	add.f32 	%f341, %f17, %f340;
	mul.rn.f32 	%f342, %f341, %f341;
	mov.f32 	%f343, 0f3B2063C3;
	mul.rn.f32 	%f344, %f343, %f342;
	add.f32 	%f345, %f344, 0f3C4C4BE0;
	mul.rn.f32 	%f346, %f345, %f342;
	add.f32 	%f347, %f346, 0f3DAAAB50;
	mul.rn.f32 	%f348, %f347, %f342;
	mul.rn.f32 	%f349, %f348, %f341;
	add.f32 	%f350, %f349, %f340;
	add.f32 	%f338, %f350, %f17;
	cvt.rn.f32.s32 	%f336, %r205;
	mov.f32 	%f337, 0f3F317218;
	// inline asm
	mad.f32 	%f335, %f336, %f337, %f338;
	// inline asm
	mov.f32 	%f781, %f335;

BB2_17:
	mov.f32 	%f782, 0f3FDAC800;
	mov.pred 	%p10, -1;
	@%p10 bra 	BB2_18;
	bra.uni 	BB2_19;

BB2_18:
	mov.f32 	%f351, 0f3F000000;
	mul.rn.f32 	%f782, %f782, %f351;

BB2_19:
	add.f32 	%f28, %f782, 0fBF800000;
	add.f32 	%f353, %f782, 0f3F800000;
	// inline asm
	abs.f32 	%f352, %f353;
	// inline asm
	setp.gt.f32 	%p11, %f352, 0f7E800000;
	mov.f32 	%f783, %f353;
	@%p11 bra 	BB2_21;

	mov.f32 	%f784, %f28;
	bra.uni 	BB2_22;

BB2_21:
	mov.f32 	%f354, 0f3E800000;
	mul.rn.f32 	%f30, %f28, %f354;
	mul.rn.f32 	%f783, %f353, %f354;
	mov.f32 	%f784, %f30;

BB2_22:
	mov.f32 	%f33, %f784;
	// inline asm
	div.approx.f32 	%f355, %f33, %f783;
	// inline asm
	neg.f32 	%f362, %f28;
	mul.rn.f32 	%f363, %f362, %f355;
	add.f32 	%f364, %f28, %f363;
	mul.rn.f32 	%f365, %f364, %f364;
	mov.f32 	%f366, 0f3B2063C3;
	mul.rn.f32 	%f367, %f366, %f365;
	add.f32 	%f368, %f367, 0f3C4C4BE0;
	mul.rn.f32 	%f369, %f368, %f365;
	add.f32 	%f370, %f369, 0f3DAAAB50;
	mul.rn.f32 	%f371, %f370, %f365;
	mul.rn.f32 	%f372, %f371, %f364;
	add.f32 	%f373, %f372, %f363;
	add.f32 	%f361, %f373, %f28;
	mov.f32 	%f359, 0f41500000;
	mov.f32 	%f360, 0f3F317218;
	// inline asm
	mad.f32 	%f358, %f359, %f360, %f361;
	// inline asm
	div.full.f32 	%f34, %f781, %f358;
	div.full.f32 	%f375, %f322, %f3;
	fma.rn.f32 	%f35, %f1, %f375, %f7;
	fma.rn.f32 	%f36, %f2, %f375, %f8;
	add.f32 	%f37, %f3, 0f3F800000;
	mov.b32 	 %r207, %f37;
	setp.gt.f32 	%p12, %f37, 0f00000000;
	setp.lt.f32 	%p13, %f37, %f12;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB2_24;

	// inline asm
	lg2.approx.f32 	%f376, %f37;mul.f32 	%f376, %f376, 0f3F317218;
	// inline asm
	mov.f32 	%f788, %f376;
	bra.uni 	BB2_33;

BB2_24:
	setp.lt.u32 	%p15, %r207, 8388608;
	@%p15 bra 	BB2_26;

	mov.u32 	%r206, -127;
	bra.uni 	BB2_27;

BB2_26:
	mov.f32 	%f378, 0f4B800000;
	mul.rn.f32 	%f379, %f37, %f378;
	mov.b32 	 %r207, %f379;
	mov.u32 	%r206, -151;

BB2_27:
	and.b32  	%r78, %r207, -2139095041;
	or.b32  	%r79, %r78, 1065353216;
	mov.b32 	 %f785, %r79;
	shr.u32 	%r80, %r207, 23;
	add.s32 	%r208, %r80, %r206;
	setp.gt.f32 	%p16, %f785, 0f3FB504F3;
	@%p16 bra 	BB2_28;
	bra.uni 	BB2_29;

BB2_28:
	mov.f32 	%f380, 0f3F000000;
	mul.rn.f32 	%f785, %f785, %f380;
	add.s32 	%r208, %r208, 1;

BB2_29:
	add.f32 	%f42, %f785, 0fBF800000;
	add.f32 	%f382, %f785, 0f3F800000;
	// inline asm
	abs.f32 	%f381, %f382;
	// inline asm
	setp.gt.f32 	%p17, %f381, 0f7E800000;
	mov.f32 	%f786, %f382;
	@%p17 bra 	BB2_31;

	mov.f32 	%f787, %f42;
	bra.uni 	BB2_32;

BB2_31:
	mov.f32 	%f383, 0f3E800000;
	mul.rn.f32 	%f44, %f42, %f383;
	mul.rn.f32 	%f786, %f382, %f383;
	mov.f32 	%f787, %f44;

BB2_32:
	mov.f32 	%f47, %f787;
	// inline asm
	div.approx.f32 	%f384, %f47, %f786;
	// inline asm
	neg.f32 	%f391, %f42;
	mul.rn.f32 	%f392, %f391, %f384;
	add.f32 	%f393, %f42, %f392;
	mul.rn.f32 	%f394, %f393, %f393;
	mul.rn.f32 	%f396, %f366, %f394;
	add.f32 	%f397, %f396, 0f3C4C4BE0;
	mul.rn.f32 	%f398, %f397, %f394;
	add.f32 	%f399, %f398, 0f3DAAAB50;
	mul.rn.f32 	%f400, %f399, %f394;
	mul.rn.f32 	%f401, %f400, %f393;
	add.f32 	%f402, %f401, %f392;
	add.f32 	%f390, %f402, %f42;
	cvt.rn.f32.s32 	%f388, %r208;
	// inline asm
	mad.f32 	%f387, %f388, %f360, %f390;
	// inline asm
	mov.f32 	%f788, %f387;

BB2_33:
	mov.f32 	%f789, 0f3FDAC800;
	@%p10 bra 	BB2_34;
	bra.uni 	BB2_35;

BB2_34:
	mov.f32 	%f403, 0f3F000000;
	mul.rn.f32 	%f789, %f789, %f403;

BB2_35:
	add.f32 	%f53, %f789, 0fBF800000;
	add.f32 	%f405, %f789, 0f3F800000;
	// inline asm
	abs.f32 	%f404, %f405;
	// inline asm
	setp.gt.f32 	%p19, %f404, 0f7E800000;
	mov.f32 	%f790, %f405;
	@%p19 bra 	BB2_37;

	mov.f32 	%f791, %f53;
	bra.uni 	BB2_38;

BB2_37:
	mov.f32 	%f406, 0f3E800000;
	mul.rn.f32 	%f55, %f53, %f406;
	mul.rn.f32 	%f790, %f405, %f406;
	mov.f32 	%f791, %f55;

BB2_38:
	mov.f32 	%f58, %f791;
	// inline asm
	div.approx.f32 	%f407, %f58, %f790;
	// inline asm
	neg.f32 	%f414, %f53;
	mul.rn.f32 	%f415, %f414, %f407;
	add.f32 	%f416, %f53, %f415;
	mul.rn.f32 	%f417, %f416, %f416;
	mul.rn.f32 	%f419, %f366, %f417;
	add.f32 	%f420, %f419, 0f3C4C4BE0;
	mul.rn.f32 	%f421, %f420, %f417;
	add.f32 	%f422, %f421, 0f3DAAAB50;
	mul.rn.f32 	%f423, %f422, %f417;
	mul.rn.f32 	%f424, %f423, %f416;
	add.f32 	%f425, %f424, %f415;
	add.f32 	%f413, %f425, %f53;
	// inline asm
	mad.f32 	%f410, %f359, %f360, %f413;
	// inline asm
	div.full.f32 	%f59, %f788, %f410;
	div.full.f32 	%f427, %f322, %f6;
	fma.rn.f32 	%f60, %f4, %f427, %f7;
	fma.rn.f32 	%f61, %f5, %f427, %f8;
	add.f32 	%f62, %f6, 0f3F800000;
	mov.b32 	 %r210, %f62;
	setp.gt.f32 	%p20, %f62, 0f00000000;
	setp.lt.f32 	%p21, %f62, %f12;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB2_40;

	// inline asm
	lg2.approx.f32 	%f428, %f62;mul.f32 	%f428, %f428, 0f3F317218;
	// inline asm
	mov.f32 	%f795, %f428;
	bra.uni 	BB2_49;

BB2_40:
	setp.lt.u32 	%p23, %r210, 8388608;
	@%p23 bra 	BB2_42;

	mov.u32 	%r209, -127;
	bra.uni 	BB2_43;

BB2_42:
	mov.f32 	%f430, 0f4B800000;
	mul.rn.f32 	%f431, %f62, %f430;
	mov.b32 	 %r210, %f431;
	mov.u32 	%r209, -151;

BB2_43:
	and.b32  	%r83, %r210, -2139095041;
	or.b32  	%r84, %r83, 1065353216;
	mov.b32 	 %f792, %r84;
	shr.u32 	%r85, %r210, 23;
	add.s32 	%r211, %r85, %r209;
	setp.gt.f32 	%p24, %f792, 0f3FB504F3;
	@%p24 bra 	BB2_44;
	bra.uni 	BB2_45;

BB2_44:
	mov.f32 	%f432, 0f3F000000;
	mul.rn.f32 	%f792, %f792, %f432;
	add.s32 	%r211, %r211, 1;

BB2_45:
	add.f32 	%f67, %f792, 0fBF800000;
	add.f32 	%f434, %f792, 0f3F800000;
	// inline asm
	abs.f32 	%f433, %f434;
	// inline asm
	setp.gt.f32 	%p25, %f433, 0f7E800000;
	mov.f32 	%f793, %f434;
	@%p25 bra 	BB2_47;

	mov.f32 	%f794, %f67;
	bra.uni 	BB2_48;

BB2_47:
	mov.f32 	%f435, 0f3E800000;
	mul.rn.f32 	%f69, %f67, %f435;
	mul.rn.f32 	%f793, %f434, %f435;
	mov.f32 	%f794, %f69;

BB2_48:
	mov.f32 	%f72, %f794;
	// inline asm
	div.approx.f32 	%f436, %f72, %f793;
	// inline asm
	neg.f32 	%f443, %f67;
	mul.rn.f32 	%f444, %f443, %f436;
	add.f32 	%f445, %f67, %f444;
	mul.rn.f32 	%f446, %f445, %f445;
	mul.rn.f32 	%f448, %f366, %f446;
	add.f32 	%f449, %f448, 0f3C4C4BE0;
	mul.rn.f32 	%f450, %f449, %f446;
	add.f32 	%f451, %f450, 0f3DAAAB50;
	mul.rn.f32 	%f452, %f451, %f446;
	mul.rn.f32 	%f453, %f452, %f445;
	add.f32 	%f454, %f453, %f444;
	add.f32 	%f442, %f454, %f67;
	cvt.rn.f32.s32 	%f440, %r211;
	// inline asm
	mad.f32 	%f439, %f440, %f360, %f442;
	// inline asm
	mov.f32 	%f795, %f439;

BB2_49:
	mov.f32 	%f796, 0f3FDAC800;
	@%p10 bra 	BB2_50;
	bra.uni 	BB2_51;

BB2_50:
	mov.f32 	%f455, 0f3F000000;
	mul.rn.f32 	%f796, %f796, %f455;

BB2_51:
	add.f32 	%f78, %f796, 0fBF800000;
	add.f32 	%f457, %f796, 0f3F800000;
	// inline asm
	abs.f32 	%f456, %f457;
	// inline asm
	setp.gt.f32 	%p27, %f456, 0f7E800000;
	mov.f32 	%f797, %f457;
	@%p27 bra 	BB2_53;

	mov.f32 	%f798, %f78;
	bra.uni 	BB2_54;

BB2_53:
	mov.f32 	%f458, 0f3E800000;
	mul.rn.f32 	%f80, %f78, %f458;
	mul.rn.f32 	%f797, %f457, %f458;
	mov.f32 	%f798, %f80;

BB2_54:
	mov.f32 	%f83, %f798;
	// inline asm
	div.approx.f32 	%f459, %f83, %f797;
	// inline asm
	neg.f32 	%f478, %f78;
	mul.rn.f32 	%f479, %f478, %f459;
	add.f32 	%f480, %f78, %f479;
	mul.rn.f32 	%f481, %f480, %f480;
	mul.rn.f32 	%f483, %f366, %f481;
	add.f32 	%f484, %f483, 0f3C4C4BE0;
	mul.rn.f32 	%f485, %f484, %f481;
	add.f32 	%f486, %f485, 0f3DAAAB50;
	mul.rn.f32 	%f487, %f486, %f481;
	mul.rn.f32 	%f488, %f487, %f480;
	add.f32 	%f489, %f488, %f479;
	add.f32 	%f465, %f489, %f78;
	// inline asm
	mad.f32 	%f462, %f359, %f360, %f465;
	// inline asm
	div.full.f32 	%f84, %f795, %f462;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f466, 0.5, -0.5, %f10; 
	add.f32 	%f466, %f466, %f10; 
	cvt.rzi.f32.f32 	%f466, %f466; 
	abs.f32 	tmp1, %f10; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f466, %f10, %f466, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f10; 
	selp.f32 	%f466, tmp2, %f466, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r36, %f466;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f468, 0.5, -0.5, %f36; 
	add.f32 	%f468, %f468, %f36; 
	cvt.rzi.f32.f32 	%f468, %f468; 
	abs.f32 	tmp1, %f36; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f468, %f36, %f468, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f36; 
	selp.f32 	%f468, tmp2, %f468, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r37, %f468;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f470, 0.5, -0.5, %f61; 
	add.f32 	%f470, %f470, %f61; 
	cvt.rzi.f32.f32 	%f470, %f470; 
	abs.f32 	tmp1, %f61; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f470, %f61, %f470, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f61; 
	selp.f32 	%f470, tmp2, %f470, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r38, %f470;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f472, 0.5, -0.5, %f9; 
	add.f32 	%f472, %f472, %f9; 
	cvt.rzi.f32.f32 	%f472, %f472; 
	abs.f32 	tmp1, %f9; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f472, %f9, %f472, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f9; 
	selp.f32 	%f472, tmp2, %f472, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r39, %f472;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f474, 0.5, -0.5, %f35; 
	add.f32 	%f474, %f474, %f35; 
	cvt.rzi.f32.f32 	%f474, %f474; 
	abs.f32 	tmp1, %f35; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f474, %f35, %f474, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f35; 
	selp.f32 	%f474, tmp2, %f474, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r40, %f474;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f476, 0.5, -0.5, %f60; 
	add.f32 	%f476, %f476, %f60; 
	cvt.rzi.f32.f32 	%f476, %f476; 
	abs.f32 	tmp1, %f60; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f476, %f60, %f476, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f60; 
	selp.f32 	%f476, tmp2, %f476, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r41, %f476;
	cvt.rn.f32.s32 	%f85, %r36;
	cvt.rn.f32.s32 	%f86, %r37;
	cvt.rn.f32.s32 	%f87, %r38;
	min.f32 	%f490, %f85, %f86;
	min.f32 	%f491, %f490, %f87;
	cvt.rzi.s32.f32 	%r86, %f491;
	add.s32 	%r214, %r86, -1;
	max.f32 	%f492, %f85, %f86;
	max.f32 	%f493, %f492, %f87;
	cvt.rzi.s32.f32 	%r212, %f493;
	cvt.rn.f32.s32 	%f88, %r39;
	cvt.rn.f32.s32 	%f89, %r40;
	cvt.rn.f32.s32 	%f90, %r41;
	min.f32 	%f494, %f88, %f89;
	min.f32 	%f495, %f494, %f90;
	cvt.rzi.s32.f32 	%r87, %f495;
	add.s32 	%r217, %r87, -1;
	max.f32 	%f496, %f88, %f89;
	max.f32 	%f497, %f496, %f90;
	cvt.rzi.s32.f32 	%r213, %f497;
	cvt.rn.f32.s32 	%f498, %r214;
	setp.ltu.f32 	%p28, %f498, 0f00000000;
	setp.geu.f32 	%p29, %f498, 0f44160000;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	BB2_55;
	bra.uni 	BB2_56;

BB2_55:
	mov.u32 	%r90, 0;
	// inline asm
	max.s32 	%r88, %r214, %r90;
	// inline asm
	mov.u32 	%r93, 600;
	// inline asm
	min.s32 	%r91, %r88, %r93;
	// inline asm
	mov.u32 	%r214, %r91;

BB2_56:
	cvt.rn.f32.s32 	%f499, %r212;
	setp.ltu.f32 	%p31, %f499, 0f00000000;
	setp.geu.f32 	%p32, %f499, %f321;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	BB2_57;
	bra.uni 	BB2_58;

BB2_57:
	mov.u32 	%r96, 0;
	// inline asm
	max.s32 	%r94, %r212, %r96;
	// inline asm
	mov.u32 	%r99, 600;
	// inline asm
	min.s32 	%r97, %r94, %r99;
	// inline asm
	mov.u32 	%r212, %r97;

BB2_58:
	cvt.rn.f32.s32 	%f500, %r217;
	setp.ltu.f32 	%p34, %f500, 0f00000000;
	setp.geu.f32 	%p35, %f500, 0f44480000;
	or.pred  	%p36, %p35, %p34;
	@%p36 bra 	BB2_59;
	bra.uni 	BB2_60;

BB2_59:
	mov.u32 	%r102, 0;
	// inline asm
	max.s32 	%r100, %r217, %r102;
	// inline asm
	mov.u32 	%r105, 800;
	// inline asm
	min.s32 	%r103, %r100, %r105;
	// inline asm
	mov.u32 	%r217, %r103;

BB2_60:
	mov.u32 	%r51, %r217;
	cvt.rn.f32.s32 	%f501, %r213;
	setp.ltu.f32 	%p37, %f501, 0f00000000;
	setp.geu.f32 	%p38, %f501, %f320;
	or.pred  	%p39, %p38, %p37;
	@%p39 bra 	BB2_61;
	bra.uni 	BB2_62;

BB2_61:
	mov.u32 	%r108, 0;
	// inline asm
	max.s32 	%r106, %r213, %r108;
	// inline asm
	mov.u32 	%r111, 800;
	// inline asm
	min.s32 	%r109, %r106, %r111;
	// inline asm
	mov.u32 	%r213, %r109;

BB2_62:
	sub.s32 	%r113, %r214, %r212;
	// inline asm
	abs.s32 	%r112, %r113;
	// inline asm
	setp.gt.u32 	%p40, %r112, 50;
	@%p40 bra 	BB2_81;

	sub.s32 	%r115, %r51, %r213;
	// inline asm
	abs.s32 	%r114, %r115;
	// inline asm
	setp.gt.u32 	%p41, %r114, 50;
	@%p41 bra 	BB2_81;

	sub.s32 	%r54, %r37, %r38;
	mul.lo.s32 	%r116, %r39, %r54;
	sub.s32 	%r117, %r41, %r40;
	mad.lo.s32 	%r118, %r40, %r38, %r116;
	mul.lo.s32 	%r119, %r41, %r37;
	sub.s32 	%r120, %r118, %r119;
	mad.lo.s32 	%r55, %r117, %r36, %r120;
	mul.f32 	%f504, %f89, %f85;
	neg.f32 	%f505, %f88;
	fma.rn.f32 	%f506, %f505, %f86, %f504;
	mul.f32 	%f507, %f90, %f86;
	neg.f32 	%f508, %f89;
	fma.rn.f32 	%f509, %f508, %f87, %f507;
	add.f32 	%f510, %f506, %f509;
	mul.f32 	%f511, %f88, %f87;
	neg.f32 	%f512, %f90;
	fma.rn.f32 	%f513, %f512, %f85, %f511;
	add.f32 	%f503, %f510, %f513;
	// inline asm
	abs.f32 	%f502, %f503;
	// inline asm
	div.full.f32 	%f93, %f502, 0f40000000;
	setp.ne.s32 	%p42, %r55, 0;
	setp.lt.s32 	%p43, %r214, %r212;
	and.pred  	%p44, %p42, %p43;
	@!%p44 bra 	BB2_81;

	cvt.rn.f32.s32 	%f94, %r51;
	cvt.rn.f32.s32 	%f95, %r213;
	cvt.rn.f32.s32 	%f96, %r214;
	cvt.rn.f32.s32 	%f97, %r212;
	add.f32 	%f98, %f93, 0f3A83126F;
	add.f32 	%f99, %f93, 0fBA83126F;
	cvt.rn.f32.s32 	%f100, %r55;
	sub.s32 	%r121, %r40, %r41;
	cvt.rn.f32.s32 	%f101, %r121;
	cvt.rn.f32.s32 	%f102, %r54;
	mul.f32 	%f514, %f34, %f102;
	fma.rn.f32 	%f515, %f59, %f87, %f514;
	neg.f32 	%f516, %f84;
	fma.rn.f32 	%f517, %f516, %f86, %f515;
	sub.f32 	%f518, %f84, %f59;
	fma.rn.f32 	%f103, %f518, %f85, %f517;
	mul.f32 	%f519, %f34, %f101;
	fma.rn.f32 	%f520, %f59, %f90, %f519;
	fma.rn.f32 	%f521, %f516, %f89, %f520;
	fma.rn.f32 	%f522, %f518, %f88, %f521;
	neg.f32 	%f104, %f522;
	rcp.approx.f32 	%f523, %f59;
	rcp.approx.f32 	%f105, %f34;
	mul.f32 	%f524, %f105, %f102;
	fma.rn.f32 	%f525, %f523, %f87, %f524;
	rcp.approx.f32 	%f526, %f84;
	neg.f32 	%f527, %f526;
	fma.rn.f32 	%f528, %f527, %f86, %f525;
	sub.f32 	%f529, %f526, %f523;
	fma.rn.f32 	%f106, %f529, %f85, %f528;
	mul.f32 	%f530, %f105, %f101;
	fma.rn.f32 	%f531, %f523, %f90, %f530;
	fma.rn.f32 	%f532, %f527, %f89, %f531;
	fma.rn.f32 	%f533, %f529, %f88, %f532;
	neg.f32 	%f107, %f533;
	ld.const.u32 	%r122, [mulint];
	cvt.rn.f32.u32 	%f108, %r122;

BB2_66:
	setp.lt.s32 	%p45, %r51, %r213;
	@%p45 bra 	BB2_67;
	bra.uni 	BB2_80;

BB2_67:
	cvt.rn.f32.s32 	%f109, %r214;
	mov.u32 	%r216, %r51;

BB2_68:
	mov.u32 	%r57, %r216;
	cvt.rn.f32.s32 	%f110, %r57;
	setp.ltu.f32 	%p46, %f110, %f94;
	setp.geu.f32 	%p47, %f110, %f95;
	or.pred  	%p48, %p47, %p46;
	setp.ltu.f32 	%p49, %f109, %f96;
	setp.geu.f32 	%p50, %f109, %f97;
	or.pred  	%p51, %p50, %p49;
	or.pred  	%p52, %p48, %p51;
	@%p52 bra 	BB2_79;

	mul.lo.s32 	%r123, %r57, %r37;
	mul.lo.s32 	%r124, %r40, %r38;
	sub.s32 	%r126, %r119, %r124;
	mul.lo.s32 	%r127, %r214, %r41;
	sub.s32 	%r128, %r126, %r127;
	mul.lo.s32 	%r129, %r214, %r40;
	mad.lo.s32 	%r130, %r214, %r40, %r128;
	mul.lo.s32 	%r131, %r57, %r38;
	mad.lo.s32 	%r132, %r57, %r38, %r130;
	sub.s32 	%r133, %r132, %r123;
	cvt.rn.f32.s32 	%f540, %r133;
	div.full.f32 	%f535, %f540, 0f40000000;
	// inline asm
	abs.f32 	%f534, %f535;
	// inline asm
	mul.lo.s32 	%r134, %r41, %r36;
	mul.lo.s32 	%r135, %r39, %r38;
	sub.s32 	%r136, %r135, %r134;
	mad.lo.s32 	%r137, %r214, %r41, %r136;
	mul.lo.s32 	%r138, %r214, %r39;
	sub.s32 	%r139, %r137, %r138;
	sub.s32 	%r140, %r139, %r131;
	mul.lo.s32 	%r141, %r57, %r36;
	mad.lo.s32 	%r142, %r57, %r36, %r140;
	cvt.rn.f32.s32 	%f541, %r142;
	div.full.f32 	%f537, %f541, 0f40000000;
	// inline asm
	abs.f32 	%f536, %f537;
	// inline asm
	add.f32 	%f542, %f534, %f536;
	mul.lo.s32 	%r143, %r39, %r37;
	mul.lo.s32 	%r144, %r40, %r36;
	sub.s32 	%r145, %r144, %r143;
	mad.lo.s32 	%r146, %r214, %r39, %r145;
	sub.s32 	%r147, %r146, %r129;
	sub.s32 	%r148, %r147, %r141;
	mad.lo.s32 	%r149, %r57, %r37, %r148;
	cvt.rn.f32.s32 	%f543, %r149;
	div.full.f32 	%f539, %f543, 0f40000000;
	// inline asm
	abs.f32 	%f538, %f539;
	// inline asm
	add.f32 	%f111, %f542, %f538;
	setp.gt.u32 	%p53, %r214, 599;
	setp.gt.u32 	%p54, %r57, 799;
	or.pred  	%p55, %p54, %p53;
	setp.lt.s32 	%p56, %r57, 0;
	or.pred  	%p57, %p55, %p56;
	setp.lt.s32 	%p58, %r214, 0;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	BB2_79;

	setp.lt.f32 	%p60, %f111, %f98;
	setp.gt.f32 	%p61, %f111, %f99;
	and.pred  	%p62, %p60, %p61;
	@!%p62 bra 	BB2_79;

	mad.lo.s32 	%r150, %r214, 800, %r57;
	shl.b32 	%r151, %r150, 2;
	ld.param.u32 	%r198, [part1_param_4];
	add.s32 	%r58, %r198, %r151;
	// inline asm
	div.approx.f32 	%f544, %f103, %f100;
	// inline asm
	// inline asm
	div.approx.f32 	%f547, %f104, %f100;
	// inline asm
	neg.f32 	%f550, %f544;
	fma.rn.f32 	%f551, %f550, %f88, %f34;
	neg.f32 	%f552, %f547;
	fma.rn.f32 	%f553, %f552, %f85, %f551;
	mul.f32 	%f554, %f547, %f109;
	fma.rn.f32 	%f555, %f544, %f110, %f554;
	add.f32 	%f112, %f555, %f553;
	ld.const.f32 	%f556, [depth_cutoff];
	setp.lt.f32 	%p63, %f112, %f556;
	@%p63 bra 	BB2_79;

	ld.global.v4.f32 	{%f736, %f737, %f738, %f739}, [%r14+16];
	mov.u32 	%r152, 0;
	ld.global.v4.f32 	{%f740, %f741, %f742, %f743}, [%r14+64];
	ld.global.v4.f32 	{%f744, %f745, %f746, %f747}, [%r14+112];
	mul.f32 	%f598, %f736, %f102;
	fma.rn.f32 	%f599, %f740, %f87, %f598;
	neg.f32 	%f600, %f744;
	fma.rn.f32 	%f601, %f600, %f86, %f599;
	sub.f32 	%f602, %f744, %f740;
	fma.rn.f32 	%f558, %f602, %f85, %f601;
	// inline asm
	div.approx.f32 	%f557, %f558, %f100;
	// inline asm
	mul.f32 	%f603, %f736, %f101;
	fma.rn.f32 	%f604, %f740, %f90, %f603;
	fma.rn.f32 	%f605, %f600, %f89, %f604;
	fma.rn.f32 	%f606, %f602, %f88, %f605;
	neg.f32 	%f561, %f606;
	// inline asm
	div.approx.f32 	%f560, %f561, %f100;
	// inline asm
	neg.f32 	%f607, %f557;
	fma.rn.f32 	%f608, %f607, %f88, %f736;
	neg.f32 	%f609, %f560;
	fma.rn.f32 	%f610, %f609, %f85, %f608;
	mul.f32 	%f611, %f560, %f109;
	fma.rn.f32 	%f612, %f557, %f110, %f611;
	add.f32 	%f113, %f612, %f610;
	mul.f32 	%f616, %f737, %f102;
	fma.rn.f32 	%f617, %f741, %f87, %f616;
	neg.f32 	%f618, %f745;
	fma.rn.f32 	%f619, %f618, %f86, %f617;
	sub.f32 	%f620, %f745, %f741;
	fma.rn.f32 	%f564, %f620, %f85, %f619;
	// inline asm
	div.approx.f32 	%f563, %f564, %f100;
	// inline asm
	mul.f32 	%f621, %f737, %f101;
	fma.rn.f32 	%f622, %f741, %f90, %f621;
	fma.rn.f32 	%f623, %f618, %f89, %f622;
	fma.rn.f32 	%f624, %f620, %f88, %f623;
	neg.f32 	%f567, %f624;
	// inline asm
	div.approx.f32 	%f566, %f567, %f100;
	// inline asm
	neg.f32 	%f625, %f563;
	fma.rn.f32 	%f626, %f625, %f88, %f737;
	neg.f32 	%f627, %f566;
	fma.rn.f32 	%f628, %f627, %f85, %f626;
	mul.f32 	%f629, %f566, %f109;
	fma.rn.f32 	%f630, %f563, %f110, %f629;
	add.f32 	%f114, %f630, %f628;
	mul.f32 	%f634, %f738, %f102;
	fma.rn.f32 	%f635, %f742, %f87, %f634;
	neg.f32 	%f636, %f746;
	fma.rn.f32 	%f637, %f636, %f86, %f635;
	sub.f32 	%f638, %f746, %f742;
	fma.rn.f32 	%f570, %f638, %f85, %f637;
	// inline asm
	div.approx.f32 	%f569, %f570, %f100;
	// inline asm
	mul.f32 	%f639, %f738, %f101;
	fma.rn.f32 	%f640, %f742, %f90, %f639;
	fma.rn.f32 	%f641, %f636, %f89, %f640;
	fma.rn.f32 	%f642, %f638, %f88, %f641;
	neg.f32 	%f573, %f642;
	// inline asm
	div.approx.f32 	%f572, %f573, %f100;
	// inline asm
	neg.f32 	%f643, %f569;
	fma.rn.f32 	%f644, %f643, %f88, %f738;
	neg.f32 	%f645, %f572;
	fma.rn.f32 	%f646, %f645, %f85, %f644;
	mul.f32 	%f647, %f572, %f109;
	fma.rn.f32 	%f648, %f569, %f110, %f647;
	add.f32 	%f115, %f648, %f646;
	mov.f32 	%f649, 0f00000000;
	// inline asm
	div.approx.f32 	%f575, %f106, %f100;
	// inline asm
	// inline asm
	div.approx.f32 	%f578, %f107, %f100;
	// inline asm
	neg.f32 	%f650, %f575;
	fma.rn.f32 	%f651, %f650, %f88, %f105;
	neg.f32 	%f652, %f578;
	fma.rn.f32 	%f653, %f652, %f85, %f651;
	mul.f32 	%f654, %f578, %f109;
	fma.rn.f32 	%f655, %f575, %f110, %f654;
	add.f32 	%f656, %f655, %f653;
	ld.global.v2.f32 	{%f748, %f749}, [%r14+32];
	div.full.f32 	%f658, %f748, %f34;
	ld.global.v2.f32 	{%f750, %f751}, [%r14+80];
	div.full.f32 	%f660, %f750, %f59;
	ld.global.v2.f32 	{%f752, %f753}, [%r14+128];
	div.full.f32 	%f662, %f752, %f84;
	mul.f32 	%f663, %f658, %f102;
	fma.rn.f32 	%f664, %f660, %f87, %f663;
	neg.f32 	%f665, %f662;
	fma.rn.f32 	%f666, %f665, %f86, %f664;
	sub.f32 	%f667, %f662, %f660;
	fma.rn.f32 	%f582, %f667, %f85, %f666;
	// inline asm
	div.approx.f32 	%f581, %f582, %f100;
	// inline asm
	mul.f32 	%f668, %f658, %f101;
	fma.rn.f32 	%f669, %f660, %f90, %f668;
	fma.rn.f32 	%f670, %f665, %f89, %f669;
	fma.rn.f32 	%f671, %f667, %f88, %f670;
	neg.f32 	%f585, %f671;
	// inline asm
	div.approx.f32 	%f584, %f585, %f100;
	// inline asm
	neg.f32 	%f672, %f581;
	fma.rn.f32 	%f673, %f672, %f88, %f658;
	neg.f32 	%f674, %f584;
	fma.rn.f32 	%f675, %f674, %f85, %f673;
	mul.f32 	%f676, %f584, %f109;
	fma.rn.f32 	%f677, %f581, %f110, %f676;
	add.f32 	%f678, %f677, %f675;
	div.full.f32 	%f680, %f749, %f34;
	div.full.f32 	%f682, %f751, %f59;
	div.full.f32 	%f684, %f753, %f84;
	mul.f32 	%f685, %f680, %f102;
	fma.rn.f32 	%f686, %f682, %f87, %f685;
	neg.f32 	%f687, %f684;
	fma.rn.f32 	%f688, %f687, %f86, %f686;
	sub.f32 	%f689, %f684, %f682;
	fma.rn.f32 	%f588, %f689, %f85, %f688;
	// inline asm
	div.approx.f32 	%f587, %f588, %f100;
	// inline asm
	mul.f32 	%f690, %f680, %f101;
	fma.rn.f32 	%f691, %f682, %f90, %f690;
	fma.rn.f32 	%f692, %f687, %f89, %f691;
	fma.rn.f32 	%f693, %f689, %f88, %f692;
	neg.f32 	%f591, %f693;
	// inline asm
	div.approx.f32 	%f590, %f591, %f100;
	// inline asm
	neg.f32 	%f694, %f587;
	fma.rn.f32 	%f695, %f694, %f88, %f680;
	neg.f32 	%f696, %f590;
	fma.rn.f32 	%f697, %f696, %f85, %f695;
	mul.f32 	%f698, %f590, %f109;
	fma.rn.f32 	%f699, %f587, %f110, %f698;
	add.f32 	%f700, %f699, %f697;
	div.full.f32 	%f701, %f678, %f656;
	mul.f32 	%f702, %f701, %f108;
	cvt.rzi.u32.f32 	%r153, %f702;
	div.full.f32 	%f703, %f700, %f656;
	mul.f32 	%f704, %f703, %f108;
	cvt.rzi.u32.f32 	%r154, %f704;
	mul.f32 	%f594, %f112, %f108;
	// inline asm
	cvt.rmi.f32.f32 	%f593, %f594;
	// inline asm
	cvt.rzi.u32.f32 	%r59, %f593;
	setp.eq.s32 	%p64, %r59, 0;
	@%p64 bra 	BB2_79;

	ld.volatile.global.u32 	%r155, [%r58];
	setp.ge.u32 	%p65, %r59, %r155;
	@%p65 bra 	BB2_79;

BB2_74:
	ld.volatile.global.u32 	%r156, [%r58];
	setp.ne.s32 	%p66, %r156, %r59;
	@%p66 bra 	BB2_77;

	setp.neu.f32 	%p67, %f799, %f113;
	setp.neu.f32 	%p68, %f800, %f114;
	or.pred  	%p69, %p67, %p68;
	setp.neu.f32 	%p70, %f801, %f115;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB2_77;

	setp.eq.s32 	%p72, %r218, %r202;
	@%p72 bra 	BB2_79;

BB2_77:
	ld.volatile.global.u32 	%r158, [%r58];
	setp.lt.u32 	%p73, %r59, %r158;
	@%p73 bra 	BB2_78;
	bra.uni 	BB2_79;

BB2_78:
	st.volatile.global.u32 	[%r58], %r59;
	shl.b32 	%r160, %r150, 4;
	ld.param.u32 	%r199, [part1_param_5];
	add.s32 	%r161, %r199, %r160;
	st.volatile.global.v4.f32 	[%r161], {%f113, %f114, %f115, %f649};
	ld.param.u32 	%r200, [part1_param_7];
	add.s32 	%r162, %r200, %r160;
	st.volatile.global.v4.u32 	[%r162], {%r153, %r154, %r202, %r152};
	ld.volatile.global.v4.f32 	{%f799, %f800, %f801, %f735}, [%r161];
	ld.volatile.global.v4.u32 	{%r187, %r188, %r218, %r190}, [%r162];
	bra.uni 	BB2_74;

BB2_79:
	add.s32 	%r60, %r57, 1;
	setp.lt.s32 	%p74, %r60, %r213;
	mov.u32 	%r216, %r60;
	@%p74 bra 	BB2_68;

BB2_80:
	add.s32 	%r214, %r214, 1;
	setp.lt.s32 	%p75, %r214, %r212;
	@%p75 bra 	BB2_66;

BB2_81:
	ret;
}

.entry part1_old_triangles_screen(
	.param .u32 .ptr .global .align 16 part1_old_triangles_screen_param_0,
	.param .u32 .ptr .global .align 16 part1_old_triangles_screen_param_1,
	.param .u32 .ptr .global .align 16 part1_old_triangles_screen_param_2,
	.param .u32 .ptr .global .align 4 part1_old_triangles_screen_param_3,
	.param .u32 .ptr .global .align 4 part1_old_triangles_screen_param_4
)
{
	.reg .f32 	%f<590>;
	.reg .pred 	%p<48>;
	.reg .s32 	%r<152>;


	ld.param.u32 	%r81, [part1_old_triangles_screen_param_3];
	// inline asm
	mov.u32 	%r76, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r77, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r78, %envreg6;
	// inline asm
	ld.global.u32 	%r82, [%r81];
	cvt.rn.f32.u32 	%f103, %r82;
	cvt.rn.f32.u32 	%f104, %r78;
	div.full.f32 	%f105, %f103, %f104;
	// inline asm
	mov.u32 	%r79, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r80, %ctaid.x;
	// inline asm
	add.s32 	%r83, %r80, %r79;
	cvt.rn.f32.u32 	%f106, %r83;
	mul.f32 	%f102, %f106, %f105;
	// inline asm
	cvt.rpi.f32.f32 	%f101, %f102;
	// inline asm
	cvt.rzi.u32.f32 	%r84, %f101;
	cvt.rn.f32.u32 	%f107, %r77;
	div.full.f32 	%f108, %f105, %f107;
	cvt.rn.f32.u32 	%f109, %r84;
	cvt.rn.f32.u32 	%f110, %r76;
	fma.rn.f32 	%f111, %f108, %f110, %f109;
	cvt.rzi.u32.f32 	%r128, %f111;
	cvt.rn.f32.u32 	%f112, %r128;
	add.f32 	%f1, %f112, %f108;
	mov.f32 	%f2, 0f44480000;
	div.full.f32 	%f3, %f2, 0f40000000;
	mov.f32 	%f4, 0f44160000;
	div.full.f32 	%f5, %f4, 0f40000000;

BB3_1:
	cvt.rn.f32.u32 	%f113, %r128;
	setp.geu.f32 	%p1, %f113, %f1;
	@%p1 bra 	BB3_66;

	ld.param.u32 	%r124, [part1_old_triangles_screen_param_0];
	mad.lo.s32 	%r85, %r128, 144, %r124;
	ld.global.v4.f32 	{%f549, %f550, %f551, %f552}, [%r85];
	ld.param.u32 	%r125, [part1_old_triangles_screen_param_1];
	ld.global.v4.f32 	{%f553, %f554, %f555, %f556}, [%r125];
	ld.param.u32 	%r126, [part1_old_triangles_screen_param_2];
	ld.global.v4.f32 	{%f557, %f558, %f559, %f560}, [%r126];
	// inline asm
	cos.approx.f32 	%f114, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f116, %f559;
	// inline asm
	// inline asm
	cos.approx.f32 	%f118, %f559;
	// inline asm
	sub.f32 	%f236, %f549, %f553;
	fma.rn.f32 	%f237, %f118, %f236, %f116;
	mul.f32 	%f238, %f114, %f237;
	// inline asm
	sin.approx.f32 	%f120, %f558;
	// inline asm
	sub.f32 	%f241, %f551, %f555;
	neg.f32 	%f242, %f120;
	fma.rn.f32 	%f243, %f242, %f241, %f238;
	// inline asm
	sin.approx.f32 	%f122, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f124, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f126, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f128, %f559;
	// inline asm
	sub.f32 	%f246, %f550, %f554;
	// inline asm
	cos.approx.f32 	%f130, %f559;
	// inline asm
	mul.f32 	%f247, %f130, %f236;
	fma.rn.f32 	%f248, %f128, %f246, %f247;
	mul.f32 	%f249, %f126, %f248;
	fma.rn.f32 	%f250, %f124, %f241, %f249;
	// inline asm
	cos.approx.f32 	%f132, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f134, %f559;
	// inline asm
	mul.f32 	%f251, %f134, %f246;
	// inline asm
	sin.approx.f32 	%f136, %f559;
	// inline asm
	neg.f32 	%f252, %f136;
	fma.rn.f32 	%f253, %f252, %f236, %f251;
	mul.f32 	%f254, %f132, %f253;
	fma.rn.f32 	%f255, %f122, %f250, %f254;
	// inline asm
	cos.approx.f32 	%f138, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f140, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f142, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f144, %f559;
	// inline asm
	// inline asm
	cos.approx.f32 	%f146, %f559;
	// inline asm
	mul.f32 	%f256, %f146, %f236;
	fma.rn.f32 	%f257, %f144, %f246, %f256;
	mul.f32 	%f258, %f142, %f257;
	fma.rn.f32 	%f259, %f140, %f241, %f258;
	mul.f32 	%f260, %f138, %f259;
	// inline asm
	sin.approx.f32 	%f148, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f150, %f559;
	// inline asm
	mul.f32 	%f261, %f150, %f246;
	// inline asm
	sin.approx.f32 	%f152, %f559;
	// inline asm
	neg.f32 	%f262, %f152;
	fma.rn.f32 	%f263, %f262, %f236, %f261;
	neg.f32 	%f264, %f148;
	fma.rn.f32 	%f265, %f264, %f263, %f260;
	ld.global.v4.f32 	{%f561, %f562, %f563, %f564}, [%r85+48];
	// inline asm
	cos.approx.f32 	%f154, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f156, %f559;
	// inline asm
	// inline asm
	cos.approx.f32 	%f158, %f559;
	// inline asm
	sub.f32 	%f267, %f561, %f553;
	fma.rn.f32 	%f268, %f158, %f267, %f156;
	mul.f32 	%f269, %f154, %f268;
	// inline asm
	sin.approx.f32 	%f160, %f558;
	// inline asm
	sub.f32 	%f271, %f563, %f555;
	neg.f32 	%f272, %f160;
	fma.rn.f32 	%f6, %f272, %f271, %f269;
	// inline asm
	sin.approx.f32 	%f162, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f164, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f166, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f168, %f559;
	// inline asm
	sub.f32 	%f274, %f562, %f554;
	// inline asm
	cos.approx.f32 	%f170, %f559;
	// inline asm
	mul.f32 	%f275, %f170, %f267;
	fma.rn.f32 	%f276, %f168, %f274, %f275;
	mul.f32 	%f277, %f166, %f276;
	fma.rn.f32 	%f278, %f164, %f271, %f277;
	// inline asm
	cos.approx.f32 	%f172, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f174, %f559;
	// inline asm
	mul.f32 	%f279, %f174, %f274;
	// inline asm
	sin.approx.f32 	%f176, %f559;
	// inline asm
	neg.f32 	%f280, %f176;
	fma.rn.f32 	%f281, %f280, %f267, %f279;
	mul.f32 	%f282, %f172, %f281;
	fma.rn.f32 	%f7, %f162, %f278, %f282;
	// inline asm
	cos.approx.f32 	%f178, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f180, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f182, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f184, %f559;
	// inline asm
	// inline asm
	cos.approx.f32 	%f186, %f559;
	// inline asm
	mul.f32 	%f283, %f186, %f267;
	fma.rn.f32 	%f284, %f184, %f274, %f283;
	mul.f32 	%f285, %f182, %f284;
	fma.rn.f32 	%f286, %f180, %f271, %f285;
	mul.f32 	%f287, %f178, %f286;
	// inline asm
	sin.approx.f32 	%f188, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f190, %f559;
	// inline asm
	mul.f32 	%f288, %f190, %f274;
	// inline asm
	sin.approx.f32 	%f192, %f559;
	// inline asm
	neg.f32 	%f289, %f192;
	fma.rn.f32 	%f290, %f289, %f267, %f288;
	neg.f32 	%f291, %f188;
	fma.rn.f32 	%f8, %f291, %f290, %f287;
	ld.global.v4.f32 	{%f565, %f566, %f567, %f568}, [%r85+96];
	// inline asm
	cos.approx.f32 	%f194, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f196, %f559;
	// inline asm
	// inline asm
	cos.approx.f32 	%f198, %f559;
	// inline asm
	sub.f32 	%f293, %f565, %f553;
	fma.rn.f32 	%f294, %f198, %f293, %f196;
	mul.f32 	%f295, %f194, %f294;
	// inline asm
	sin.approx.f32 	%f200, %f558;
	// inline asm
	sub.f32 	%f297, %f567, %f555;
	neg.f32 	%f298, %f200;
	fma.rn.f32 	%f9, %f298, %f297, %f295;
	// inline asm
	sin.approx.f32 	%f202, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f204, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f206, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f208, %f559;
	// inline asm
	sub.f32 	%f300, %f566, %f554;
	// inline asm
	cos.approx.f32 	%f210, %f559;
	// inline asm
	mul.f32 	%f301, %f210, %f293;
	fma.rn.f32 	%f302, %f208, %f300, %f301;
	mul.f32 	%f303, %f206, %f302;
	fma.rn.f32 	%f304, %f204, %f297, %f303;
	// inline asm
	cos.approx.f32 	%f212, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f214, %f559;
	// inline asm
	mul.f32 	%f305, %f214, %f300;
	// inline asm
	sin.approx.f32 	%f216, %f559;
	// inline asm
	neg.f32 	%f306, %f216;
	fma.rn.f32 	%f307, %f306, %f293, %f305;
	mul.f32 	%f308, %f212, %f307;
	fma.rn.f32 	%f10, %f202, %f304, %f308;
	// inline asm
	cos.approx.f32 	%f218, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f220, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f222, %f558;
	// inline asm
	// inline asm
	sin.approx.f32 	%f224, %f559;
	// inline asm
	// inline asm
	cos.approx.f32 	%f226, %f559;
	// inline asm
	mul.f32 	%f309, %f226, %f293;
	fma.rn.f32 	%f310, %f224, %f300, %f309;
	mul.f32 	%f311, %f222, %f310;
	fma.rn.f32 	%f312, %f220, %f297, %f311;
	mul.f32 	%f313, %f218, %f312;
	// inline asm
	sin.approx.f32 	%f228, %f557;
	// inline asm
	// inline asm
	cos.approx.f32 	%f230, %f559;
	// inline asm
	mul.f32 	%f314, %f230, %f300;
	// inline asm
	sin.approx.f32 	%f232, %f559;
	// inline asm
	neg.f32 	%f315, %f232;
	fma.rn.f32 	%f316, %f315, %f293, %f314;
	neg.f32 	%f317, %f228;
	fma.rn.f32 	%f11, %f317, %f316, %f313;
	mov.f32 	%f318, 0f442F0000;
	div.full.f32 	%f319, %f318, %f265;
	fma.rn.f32 	%f12, %f243, %f319, %f3;
	fma.rn.f32 	%f13, %f255, %f319, %f5;
	add.f32 	%f14, %f265, 0f3F800000;
	mov.b32 	 %r130, %f14;
	setp.gt.f32 	%p2, %f14, 0f00000000;
	setp.lt.f32 	%p3, %f14, 0f7F800000;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB3_4;

	// inline asm
	lg2.approx.f32 	%f320, %f14;mul.f32 	%f320, %f320, 0f3F317218;
	// inline asm
	mov.f32 	%f572, %f320;
	bra.uni 	BB3_13;

BB3_4:
	setp.lt.u32 	%p5, %r130, 8388608;
	@%p5 bra 	BB3_6;

	mov.u32 	%r129, -127;
	bra.uni 	BB3_7;

BB3_6:
	mov.f32 	%f322, 0f4B800000;
	mul.rn.f32 	%f323, %f14, %f322;
	mov.b32 	 %r130, %f323;
	mov.u32 	%r129, -151;

BB3_7:
	and.b32  	%r88, %r130, -2139095041;
	or.b32  	%r89, %r88, 1065353216;
	mov.b32 	 %f569, %r89;
	shr.u32 	%r90, %r130, 23;
	add.s32 	%r131, %r90, %r129;
	setp.gt.f32 	%p6, %f569, 0f3FB504F3;
	@%p6 bra 	BB3_8;
	bra.uni 	BB3_9;

BB3_8:
	mov.f32 	%f324, 0f3F000000;
	mul.rn.f32 	%f569, %f569, %f324;
	add.s32 	%r131, %r131, 1;

BB3_9:
	add.f32 	%f19, %f569, 0fBF800000;
	add.f32 	%f326, %f569, 0f3F800000;
	// inline asm
	abs.f32 	%f325, %f326;
	// inline asm
	setp.gt.f32 	%p7, %f325, 0f7E800000;
	mov.f32 	%f570, %f326;
	@%p7 bra 	BB3_11;

	mov.f32 	%f571, %f19;
	bra.uni 	BB3_12;

BB3_11:
	mov.f32 	%f327, 0f3E800000;
	mul.rn.f32 	%f21, %f19, %f327;
	mul.rn.f32 	%f570, %f326, %f327;
	mov.f32 	%f571, %f21;

BB3_12:
	mov.f32 	%f24, %f571;
	// inline asm
	div.approx.f32 	%f328, %f24, %f570;
	// inline asm
	neg.f32 	%f335, %f19;
	mul.rn.f32 	%f336, %f335, %f328;
	add.f32 	%f337, %f19, %f336;
	mul.rn.f32 	%f338, %f337, %f337;
	mov.f32 	%f339, 0f3B2063C3;
	mul.rn.f32 	%f340, %f339, %f338;
	add.f32 	%f341, %f340, 0f3C4C4BE0;
	mul.rn.f32 	%f342, %f341, %f338;
	add.f32 	%f343, %f342, 0f3DAAAB50;
	mul.rn.f32 	%f344, %f343, %f338;
	mul.rn.f32 	%f345, %f344, %f337;
	add.f32 	%f346, %f345, %f336;
	add.f32 	%f334, %f346, %f19;
	cvt.rn.f32.s32 	%f332, %r131;
	mov.f32 	%f333, 0f3F317218;
	// inline asm
	mad.f32 	%f331, %f332, %f333, %f334;
	// inline asm
	mov.f32 	%f572, %f331;

BB3_13:
	mov.f32 	%f573, 0f3FDAC800;
	mov.pred 	%p8, -1;
	@%p8 bra 	BB3_14;
	bra.uni 	BB3_15;

BB3_14:
	mov.f32 	%f347, 0f3F000000;
	mul.rn.f32 	%f573, %f573, %f347;

BB3_15:
	add.f32 	%f30, %f573, 0fBF800000;
	add.f32 	%f349, %f573, 0f3F800000;
	// inline asm
	abs.f32 	%f348, %f349;
	// inline asm
	setp.gt.f32 	%p9, %f348, 0f7E800000;
	mov.f32 	%f574, %f349;
	@%p9 bra 	BB3_17;

	mov.f32 	%f575, %f30;
	bra.uni 	BB3_18;

BB3_17:
	mov.f32 	%f350, 0f3E800000;
	mul.rn.f32 	%f32, %f30, %f350;
	mul.rn.f32 	%f574, %f349, %f350;
	mov.f32 	%f575, %f32;

BB3_18:
	mov.f32 	%f35, %f575;
	// inline asm
	div.approx.f32 	%f351, %f35, %f574;
	// inline asm
	neg.f32 	%f358, %f30;
	mul.rn.f32 	%f359, %f358, %f351;
	add.f32 	%f360, %f30, %f359;
	mul.rn.f32 	%f361, %f360, %f360;
	mov.f32 	%f362, 0f3B2063C3;
	mul.rn.f32 	%f363, %f362, %f361;
	add.f32 	%f364, %f363, 0f3C4C4BE0;
	mul.rn.f32 	%f365, %f364, %f361;
	add.f32 	%f366, %f365, 0f3DAAAB50;
	mul.rn.f32 	%f367, %f366, %f361;
	mul.rn.f32 	%f368, %f367, %f360;
	add.f32 	%f369, %f368, %f359;
	add.f32 	%f357, %f369, %f30;
	mov.f32 	%f355, 0f41500000;
	mov.f32 	%f356, 0f3F317218;
	// inline asm
	mad.f32 	%f354, %f355, %f356, %f357;
	// inline asm
	div.full.f32 	%f36, %f572, %f354;
	div.full.f32 	%f371, %f318, %f8;
	fma.rn.f32 	%f37, %f6, %f371, %f3;
	fma.rn.f32 	%f38, %f7, %f371, %f5;
	add.f32 	%f39, %f8, 0f3F800000;
	mov.b32 	 %r133, %f39;
	setp.gt.f32 	%p10, %f39, 0f00000000;
	setp.lt.f32 	%p11, %f39, 0f7F800000;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB3_20;

	// inline asm
	lg2.approx.f32 	%f372, %f39;mul.f32 	%f372, %f372, 0f3F317218;
	// inline asm
	mov.f32 	%f579, %f372;
	bra.uni 	BB3_29;

BB3_20:
	setp.lt.u32 	%p13, %r133, 8388608;
	@%p13 bra 	BB3_22;

	mov.u32 	%r132, -127;
	bra.uni 	BB3_23;

BB3_22:
	mov.f32 	%f374, 0f4B800000;
	mul.rn.f32 	%f375, %f39, %f374;
	mov.b32 	 %r133, %f375;
	mov.u32 	%r132, -151;

BB3_23:
	and.b32  	%r93, %r133, -2139095041;
	or.b32  	%r94, %r93, 1065353216;
	mov.b32 	 %f576, %r94;
	shr.u32 	%r95, %r133, 23;
	add.s32 	%r134, %r95, %r132;
	setp.gt.f32 	%p14, %f576, 0f3FB504F3;
	@%p14 bra 	BB3_24;
	bra.uni 	BB3_25;

BB3_24:
	mov.f32 	%f376, 0f3F000000;
	mul.rn.f32 	%f576, %f576, %f376;
	add.s32 	%r134, %r134, 1;

BB3_25:
	add.f32 	%f44, %f576, 0fBF800000;
	add.f32 	%f378, %f576, 0f3F800000;
	// inline asm
	abs.f32 	%f377, %f378;
	// inline asm
	setp.gt.f32 	%p15, %f377, 0f7E800000;
	mov.f32 	%f577, %f378;
	@%p15 bra 	BB3_27;

	mov.f32 	%f578, %f44;
	bra.uni 	BB3_28;

BB3_27:
	mov.f32 	%f379, 0f3E800000;
	mul.rn.f32 	%f46, %f44, %f379;
	mul.rn.f32 	%f577, %f378, %f379;
	mov.f32 	%f578, %f46;

BB3_28:
	mov.f32 	%f49, %f578;
	// inline asm
	div.approx.f32 	%f380, %f49, %f577;
	// inline asm
	neg.f32 	%f387, %f44;
	mul.rn.f32 	%f388, %f387, %f380;
	add.f32 	%f389, %f44, %f388;
	mul.rn.f32 	%f390, %f389, %f389;
	mul.rn.f32 	%f392, %f362, %f390;
	add.f32 	%f393, %f392, 0f3C4C4BE0;
	mul.rn.f32 	%f394, %f393, %f390;
	add.f32 	%f395, %f394, 0f3DAAAB50;
	mul.rn.f32 	%f396, %f395, %f390;
	mul.rn.f32 	%f397, %f396, %f389;
	add.f32 	%f398, %f397, %f388;
	add.f32 	%f386, %f398, %f44;
	cvt.rn.f32.s32 	%f384, %r134;
	// inline asm
	mad.f32 	%f383, %f384, %f356, %f386;
	// inline asm
	mov.f32 	%f579, %f383;

BB3_29:
	mov.f32 	%f580, 0f3FDAC800;
	@%p8 bra 	BB3_30;
	bra.uni 	BB3_31;

BB3_30:
	mov.f32 	%f399, 0f3F000000;
	mul.rn.f32 	%f580, %f580, %f399;

BB3_31:
	add.f32 	%f55, %f580, 0fBF800000;
	add.f32 	%f401, %f580, 0f3F800000;
	// inline asm
	abs.f32 	%f400, %f401;
	// inline asm
	setp.gt.f32 	%p17, %f400, 0f7E800000;
	mov.f32 	%f581, %f401;
	@%p17 bra 	BB3_33;

	mov.f32 	%f582, %f55;
	bra.uni 	BB3_34;

BB3_33:
	mov.f32 	%f402, 0f3E800000;
	mul.rn.f32 	%f57, %f55, %f402;
	mul.rn.f32 	%f581, %f401, %f402;
	mov.f32 	%f582, %f57;

BB3_34:
	mov.f32 	%f60, %f582;
	// inline asm
	div.approx.f32 	%f403, %f60, %f581;
	// inline asm
	neg.f32 	%f410, %f55;
	mul.rn.f32 	%f411, %f410, %f403;
	add.f32 	%f412, %f55, %f411;
	mul.rn.f32 	%f413, %f412, %f412;
	mul.rn.f32 	%f415, %f362, %f413;
	add.f32 	%f416, %f415, 0f3C4C4BE0;
	mul.rn.f32 	%f417, %f416, %f413;
	add.f32 	%f418, %f417, 0f3DAAAB50;
	mul.rn.f32 	%f419, %f418, %f413;
	mul.rn.f32 	%f420, %f419, %f412;
	add.f32 	%f421, %f420, %f411;
	add.f32 	%f409, %f421, %f55;
	// inline asm
	mad.f32 	%f406, %f355, %f356, %f409;
	// inline asm
	div.full.f32 	%f61, %f579, %f406;
	div.full.f32 	%f423, %f318, %f11;
	fma.rn.f32 	%f62, %f9, %f423, %f3;
	fma.rn.f32 	%f63, %f10, %f423, %f5;
	add.f32 	%f64, %f11, 0f3F800000;
	mov.b32 	 %r136, %f64;
	setp.gt.f32 	%p18, %f64, 0f00000000;
	setp.lt.f32 	%p19, %f64, 0f7F800000;
	and.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB3_36;

	// inline asm
	lg2.approx.f32 	%f424, %f64;mul.f32 	%f424, %f424, 0f3F317218;
	// inline asm
	mov.f32 	%f586, %f424;
	bra.uni 	BB3_45;

BB3_36:
	setp.lt.u32 	%p21, %r136, 8388608;
	@%p21 bra 	BB3_38;

	mov.u32 	%r135, -127;
	bra.uni 	BB3_39;

BB3_38:
	mov.f32 	%f426, 0f4B800000;
	mul.rn.f32 	%f427, %f64, %f426;
	mov.b32 	 %r136, %f427;
	mov.u32 	%r135, -151;

BB3_39:
	and.b32  	%r98, %r136, -2139095041;
	or.b32  	%r99, %r98, 1065353216;
	mov.b32 	 %f583, %r99;
	shr.u32 	%r100, %r136, 23;
	add.s32 	%r137, %r100, %r135;
	setp.gt.f32 	%p22, %f583, 0f3FB504F3;
	@%p22 bra 	BB3_40;
	bra.uni 	BB3_41;

BB3_40:
	mov.f32 	%f428, 0f3F000000;
	mul.rn.f32 	%f583, %f583, %f428;
	add.s32 	%r137, %r137, 1;

BB3_41:
	add.f32 	%f69, %f583, 0fBF800000;
	add.f32 	%f430, %f583, 0f3F800000;
	// inline asm
	abs.f32 	%f429, %f430;
	// inline asm
	setp.gt.f32 	%p23, %f429, 0f7E800000;
	mov.f32 	%f584, %f430;
	@%p23 bra 	BB3_43;

	mov.f32 	%f585, %f69;
	bra.uni 	BB3_44;

BB3_43:
	mov.f32 	%f431, 0f3E800000;
	mul.rn.f32 	%f71, %f69, %f431;
	mul.rn.f32 	%f584, %f430, %f431;
	mov.f32 	%f585, %f71;

BB3_44:
	mov.f32 	%f74, %f585;
	// inline asm
	div.approx.f32 	%f432, %f74, %f584;
	// inline asm
	neg.f32 	%f439, %f69;
	mul.rn.f32 	%f440, %f439, %f432;
	add.f32 	%f441, %f69, %f440;
	mul.rn.f32 	%f442, %f441, %f441;
	mul.rn.f32 	%f444, %f362, %f442;
	add.f32 	%f445, %f444, 0f3C4C4BE0;
	mul.rn.f32 	%f446, %f445, %f442;
	add.f32 	%f447, %f446, 0f3DAAAB50;
	mul.rn.f32 	%f448, %f447, %f442;
	mul.rn.f32 	%f449, %f448, %f441;
	add.f32 	%f450, %f449, %f440;
	add.f32 	%f438, %f450, %f69;
	cvt.rn.f32.s32 	%f436, %r137;
	// inline asm
	mad.f32 	%f435, %f436, %f356, %f438;
	// inline asm
	mov.f32 	%f586, %f435;

BB3_45:
	mov.f32 	%f587, 0f3FDAC800;
	@%p8 bra 	BB3_46;
	bra.uni 	BB3_47;

BB3_46:
	mov.f32 	%f451, 0f3F000000;
	mul.rn.f32 	%f587, %f587, %f451;

BB3_47:
	add.f32 	%f80, %f587, 0fBF800000;
	add.f32 	%f453, %f587, 0f3F800000;
	// inline asm
	abs.f32 	%f452, %f453;
	// inline asm
	setp.gt.f32 	%p25, %f452, 0f7E800000;
	mov.f32 	%f588, %f453;
	@%p25 bra 	BB3_49;

	mov.f32 	%f589, %f80;
	bra.uni 	BB3_50;

BB3_49:
	mov.f32 	%f454, 0f3E800000;
	mul.rn.f32 	%f82, %f80, %f454;
	mul.rn.f32 	%f588, %f453, %f454;
	mov.f32 	%f589, %f82;

BB3_50:
	mov.f32 	%f85, %f589;
	// inline asm
	div.approx.f32 	%f455, %f85, %f588;
	// inline asm
	neg.f32 	%f474, %f80;
	mul.rn.f32 	%f475, %f474, %f455;
	add.f32 	%f476, %f80, %f475;
	mul.rn.f32 	%f477, %f476, %f476;
	mul.rn.f32 	%f479, %f362, %f477;
	add.f32 	%f480, %f479, 0f3C4C4BE0;
	mul.rn.f32 	%f481, %f480, %f477;
	add.f32 	%f482, %f481, 0f3DAAAB50;
	mul.rn.f32 	%f483, %f482, %f477;
	mul.rn.f32 	%f484, %f483, %f476;
	add.f32 	%f485, %f484, %f475;
	add.f32 	%f461, %f485, %f80;
	// inline asm
	mad.f32 	%f458, %f355, %f356, %f461;
	// inline asm
	div.full.f32 	%f86, %f586, %f458;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f462, 0.5, -0.5, %f13; 
	add.f32 	%f462, %f462, %f13; 
	cvt.rzi.f32.f32 	%f462, %f462; 
	abs.f32 	tmp1, %f13; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f462, %f13, %f462, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f13; 
	selp.f32 	%f462, tmp2, %f462, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r28, %f462;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f464, 0.5, -0.5, %f38; 
	add.f32 	%f464, %f464, %f38; 
	cvt.rzi.f32.f32 	%f464, %f464; 
	abs.f32 	tmp1, %f38; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f464, %f38, %f464, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f38; 
	selp.f32 	%f464, tmp2, %f464, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r29, %f464;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f466, 0.5, -0.5, %f63; 
	add.f32 	%f466, %f466, %f63; 
	cvt.rzi.f32.f32 	%f466, %f466; 
	abs.f32 	tmp1, %f63; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f466, %f63, %f466, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f63; 
	selp.f32 	%f466, tmp2, %f466, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r30, %f466;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f468, 0.5, -0.5, %f12; 
	add.f32 	%f468, %f468, %f12; 
	cvt.rzi.f32.f32 	%f468, %f468; 
	abs.f32 	tmp1, %f12; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f468, %f12, %f468, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f12; 
	selp.f32 	%f468, tmp2, %f468, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r31, %f468;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f470, 0.5, -0.5, %f37; 
	add.f32 	%f470, %f470, %f37; 
	cvt.rzi.f32.f32 	%f470, %f470; 
	abs.f32 	tmp1, %f37; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f470, %f37, %f470, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f37; 
	selp.f32 	%f470, tmp2, %f470, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r32, %f470;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f472, 0.5, -0.5, %f62; 
	add.f32 	%f472, %f472, %f62; 
	cvt.rzi.f32.f32 	%f472, %f472; 
	abs.f32 	tmp1, %f62; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f472, %f62, %f472, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f62; 
	selp.f32 	%f472, tmp2, %f472, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r33, %f472;
	cvt.rn.f32.s32 	%f87, %r28;
	cvt.rn.f32.s32 	%f88, %r29;
	cvt.rn.f32.s32 	%f89, %r30;
	min.f32 	%f486, %f87, %f88;
	min.f32 	%f487, %f486, %f89;
	cvt.rzi.s32.f32 	%r138, %f487;
	max.f32 	%f488, %f87, %f88;
	max.f32 	%f489, %f488, %f89;
	cvt.rzi.s32.f32 	%r35, %f489;
	cvt.rn.f32.s32 	%f90, %r31;
	cvt.rn.f32.s32 	%f91, %r32;
	cvt.rn.f32.s32 	%f92, %r33;
	min.f32 	%f490, %f90, %f91;
	min.f32 	%f491, %f490, %f92;
	cvt.rzi.s32.f32 	%r36, %f491;
	max.f32 	%f492, %f90, %f91;
	max.f32 	%f493, %f492, %f92;
	cvt.rzi.s32.f32 	%r37, %f493;
	cvt.rn.f32.s32 	%f494, %r138;
	setp.ltu.f32 	%p26, %f494, 0f00000000;
	setp.geu.f32 	%p27, %f494, %f4;
	or.pred  	%p28, %p27, %p26;
	@%p28 bra 	BB3_66;

	cvt.rn.f32.s32 	%f495, %r35;
	setp.ltu.f32 	%p29, %f495, 0f00000000;
	setp.geu.f32 	%p30, %f495, %f4;
	or.pred  	%p31, %p30, %p29;
	@%p31 bra 	BB3_66;

	cvt.rn.f32.s32 	%f496, %r36;
	setp.ltu.f32 	%p32, %f496, 0f00000000;
	setp.geu.f32 	%p33, %f496, %f2;
	or.pred  	%p34, %p33, %p32;
	@%p34 bra 	BB3_66;

	cvt.rn.f32.s32 	%f497, %r37;
	setp.ltu.f32 	%p35, %f497, 0f00000000;
	setp.geu.f32 	%p36, %f497, %f2;
	or.pred  	%p37, %p36, %p35;
	@%p37 bra 	BB3_66;

	mul.f32 	%f500, %f91, %f87;
	neg.f32 	%f501, %f90;
	fma.rn.f32 	%f502, %f501, %f88, %f500;
	mul.f32 	%f503, %f92, %f88;
	neg.f32 	%f504, %f91;
	fma.rn.f32 	%f505, %f504, %f89, %f503;
	add.f32 	%f506, %f502, %f505;
	mul.f32 	%f507, %f90, %f89;
	neg.f32 	%f508, %f92;
	fma.rn.f32 	%f509, %f508, %f87, %f507;
	add.f32 	%f499, %f506, %f509;
	// inline asm
	abs.f32 	%f498, %f499;
	// inline asm
	div.full.f32 	%f93, %f498, 0f40000000;
	setp.ge.s32 	%p38, %r138, %r35;
	@%p38 bra 	BB3_65;

	mul.lo.s32 	%r101, %r33, %r29;
	add.f32 	%f94, %f93, 0f3A449BA6;
	add.f32 	%f95, %f93, 0fBA449BA6;
	sub.s32 	%r102, %r29, %r30;
	mul.lo.s32 	%r103, %r31, %r102;
	sub.s32 	%r104, %r33, %r32;
	mad.lo.s32 	%r105, %r32, %r30, %r103;
	sub.s32 	%r106, %r105, %r101;
	mad.lo.s32 	%r107, %r104, %r28, %r106;
	cvt.rn.f32.s32 	%f96, %r107;
	cvt.rn.f32.s32 	%f510, %r102;
	mul.f32 	%f511, %f36, %f510;
	sub.s32 	%r43, %r32, %r33;
	cvt.rn.f32.s32 	%f512, %r43;
	mul.f32 	%f513, %f36, %f512;
	fma.rn.f32 	%f514, %f61, %f89, %f511;
	neg.f32 	%f515, %f86;
	fma.rn.f32 	%f516, %f515, %f88, %f514;
	sub.f32 	%f517, %f86, %f61;
	fma.rn.f32 	%f97, %f517, %f87, %f516;
	fma.rn.f32 	%f518, %f61, %f92, %f513;
	fma.rn.f32 	%f519, %f515, %f91, %f518;
	fma.rn.f32 	%f520, %f517, %f90, %f519;
	neg.f32 	%f98, %f520;
	sub.s32 	%r38, %r29, %r28;
	sub.s32 	%r108, %r138, %r29;
	mul.lo.s32 	%r109, %r31, %r108;
	mad.lo.s32 	%r110, %r36, %r38, %r109;
	sub.s32 	%r111, %r28, %r138;
	mad.lo.s32 	%r150, %r32, %r111, %r110;
	sub.s32 	%r40, %r31, %r32;
	sub.s32 	%r41, %r30, %r29;
	sub.s32 	%r112, %r138, %r30;
	mul.lo.s32 	%r113, %r32, %r112;
	mad.lo.s32 	%r114, %r36, %r41, %r113;
	sub.s32 	%r115, %r29, %r138;
	mad.lo.s32 	%r147, %r33, %r115, %r114;
	sub.s32 	%r44, %r28, %r30;
	sub.s32 	%r116, %r138, %r28;
	mul.lo.s32 	%r117, %r33, %r116;
	mad.lo.s32 	%r118, %r36, %r44, %r117;
	sub.s32 	%r119, %r30, %r138;
	mad.lo.s32 	%r144, %r31, %r119, %r118;
	sub.s32 	%r46, %r33, %r31;
	mad.lo.s32 	%r120, %r138, 800, %r36;
	shl.b32 	%r121, %r120, 2;
	ld.param.u32 	%r127, [part1_old_triangles_screen_param_4];
	add.s32 	%r141, %r127, %r121;

BB3_56:
	mov.u32 	%r148, %r150;
	mov.u32 	%r51, %r148;
	mov.u32 	%r145, %r147;
	mov.u32 	%r50, %r145;
	mov.u32 	%r142, %r144;
	mov.u32 	%r49, %r142;
	mov.u32 	%r139, %r141;
	mov.u32 	%r48, %r139;
	setp.ge.s32 	%p39, %r36, %r37;
	@%p39 bra 	BB3_64;

	cvt.rn.f32.s32 	%f99, %r138;
	mov.u32 	%r140, %r48;
	mov.u32 	%r143, %r49;
	mov.u32 	%r146, %r50;
	mov.u32 	%r149, %r51;
	mov.u32 	%r151, %r36;

BB3_58:
	mov.u32 	%r57, %r151;
	mov.u32 	%r56, %r149;
	mov.u32 	%r55, %r146;
	mov.u32 	%r54, %r143;
	mov.u32 	%r53, %r140;
	cvt.rn.f32.s32 	%f527, %r55;
	div.full.f32 	%f522, %f527, 0f40000000;
	// inline asm
	abs.f32 	%f521, %f522;
	// inline asm
	cvt.rn.f32.s32 	%f528, %r54;
	div.full.f32 	%f524, %f528, 0f40000000;
	// inline asm
	abs.f32 	%f523, %f524;
	// inline asm
	add.f32 	%f529, %f521, %f523;
	cvt.rn.f32.s32 	%f530, %r56;
	div.full.f32 	%f526, %f530, 0f40000000;
	// inline asm
	abs.f32 	%f525, %f526;
	// inline asm
	add.f32 	%f531, %f529, %f525;
	setp.lt.f32 	%p40, %f531, %f94;
	setp.gt.f32 	%p41, %f531, %f95;
	and.pred  	%p42, %p40, %p41;
	@!%p42 bra 	BB3_63;

	setp.eq.f32 	%p43, %f96, 0f00000000;
	@%p43 bra 	BB3_63;

	// inline asm
	div.approx.f32 	%f532, %f97, %f96;
	// inline asm
	// inline asm
	div.approx.f32 	%f535, %f98, %f96;
	// inline asm
	neg.f32 	%f538, %f532;
	fma.rn.f32 	%f539, %f538, %f90, %f36;
	neg.f32 	%f540, %f535;
	fma.rn.f32 	%f541, %f540, %f87, %f539;
	cvt.rn.f32.s32 	%f542, %r57;
	mul.f32 	%f543, %f535, %f99;
	fma.rn.f32 	%f544, %f532, %f542, %f543;
	add.f32 	%f100, %f544, %f541;
	ld.const.f32 	%f545, [depth_cutoff];
	setp.lt.f32 	%p44, %f100, %f545;
	@%p44 bra 	BB3_63;

	ld.const.u32 	%r122, [mulint];
	cvt.rn.f32.u32 	%f548, %r122;
	mul.f32 	%f547, %f100, %f548;
	// inline asm
	cvt.rmi.f32.f32 	%f546, %f547;
	// inline asm
	cvt.rzi.u32.f32 	%r58, %f546;
	ld.global.u32 	%r123, [%r53];
	setp.ge.u32 	%p45, %r58, %r123;
	@%p45 bra 	BB3_63;

	st.global.u32 	[%r53], %r58;

BB3_63:
	add.s32 	%r59, %r57, 1;
	add.s32 	%r60, %r56, %r38;
	add.s32 	%r61, %r55, %r41;
	add.s32 	%r62, %r54, %r44;
	add.s32 	%r63, %r53, 4;
	setp.lt.s32 	%p46, %r59, %r37;
	mov.u32 	%r140, %r63;
	mov.u32 	%r143, %r62;
	mov.u32 	%r146, %r61;
	mov.u32 	%r149, %r60;
	mov.u32 	%r151, %r59;
	@%p46 bra 	BB3_58;

BB3_64:
	add.s32 	%r138, %r138, 1;
	setp.lt.s32 	%p47, %r138, %r35;
	add.s32 	%r65, %r51, %r40;
	add.s32 	%r66, %r50, %r43;
	add.s32 	%r67, %r49, %r46;
	add.s32 	%r68, %r48, 3200;
	mov.u32 	%r141, %r68;
	mov.u32 	%r144, %r67;
	mov.u32 	%r147, %r66;
	mov.u32 	%r150, %r65;
	@%p47 bra 	BB3_56;

BB3_65:
	add.s32 	%r128, %r128, 1;
	bra.uni 	BB3_1;

BB3_66:
	ret;
}

.entry part1_old(
	.param .u32 .ptr .global .align 16 part1_old_param_0,
	.param .surfref part1_old_param_1,
	.param .u32 .ptr .global .align 16 part1_old_param_2,
	.param .u32 .ptr .global .align 16 part1_old_param_3,
	.param .u32 .ptr .global .align 4 part1_old_param_4
)
{
	.local .align 4 .b8 	__local_depot4[40000];
	.reg .b32 	%SP;
	.reg .f32 	%f<1222>;
	.reg .s16 	%rs<217>;
	.reg .pred 	%p<187>;
	.reg .s32 	%r<569>;
	.reg .s16 	%rc<145>;


	mov.u32 	%SP, __local_depot4;
	mov.u32 	%r79, 0;
	// inline asm
	suq.channel_order.b32 %r78, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p4, %r78, 4275;
	@%p4 bra 	BB4_4;

	add.s32 	%r82, %r78, -4272;
	setp.lt.u32 	%p8, %r82, 2;
	@%p8 bra 	BB4_9;

	add.s32 	%r83, %r78, -4274;
	setp.lt.u32 	%p9, %r83, 2;
	@%p9 bra 	BB4_3;
	bra.uni 	BB4_10;

BB4_3:
	mov.u32 	%r86, 2;
	mov.u32 	%r541, %r86;
	bra.uni 	BB4_11;

BB4_4:
	setp.eq.s32 	%p5, %r78, 4276;
	@%p5 bra 	BB4_8;

	add.s32 	%r80, %r78, -4280;
	setp.lt.u32 	%p6, %r80, 2;
	@%p6 bra 	BB4_9;

	add.s32 	%r81, %r78, -4277;
	setp.gt.u32 	%p7, %r81, 2;
	@%p7 bra 	BB4_10;

	mov.u32 	%r84, 4;
	mov.u32 	%r541, %r84;
	bra.uni 	BB4_11;

BB4_8:
	mov.u32 	%r85, 3;
	mov.u32 	%r541, %r85;
	bra.uni 	BB4_11;

BB4_9:
	mov.u32 	%r87, 1;
	mov.u32 	%r541, %r87;
	bra.uni 	BB4_11;

BB4_10:
	mov.u32 	%r541, %r79;

BB4_11:
	mov.u32 	%r539, %r541;
	mov.u32 	%r540, %r539;
	// inline asm
	suq.channel_data_type.b32 %r89, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p10, %r89, 4311;
	@%p10 bra 	BB4_22;

	setp.gt.s32 	%p15, %r89, 4306;
	@%p15 bra 	BB4_16;

	setp.eq.s32 	%p21, %r89, 4304;
	@%p21 bra 	BB4_30;

	setp.eq.s32 	%p22, %r89, 4305;
	@%p22 bra 	BB4_29;

	setp.eq.s32 	%p23, %r89, 4306;
	@%p23 bra 	BB4_30;
	bra.uni 	BB4_26;

BB4_16:
	setp.gt.s32 	%p16, %r89, 4309;
	@%p16 bra 	BB4_20;

	setp.eq.s32 	%p19, %r89, 4307;
	@%p19 bra 	BB4_29;

	add.s32 	%r99, %r89, -4308;
	setp.lt.u32 	%p20, %r99, 2;
	@%p20 bra 	BB4_19;
	bra.uni 	BB4_26;

BB4_19:
	setp.eq.s32 	%p25, %r540, 3;
	selp.b32 	%r540, 2, 0, %p25;
	bra.uni 	BB4_30;

BB4_20:
	setp.eq.s32 	%p17, %r89, 4310;
	@%p17 bra 	BB4_27;

	setp.eq.s32 	%p18, %r89, 4311;
	@%p18 bra 	BB4_30;
	bra.uni 	BB4_26;

BB4_22:
	add.s32 	%r92, %r89, -4312;
	setp.gt.u32 	%p11, %r92, 6;
	@%p11 bra 	BB4_26;

	mov.u32 	%r93, 1;
	shl.b32 	%r94, %r93, %r92;
	and.b32  	%r95, %r94, 41;
	setp.ne.s32 	%p12, %r95, 0;
	@%p12 bra 	BB4_29;

	and.b32  	%r98, %r94, 82;
	setp.ne.s32 	%p13, %r98, 0;
	@%p13 bra 	BB4_28;

	setp.eq.s32 	%p14, %r92, 2;
	@%p14 bra 	BB4_30;

BB4_26:
	mov.u32 	%r540, 0;
	bra.uni 	BB4_30;

BB4_27:
	setp.eq.s32 	%p24, %r540, 3;
	selp.b32 	%r540, 4, 0, %p24;
	bra.uni 	BB4_30;

BB4_28:
	shl.b32 	%r540, %r540, 2;
	bra.uni 	BB4_30;

BB4_29:
	shl.b32 	%r540, %r540, 1;

BB4_30:
	mul.lo.s32 	%r12, %r540, 10;
	setp.gt.s32 	%p26, %r78, 4274;
	@%p26 bra 	BB4_39;

	setp.eq.s32 	%p32, %r78, 4272;
	@%p32 bra 	BB4_104;

	setp.eq.s32 	%p33, %r78, 4273;
	@%p33 bra 	BB4_91;

	setp.eq.s32 	%p34, %r78, 4274;
	@%p34 bra 	BB4_34;
	bra.uni 	BB4_117;

BB4_34:
	mov.u32 	%r177, 0;
	// inline asm
	suq.channel_data_type.b32 %r175, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p56, %r175, 4306;
	@%p56 bra 	BB4_83;

	setp.eq.s32 	%p60, %r175, 4304;
	@%p60 bra 	BB4_90;

	setp.eq.s32 	%p61, %r175, 4305;
	@%p61 bra 	BB4_88;

	setp.eq.s32 	%p62, %r175, 4306;
	@%p62 bra 	BB4_38;
	bra.uni 	BB4_130;

BB4_38:
	mov.f32 	%f109, 0f3F800000;
	mov.f32 	%f110, 0f437F0000;
	mul.rn.f32 	%f108, %f109, %f110;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc45, %f108;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc46, %f108;
	// inline asm
	mov.u32 	%r196, 10;
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r12, %r196}], {%rc45, %rc46};
	// inline asm
	bra.uni 	BB4_130;

BB4_39:
	setp.gt.s32 	%p27, %r78, 4278;
	@%p27 bra 	BB4_47;

	setp.eq.s32 	%p30, %r78, 4275;
	@%p30 bra 	BB4_70;

	setp.eq.s32 	%p31, %r78, 4278;
	@%p31 bra 	BB4_42;
	bra.uni 	BB4_117;

BB4_42:
	mov.u32 	%r129, 0;
	// inline asm
	suq.channel_data_type.b32 %r127, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p42, %r127, 4306;
	@%p42 bra 	BB4_62;

	setp.eq.s32 	%p46, %r127, 4304;
	@%p46 bra 	BB4_69;

	setp.eq.s32 	%p47, %r127, 4305;
	@%p47 bra 	BB4_67;

	setp.eq.s32 	%p48, %r127, 4306;
	@%p48 bra 	BB4_46;
	bra.uni 	BB4_130;

BB4_46:
	mov.f32 	%f68, 0f3F800000;
	mov.f32 	%f69, 0f437F0000;
	mul.rn.f32 	%f66, %f68, %f69;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc25, %f66;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc26, %f66;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc27, %f66;
	// inline asm
	mul.rn.f32 	%f67, %f70, %f69;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc28, %f67;
	// inline asm
	mov.u32 	%r150, 10;
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r12, %r150}], {%rc25, %rc26, %rc27, %rc28};
	// inline asm
	bra.uni 	BB4_130;

BB4_47:
	add.s32 	%r101, %r78, -4280;
	setp.lt.u32 	%p28, %r101, 2;
	@%p28 bra 	BB4_104;

	setp.ne.s32 	%p29, %r78, 4279;
	@%p29 bra 	BB4_117;

	mov.u32 	%r104, 0;
	// inline asm
	suq.channel_data_type.b32 %r102, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p35, %r102, 4306;
	@%p35 bra 	BB4_54;

	setp.eq.s32 	%p39, %r102, 4304;
	@%p39 bra 	BB4_61;

	setp.eq.s32 	%p40, %r102, 4305;
	@%p40 bra 	BB4_59;

	setp.eq.s32 	%p41, %r102, 4306;
	@%p41 bra 	BB4_53;
	bra.uni 	BB4_130;

BB4_53:
	mov.f32 	%f36, 0f437F0000;
	mul.rn.f32 	%f32, %f37, %f36;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc9, %f32;
	// inline asm
	mov.f32 	%f38, 0f3F800000;
	mul.rn.f32 	%f35, %f38, %f36;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc10, %f35;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc11, %f35;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc12, %f35;
	// inline asm
	mov.u32 	%r125, 10;
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r12, %r125}], {%rc9, %rc10, %rc11, %rc12};
	// inline asm
	bra.uni 	BB4_130;

BB4_54:
	setp.eq.s32 	%p36, %r102, 4307;
	@%p36 bra 	BB4_60;

	setp.eq.s32 	%p37, %r102, 4317;
	@%p37 bra 	BB4_58;

	setp.ne.s32 	%p38, %r102, 4318;
	@%p38 bra 	BB4_130;

	mov.u32 	%r110, 1065353216;
	mov.u32 	%r106, 10;
	// inline asm
	sust.b.2d.v4.b32.trap [part1_old_param_1, {%r12, %r106}], {%r107, %r110, %r110, %r110};
	// inline asm
	bra.uni 	BB4_130;

BB4_58:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f7; 
	mov.b16 	%rs1, temp; 
	}
	// inline asm
	mov.f32 	%f10, 0f3F800000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f10; 
	mov.b16 	%rs2, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f10; 
	mov.b16 	%rs3, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f10; 
	mov.b16 	%rs4, temp; 
	}
	// inline asm
	mov.u32 	%r113, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r113}], {%rs1, %rs2, %rs3, %rs4};
	// inline asm
	bra.uni 	BB4_130;

BB4_59:
	mov.f32 	%f15, 0f46FFFE00;
	mul.rn.f32 	%f11, %f16, %f15;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs9, %f11;
	// inline asm
	mov.f32 	%f17, 0f3F800000;
	mul.rn.f32 	%f14, %f17, %f15;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs10, %f14;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs11, %f14;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs12, %f14;
	// inline asm
	mov.u32 	%r116, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r116}], {%rs9, %rs10, %rs11, %rs12};
	// inline asm
	bra.uni 	BB4_130;

BB4_60:
	mov.f32 	%f22, 0f477FFF00;
	mul.rn.f32 	%f18, %f23, %f22;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs17, %f18;
	// inline asm
	mov.f32 	%f24, 0f3F800000;
	mul.rn.f32 	%f21, %f24, %f22;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs18, %f21;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs19, %f21;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs20, %f21;
	// inline asm
	mov.u32 	%r119, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r119}], {%rs17, %rs18, %rs19, %rs20};
	// inline asm
	bra.uni 	BB4_130;

BB4_61:
	mov.f32 	%f29, 0f42FE0000;
	mul.rn.f32 	%f25, %f30, %f29;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc1, %f25;
	// inline asm
	mov.f32 	%f31, 0f3F800000;
	mul.rn.f32 	%f28, %f31, %f29;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc2, %f28;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc3, %f28;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc4, %f28;
	// inline asm
	mov.u32 	%r122, 10;
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r12, %r122}], {%rc1, %rc2, %rc3, %rc4};
	// inline asm
	bra.uni 	BB4_130;

BB4_62:
	setp.eq.s32 	%p43, %r127, 4307;
	@%p43 bra 	BB4_68;

	setp.eq.s32 	%p44, %r127, 4317;
	@%p44 bra 	BB4_66;

	setp.ne.s32 	%p45, %r127, 4318;
	@%p45 bra 	BB4_130;

	mov.u32 	%r134, 1065353216;
	mov.u32 	%r131, 10;
	// inline asm
	sust.b.2d.v4.b32.trap [part1_old_param_1, {%r12, %r131}], {%r134, %r134, %r134, %r135};
	// inline asm
	bra.uni 	BB4_130;

BB4_66:
	mov.f32 	%f41, 0f3F800000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f41; 
	mov.b16 	%rs25, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f41; 
	mov.b16 	%rs26, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f41; 
	mov.b16 	%rs27, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f42; 
	mov.b16 	%rs28, temp; 
	}
	// inline asm
	mov.u32 	%r138, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r138}], {%rs25, %rs26, %rs27, %rs28};
	// inline asm
	bra.uni 	BB4_130;

BB4_67:
	mov.f32 	%f47, 0f3F800000;
	mov.f32 	%f48, 0f46FFFE00;
	mul.rn.f32 	%f45, %f47, %f48;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs33, %f45;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs34, %f45;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs35, %f45;
	// inline asm
	mul.rn.f32 	%f46, %f49, %f48;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs36, %f46;
	// inline asm
	mov.u32 	%r141, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r141}], {%rs33, %rs34, %rs35, %rs36};
	// inline asm
	bra.uni 	BB4_130;

BB4_68:
	mov.f32 	%f54, 0f3F800000;
	mov.f32 	%f55, 0f477FFF00;
	mul.rn.f32 	%f52, %f54, %f55;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs41, %f52;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs42, %f52;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs43, %f52;
	// inline asm
	mul.rn.f32 	%f53, %f56, %f55;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs44, %f53;
	// inline asm
	mov.u32 	%r144, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r144}], {%rs41, %rs42, %rs43, %rs44};
	// inline asm
	bra.uni 	BB4_130;

BB4_69:
	mov.f32 	%f61, 0f3F800000;
	mov.f32 	%f62, 0f42FE0000;
	mul.rn.f32 	%f59, %f61, %f62;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc17, %f59;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc18, %f59;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc19, %f59;
	// inline asm
	mul.rn.f32 	%f60, %f63, %f62;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc20, %f60;
	// inline asm
	mov.u32 	%r147, 10;
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r12, %r147}], {%rc17, %rc18, %rc19, %rc20};
	// inline asm
	bra.uni 	BB4_130;

BB4_70:
	mov.u32 	%r154, 0;
	// inline asm
	suq.channel_data_type.b32 %r152, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p49, %r152, 4306;
	@%p49 bra 	BB4_75;

	setp.eq.s32 	%p53, %r152, 4304;
	@%p53 bra 	BB4_82;

	setp.eq.s32 	%p54, %r152, 4305;
	@%p54 bra 	BB4_80;

	setp.eq.s32 	%p55, %r152, 4306;
	@%p55 bra 	BB4_74;
	bra.uni 	BB4_130;

BB4_74:
	mov.f32 	%f90, 0f3F800000;
	mov.f32 	%f91, 0f437F0000;
	mul.rn.f32 	%f88, %f90, %f91;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc37, %f88;
	// inline asm
	mul.rn.f32 	%f89, %f92, %f91;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc38, %f89;
	// inline asm
	mov.u32 	%r173, 10;
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r12, %r173}], {%rc37, %rc38};
	// inline asm
	bra.uni 	BB4_130;

BB4_75:
	setp.eq.s32 	%p50, %r152, 4307;
	@%p50 bra 	BB4_81;

	setp.eq.s32 	%p51, %r152, 4317;
	@%p51 bra 	BB4_79;

	setp.ne.s32 	%p52, %r152, 4318;
	@%p52 bra 	BB4_130;

	mov.u32 	%r157, 1065353216;
	mov.u32 	%r156, 10;
	// inline asm
	sust.b.2d.v2.b32.trap [part1_old_param_1, {%r12, %r156}], {%r157, %r158};
	// inline asm
	bra.uni 	BB4_130;

BB4_79:
	mov.f32 	%f71, 0f3F800000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f71; 
	mov.b16 	%rs49, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f72; 
	mov.b16 	%rs50, temp; 
	}
	// inline asm
	mov.u32 	%r161, 10;
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r12, %r161}], {%rs49, %rs50};
	// inline asm
	bra.uni 	BB4_130;

BB4_80:
	mov.f32 	%f75, 0f3F800000;
	mov.f32 	%f76, 0f46FFFE00;
	mul.rn.f32 	%f73, %f75, %f76;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs53, %f73;
	// inline asm
	mul.rn.f32 	%f74, %f77, %f76;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs54, %f74;
	// inline asm
	mov.u32 	%r164, 10;
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r12, %r164}], {%rs53, %rs54};
	// inline asm
	bra.uni 	BB4_130;

BB4_81:
	mov.f32 	%f80, 0f3F800000;
	mov.f32 	%f81, 0f477FFF00;
	mul.rn.f32 	%f78, %f80, %f81;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs57, %f78;
	// inline asm
	mul.rn.f32 	%f79, %f82, %f81;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs58, %f79;
	// inline asm
	mov.u32 	%r167, 10;
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r12, %r167}], {%rs57, %rs58};
	// inline asm
	bra.uni 	BB4_130;

BB4_82:
	mov.f32 	%f85, 0f3F800000;
	mov.f32 	%f86, 0f42FE0000;
	mul.rn.f32 	%f83, %f85, %f86;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc33, %f83;
	// inline asm
	mul.rn.f32 	%f84, %f87, %f86;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc34, %f84;
	// inline asm
	mov.u32 	%r170, 10;
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r12, %r170}], {%rc33, %rc34};
	// inline asm
	bra.uni 	BB4_130;

BB4_83:
	setp.eq.s32 	%p57, %r175, 4307;
	@%p57 bra 	BB4_89;

	setp.eq.s32 	%p58, %r175, 4317;
	@%p58 bra 	BB4_87;

	setp.ne.s32 	%p59, %r175, 4318;
	@%p59 bra 	BB4_130;

	mov.u32 	%r181, 1065353216;
	mov.u32 	%r179, 10;
	// inline asm
	sust.b.2d.v2.b32.trap [part1_old_param_1, {%r12, %r179}], {%r181, %r181};
	// inline asm
	bra.uni 	BB4_130;

BB4_87:
	mov.f32 	%f94, 0f3F800000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f94; 
	mov.b16 	%rs61, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f94; 
	mov.b16 	%rs62, temp; 
	}
	// inline asm
	mov.u32 	%r184, 10;
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r12, %r184}], {%rs61, %rs62};
	// inline asm
	bra.uni 	BB4_130;

BB4_88:
	mov.f32 	%f97, 0f3F800000;
	mov.f32 	%f98, 0f46FFFE00;
	mul.rn.f32 	%f96, %f97, %f98;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs65, %f96;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs66, %f96;
	// inline asm
	mov.u32 	%r187, 10;
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r12, %r187}], {%rs65, %rs66};
	// inline asm
	bra.uni 	BB4_130;

BB4_89:
	mov.f32 	%f101, 0f3F800000;
	mov.f32 	%f102, 0f477FFF00;
	mul.rn.f32 	%f100, %f101, %f102;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs69, %f100;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs70, %f100;
	// inline asm
	mov.u32 	%r190, 10;
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r12, %r190}], {%rs69, %rs70};
	// inline asm
	bra.uni 	BB4_130;

BB4_90:
	mov.f32 	%f105, 0f3F800000;
	mov.f32 	%f106, 0f42FE0000;
	mul.rn.f32 	%f104, %f105, %f106;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc41, %f104;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc42, %f104;
	// inline asm
	mov.u32 	%r193, 10;
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r12, %r193}], {%rc41, %rc42};
	// inline asm
	bra.uni 	BB4_130;

BB4_91:
	mov.u32 	%r200, 0;
	// inline asm
	suq.channel_data_type.b32 %r198, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p63, %r198, 4306;
	@%p63 bra 	BB4_96;

	setp.eq.s32 	%p67, %r198, 4304;
	@%p67 bra 	BB4_103;

	setp.eq.s32 	%p68, %r198, 4305;
	@%p68 bra 	BB4_101;

	setp.eq.s32 	%p69, %r198, 4306;
	@%p69 bra 	BB4_95;
	bra.uni 	BB4_130;

BB4_95:
	mov.f32 	%f122, 0f437F0000;
	mul.rn.f32 	%f121, %f123, %f122;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc51, %f121;
	// inline asm
	mov.u32 	%r218, 10;
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r12, %r218}], {%rc51};
	// inline asm
	bra.uni 	BB4_130;

BB4_96:
	setp.eq.s32 	%p64, %r198, 4307;
	@%p64 bra 	BB4_102;

	setp.eq.s32 	%p65, %r198, 4317;
	@%p65 bra 	BB4_100;

	setp.ne.s32 	%p66, %r198, 4318;
	@%p66 bra 	BB4_130;

	mov.u32 	%r202, 10;
	// inline asm
	sust.b.2d.b32.trap [part1_old_param_1, {%r12, %r202}], {%r203};
	// inline asm
	bra.uni 	BB4_130;

BB4_100:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f111; 
	mov.b16 	%rs73, temp; 
	}
	// inline asm
	mov.u32 	%r206, 10;
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r12, %r206}], {%rs73};
	// inline asm
	bra.uni 	BB4_130;

BB4_101:
	mov.f32 	%f113, 0f46FFFE00;
	mul.rn.f32 	%f112, %f114, %f113;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs75, %f112;
	// inline asm
	mov.u32 	%r209, 10;
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r12, %r209}], {%rs75};
	// inline asm
	bra.uni 	BB4_130;

BB4_102:
	mov.f32 	%f116, 0f477FFF00;
	mul.rn.f32 	%f115, %f117, %f116;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs77, %f115;
	// inline asm
	mov.u32 	%r212, 10;
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r12, %r212}], {%rs77};
	// inline asm
	bra.uni 	BB4_130;

BB4_103:
	mov.f32 	%f119, 0f42FE0000;
	mul.rn.f32 	%f118, %f120, %f119;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc49, %f118;
	// inline asm
	mov.u32 	%r215, 10;
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r12, %r215}], {%rc49};
	// inline asm
	bra.uni 	BB4_130;

BB4_104:
	mov.u32 	%r222, 0;
	// inline asm
	suq.channel_data_type.b32 %r220, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p70, %r220, 4306;
	@%p70 bra 	BB4_109;

	setp.eq.s32 	%p74, %r220, 4304;
	@%p74 bra 	BB4_116;

	setp.eq.s32 	%p75, %r220, 4305;
	@%p75 bra 	BB4_114;

	setp.eq.s32 	%p76, %r220, 4306;
	@%p76 bra 	BB4_108;
	bra.uni 	BB4_130;

BB4_108:
	mov.f32 	%f135, 0f3F800000;
	mov.f32 	%f136, 0f437F0000;
	mul.rn.f32 	%f134, %f135, %f136;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc55, %f134;
	// inline asm
	mov.u32 	%r240, 10;
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r12, %r240}], {%rc55};
	// inline asm
	bra.uni 	BB4_130;

BB4_109:
	setp.eq.s32 	%p71, %r220, 4307;
	@%p71 bra 	BB4_115;

	setp.eq.s32 	%p72, %r220, 4317;
	@%p72 bra 	BB4_113;

	setp.ne.s32 	%p73, %r220, 4318;
	@%p73 bra 	BB4_130;

	mov.u32 	%r225, 1065353216;
	mov.u32 	%r224, 10;
	// inline asm
	sust.b.2d.b32.trap [part1_old_param_1, {%r12, %r224}], {%r225};
	// inline asm
	bra.uni 	BB4_130;

BB4_113:
	mov.f32 	%f124, 0f3F800000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f124; 
	mov.b16 	%rs79, temp; 
	}
	// inline asm
	mov.u32 	%r228, 10;
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r12, %r228}], {%rs79};
	// inline asm
	bra.uni 	BB4_130;

BB4_114:
	mov.f32 	%f126, 0f3F800000;
	mov.f32 	%f127, 0f46FFFE00;
	mul.rn.f32 	%f125, %f126, %f127;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs81, %f125;
	// inline asm
	mov.u32 	%r231, 10;
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r12, %r231}], {%rs81};
	// inline asm
	bra.uni 	BB4_130;

BB4_115:
	mov.f32 	%f129, 0f3F800000;
	mov.f32 	%f130, 0f477FFF00;
	mul.rn.f32 	%f128, %f129, %f130;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs83, %f128;
	// inline asm
	mov.u32 	%r234, 10;
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r12, %r234}], {%rs83};
	// inline asm
	bra.uni 	BB4_130;

BB4_116:
	mov.f32 	%f132, 0f3F800000;
	mov.f32 	%f133, 0f42FE0000;
	mul.rn.f32 	%f131, %f132, %f133;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc53, %f131;
	// inline asm
	mov.u32 	%r237, 10;
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r12, %r237}], {%rc53};
	// inline asm
	bra.uni 	BB4_130;

BB4_117:
	mov.u32 	%r244, 0;
	// inline asm
	suq.channel_data_type.b32 %r242, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p77, %r242, 4306;
	@%p77 bra 	BB4_122;

	setp.eq.s32 	%p81, %r242, 4304;
	@%p81 bra 	BB4_129;

	setp.eq.s32 	%p82, %r242, 4305;
	@%p82 bra 	BB4_127;

	setp.eq.s32 	%p83, %r242, 4306;
	@%p83 bra 	BB4_121;
	bra.uni 	BB4_130;

BB4_121:
	mov.f32 	%f166, 0f3F800000;
	mov.f32 	%f167, 0f437F0000;
	mul.rn.f32 	%f164, %f166, %f167;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc65, %f164;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc66, %f164;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc67, %f164;
	// inline asm
	mul.rn.f32 	%f165, %f168, %f167;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc68, %f165;
	// inline asm
	mov.u32 	%r265, 10;
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r12, %r265}], {%rc65, %rc66, %rc67, %rc68};
	// inline asm
	bra.uni 	BB4_130;

BB4_122:
	setp.eq.s32 	%p78, %r242, 4307;
	@%p78 bra 	BB4_128;

	setp.eq.s32 	%p79, %r242, 4317;
	@%p79 bra 	BB4_126;

	setp.ne.s32 	%p80, %r242, 4318;
	@%p80 bra 	BB4_130;

	mov.u32 	%r249, 1065353216;
	mov.u32 	%r246, 10;
	// inline asm
	sust.b.2d.v4.b32.trap [part1_old_param_1, {%r12, %r246}], {%r249, %r249, %r249, %r250};
	// inline asm
	bra.uni 	BB4_130;

BB4_126:
	mov.f32 	%f139, 0f3F800000;
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f139; 
	mov.b16 	%rs85, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f139; 
	mov.b16 	%rs86, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f139; 
	mov.b16 	%rs87, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f140; 
	mov.b16 	%rs88, temp; 
	}
	// inline asm
	mov.u32 	%r253, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r253}], {%rs85, %rs86, %rs87, %rs88};
	// inline asm
	bra.uni 	BB4_130;

BB4_127:
	mov.f32 	%f145, 0f3F800000;
	mov.f32 	%f146, 0f46FFFE00;
	mul.rn.f32 	%f143, %f145, %f146;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs93, %f143;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs94, %f143;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs95, %f143;
	// inline asm
	mul.rn.f32 	%f144, %f147, %f146;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs96, %f144;
	// inline asm
	mov.u32 	%r256, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r256}], {%rs93, %rs94, %rs95, %rs96};
	// inline asm
	bra.uni 	BB4_130;

BB4_128:
	mov.f32 	%f152, 0f3F800000;
	mov.f32 	%f153, 0f477FFF00;
	mul.rn.f32 	%f150, %f152, %f153;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs101, %f150;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs102, %f150;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs103, %f150;
	// inline asm
	mul.rn.f32 	%f151, %f154, %f153;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs104, %f151;
	// inline asm
	mov.u32 	%r259, 10;
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r12, %r259}], {%rs101, %rs102, %rs103, %rs104};
	// inline asm
	bra.uni 	BB4_130;

BB4_129:
	mov.f32 	%f159, 0f3F800000;
	mov.f32 	%f160, 0f42FE0000;
	mul.rn.f32 	%f157, %f159, %f160;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc57, %f157;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc58, %f157;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc59, %f157;
	// inline asm
	mul.rn.f32 	%f158, %f161, %f160;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc60, %f158;
	// inline asm
	mov.u32 	%r262, 10;
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r12, %r262}], {%rc57, %rc58, %rc59, %rc60};
	// inline asm

BB4_130:
	// inline asm
	mov.u32 	%r267, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r268, %ntid.x;
	// inline asm
	ld.param.u32 	%r538, [part1_old_param_4];
	ld.global.u32 	%r275, [%r538];
	cvt.rn.f32.u32 	%f171, %r275;
	// inline asm
	mov.u32 	%r269, %envreg6;
	// inline asm
	cvt.rn.f32.u32 	%f172, %r269;
	div.full.f32 	%f170, %f171, %f172;
	// inline asm
	cvt.rmi.f32.f32 	%f169, %f170;
	// inline asm
	cvt.rzi.u32.f32 	%r15, %f169;
	// inline asm
	mov.u32 	%r271, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r272, %ctaid.x;
	// inline asm
	add.s32 	%r276, %r272, %r271;
	mul.lo.s32 	%r542, %r276, %r15;
	// inline asm
	mov.u32 	%r273, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r274, %ctaid.x;
	// inline asm
	add.s32 	%r277, %r273, %r274;
	add.s32 	%r278, %r277, 1;
	mul.lo.s32 	%r279, %r278, %r15;
	setp.lt.u32 	%p84, %r542, %r279;
	@%p84 bra 	BB4_132;

	mov.f32 	%f1215, 0f00000000;
	bra.uni 	BB4_135;

BB4_132:
	mov.f32 	%f174, 0f44480000;
	div.full.f32 	%f1, %f174, 0f40000000;
	mov.f32 	%f175, 0f44160000;
	div.full.f32 	%f2, %f175, 0f40000000;
	mov.u32 	%r544, 0;
	mov.u32 	%r543, %r544;

BB4_133:
	ld.param.u32 	%r531, [part1_old_param_0];
	mad.lo.s32 	%r284, %r542, 144, %r531;
	ld.global.v4.f32 	{%f1195, %f1196, %f1197, %f1198}, [%r284];
	ld.param.u32 	%r532, [part1_old_param_2];
	ld.global.v4.f32 	{%f1199, %f1200, %f1201, %f1202}, [%r532];
	ld.param.u32 	%r535, [part1_old_param_3];
	ld.global.v4.f32 	{%f1203, %f1204, %f1205, %f1206}, [%r535];
	// inline asm
	cos.approx.f32 	%f176, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f178, %f1205;
	// inline asm
	// inline asm
	cos.approx.f32 	%f180, %f1205;
	// inline asm
	sub.f32 	%f310, %f1195, %f1199;
	fma.rn.f32 	%f311, %f180, %f310, %f178;
	mul.f32 	%f312, %f176, %f311;
	// inline asm
	sin.approx.f32 	%f182, %f1204;
	// inline asm
	sub.f32 	%f315, %f1197, %f1201;
	neg.f32 	%f316, %f182;
	fma.rn.f32 	%f317, %f316, %f315, %f312;
	// inline asm
	sin.approx.f32 	%f184, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f186, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f188, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f190, %f1205;
	// inline asm
	sub.f32 	%f320, %f1196, %f1200;
	// inline asm
	cos.approx.f32 	%f192, %f1205;
	// inline asm
	mul.f32 	%f321, %f192, %f310;
	fma.rn.f32 	%f322, %f190, %f320, %f321;
	mul.f32 	%f323, %f188, %f322;
	fma.rn.f32 	%f324, %f186, %f315, %f323;
	// inline asm
	cos.approx.f32 	%f194, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f196, %f1205;
	// inline asm
	mul.f32 	%f325, %f196, %f320;
	// inline asm
	sin.approx.f32 	%f198, %f1205;
	// inline asm
	neg.f32 	%f326, %f198;
	fma.rn.f32 	%f327, %f326, %f310, %f325;
	mul.f32 	%f328, %f194, %f327;
	fma.rn.f32 	%f329, %f184, %f324, %f328;
	// inline asm
	cos.approx.f32 	%f200, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f202, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f204, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f206, %f1205;
	// inline asm
	// inline asm
	cos.approx.f32 	%f208, %f1205;
	// inline asm
	mul.f32 	%f330, %f208, %f310;
	fma.rn.f32 	%f331, %f206, %f320, %f330;
	mul.f32 	%f332, %f204, %f331;
	fma.rn.f32 	%f333, %f202, %f315, %f332;
	mul.f32 	%f334, %f200, %f333;
	// inline asm
	sin.approx.f32 	%f210, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f212, %f1205;
	// inline asm
	mul.f32 	%f335, %f212, %f320;
	// inline asm
	sin.approx.f32 	%f214, %f1205;
	// inline asm
	neg.f32 	%f336, %f214;
	fma.rn.f32 	%f337, %f336, %f310, %f335;
	neg.f32 	%f338, %f210;
	fma.rn.f32 	%f339, %f338, %f337, %f334;
	ld.global.v4.f32 	{%f1207, %f1208, %f1209, %f1210}, [%r284+48];
	// inline asm
	cos.approx.f32 	%f216, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f218, %f1205;
	// inline asm
	// inline asm
	cos.approx.f32 	%f220, %f1205;
	// inline asm
	sub.f32 	%f341, %f1207, %f1199;
	fma.rn.f32 	%f342, %f220, %f341, %f218;
	mul.f32 	%f343, %f216, %f342;
	// inline asm
	sin.approx.f32 	%f222, %f1204;
	// inline asm
	sub.f32 	%f345, %f1209, %f1201;
	neg.f32 	%f346, %f222;
	fma.rn.f32 	%f347, %f346, %f345, %f343;
	// inline asm
	sin.approx.f32 	%f224, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f226, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f228, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f230, %f1205;
	// inline asm
	sub.f32 	%f349, %f1208, %f1200;
	// inline asm
	cos.approx.f32 	%f232, %f1205;
	// inline asm
	mul.f32 	%f350, %f232, %f341;
	fma.rn.f32 	%f351, %f230, %f349, %f350;
	mul.f32 	%f352, %f228, %f351;
	fma.rn.f32 	%f353, %f226, %f345, %f352;
	// inline asm
	cos.approx.f32 	%f234, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f236, %f1205;
	// inline asm
	mul.f32 	%f354, %f236, %f349;
	// inline asm
	sin.approx.f32 	%f238, %f1205;
	// inline asm
	neg.f32 	%f355, %f238;
	fma.rn.f32 	%f356, %f355, %f341, %f354;
	mul.f32 	%f357, %f234, %f356;
	fma.rn.f32 	%f358, %f224, %f353, %f357;
	// inline asm
	cos.approx.f32 	%f240, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f242, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f244, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f246, %f1205;
	// inline asm
	// inline asm
	cos.approx.f32 	%f248, %f1205;
	// inline asm
	mul.f32 	%f359, %f248, %f341;
	fma.rn.f32 	%f360, %f246, %f349, %f359;
	mul.f32 	%f361, %f244, %f360;
	fma.rn.f32 	%f362, %f242, %f345, %f361;
	mul.f32 	%f363, %f240, %f362;
	// inline asm
	sin.approx.f32 	%f250, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f252, %f1205;
	// inline asm
	mul.f32 	%f364, %f252, %f349;
	// inline asm
	sin.approx.f32 	%f254, %f1205;
	// inline asm
	neg.f32 	%f365, %f254;
	fma.rn.f32 	%f366, %f365, %f341, %f364;
	neg.f32 	%f367, %f250;
	fma.rn.f32 	%f368, %f367, %f366, %f363;
	ld.global.v4.f32 	{%f1211, %f1212, %f1213, %f1214}, [%r284+96];
	// inline asm
	cos.approx.f32 	%f256, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f258, %f1205;
	// inline asm
	// inline asm
	cos.approx.f32 	%f260, %f1205;
	// inline asm
	sub.f32 	%f370, %f1211, %f1199;
	fma.rn.f32 	%f371, %f260, %f370, %f258;
	mul.f32 	%f372, %f256, %f371;
	// inline asm
	sin.approx.f32 	%f262, %f1204;
	// inline asm
	sub.f32 	%f374, %f1213, %f1201;
	neg.f32 	%f375, %f262;
	fma.rn.f32 	%f376, %f375, %f374, %f372;
	// inline asm
	sin.approx.f32 	%f264, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f266, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f268, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f270, %f1205;
	// inline asm
	sub.f32 	%f378, %f1212, %f1200;
	// inline asm
	cos.approx.f32 	%f272, %f1205;
	// inline asm
	mul.f32 	%f379, %f272, %f370;
	fma.rn.f32 	%f380, %f270, %f378, %f379;
	mul.f32 	%f381, %f268, %f380;
	fma.rn.f32 	%f382, %f266, %f374, %f381;
	// inline asm
	cos.approx.f32 	%f274, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f276, %f1205;
	// inline asm
	mul.f32 	%f383, %f276, %f378;
	// inline asm
	sin.approx.f32 	%f278, %f1205;
	// inline asm
	neg.f32 	%f384, %f278;
	fma.rn.f32 	%f385, %f384, %f370, %f383;
	mul.f32 	%f386, %f274, %f385;
	fma.rn.f32 	%f387, %f264, %f382, %f386;
	// inline asm
	cos.approx.f32 	%f280, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f282, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f284, %f1204;
	// inline asm
	// inline asm
	sin.approx.f32 	%f286, %f1205;
	// inline asm
	// inline asm
	cos.approx.f32 	%f288, %f1205;
	// inline asm
	mul.f32 	%f388, %f288, %f370;
	fma.rn.f32 	%f389, %f286, %f378, %f388;
	mul.f32 	%f390, %f284, %f389;
	fma.rn.f32 	%f391, %f282, %f374, %f390;
	mul.f32 	%f392, %f280, %f391;
	// inline asm
	sin.approx.f32 	%f290, %f1203;
	// inline asm
	// inline asm
	cos.approx.f32 	%f292, %f1205;
	// inline asm
	mul.f32 	%f393, %f292, %f378;
	// inline asm
	sin.approx.f32 	%f294, %f1205;
	// inline asm
	neg.f32 	%f394, %f294;
	fma.rn.f32 	%f395, %f394, %f370, %f393;
	neg.f32 	%f396, %f290;
	fma.rn.f32 	%f397, %f396, %f395, %f392;
	mov.f32 	%f398, 0f442F0000;
	div.full.f32 	%f399, %f398, %f339;
	fma.rn.f32 	%f303, %f317, %f399, %f1;
	fma.rn.f32 	%f297, %f329, %f399, %f2;
	div.full.f32 	%f400, %f398, %f368;
	fma.rn.f32 	%f305, %f347, %f400, %f1;
	fma.rn.f32 	%f299, %f358, %f400, %f2;
	div.full.f32 	%f401, %f398, %f397;
	fma.rn.f32 	%f307, %f376, %f401, %f1;
	fma.rn.f32 	%f301, %f387, %f401, %f2;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f296, 0.5, -0.5, %f297; 
	add.f32 	%f296, %f296, %f297; 
	cvt.rzi.f32.f32 	%f296, %f296; 
	abs.f32 	tmp1, %f297; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f296, %f297, %f296, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f297; 
	selp.f32 	%f296, tmp2, %f296, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r285, %f296;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f298, 0.5, -0.5, %f299; 
	add.f32 	%f298, %f298, %f299; 
	cvt.rzi.f32.f32 	%f298, %f298; 
	abs.f32 	tmp1, %f299; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f298, %f299, %f298, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f299; 
	selp.f32 	%f298, tmp2, %f298, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r286, %f298;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f300, 0.5, -0.5, %f301; 
	add.f32 	%f300, %f300, %f301; 
	cvt.rzi.f32.f32 	%f300, %f300; 
	abs.f32 	tmp1, %f301; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f300, %f301, %f300, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f301; 
	selp.f32 	%f300, tmp2, %f300, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r287, %f300;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f302, 0.5, -0.5, %f303; 
	add.f32 	%f302, %f302, %f303; 
	cvt.rzi.f32.f32 	%f302, %f302; 
	abs.f32 	tmp1, %f303; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f302, %f303, %f302, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f303; 
	selp.f32 	%f302, tmp2, %f302, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r288, %f302;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f304, 0.5, -0.5, %f305; 
	add.f32 	%f304, %f304, %f305; 
	cvt.rzi.f32.f32 	%f304, %f304; 
	abs.f32 	tmp1, %f305; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f304, %f305, %f304, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f305; 
	selp.f32 	%f304, tmp2, %f304, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r289, %f304;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f306, 0.5, -0.5, %f307; 
	add.f32 	%f306, %f306, %f307; 
	cvt.rzi.f32.f32 	%f306, %f306; 
	abs.f32 	tmp1, %f307; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f306, %f307, %f306, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f307; 
	selp.f32 	%f306, tmp2, %f306, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r290, %f306;
	cvt.rn.f32.s32 	%f402, %r285;
	cvt.rn.f32.s32 	%f403, %r286;
	cvt.rn.f32.s32 	%f404, %r287;
	min.f32 	%f405, %f402, %f403;
	min.f32 	%f406, %f405, %f404;
	cvt.rzi.s32.f32 	%r291, %f406;
	max.f32 	%f407, %f402, %f403;
	max.f32 	%f408, %f407, %f404;
	cvt.rzi.s32.f32 	%r292, %f408;
	cvt.rn.f32.s32 	%f409, %r288;
	cvt.rn.f32.s32 	%f410, %r289;
	cvt.rn.f32.s32 	%f411, %r290;
	min.f32 	%f412, %f409, %f410;
	min.f32 	%f413, %f412, %f411;
	cvt.rzi.s32.f32 	%r293, %f413;
	max.f32 	%f414, %f409, %f410;
	max.f32 	%f415, %f414, %f411;
	cvt.rzi.s32.f32 	%r294, %f415;
	sub.s32 	%r295, %r294, %r293;
	sub.s32 	%r296, %r292, %r291;
	mul.lo.s32 	%r297, %r295, %r296;
	shl.b32 	%r298, %r543, 2;
	add.u32 	%r299, %SP, 0;
	add.s32 	%r300, %r299, %r298;
	st.local.u32 	[%r300], %r297;
	mad.lo.s32 	%r544, %r295, %r296, %r544;
	add.s32 	%r543, %r543, 1;
	// inline asm
	mov.u32 	%r282, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r283, %ctaid.x;
	// inline asm
	add.s32 	%r301, %r282, %r283;
	add.s32 	%r302, %r301, 1;
	mul.lo.s32 	%r303, %r302, %r15;
	add.s32 	%r542, %r542, 1;
	setp.lt.u32 	%p85, %r542, %r303;
	@%p85 bra 	BB4_133;

	cvt.rn.f32.u32 	%f1215, %r544;

BB4_135:
	cvt.rn.f32.u32 	%f418, %r268;
	div.full.f32 	%f417, %f1215, %f418;
	// inline asm
	cvt.rmi.f32.f32 	%f416, %f417;
	// inline asm
	cvt.rzi.u32.f32 	%r23, %f416;
	// inline asm
	mov.u32 	%r304, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r305, %ctaid.x;
	// inline asm
	add.s32 	%r308, %r305, %r304;
	mul.lo.s32 	%r548, %r308, %r15;
	mul.lo.s32 	%r25, %r23, %r267;
	mov.u32 	%r550, 0;
	mov.u32 	%r545, %r550;
	mov.pred 	%p186, 0;

BB4_136:
	mov.u32 	%r27, %r550;
	add.s32 	%r550, %r27, 1;
	setp.lt.u32 	%p87, %r550, %r15;
	selp.b32 	%r30, %r548, %r27, %p87;
	setp.ge.u32 	%p88, %r550, %r15;
	or.pred  	%p186, %p186, %p88;
	shl.b32 	%r309, %r27, 2;
	add.u32 	%r310, %SP, 0;
	add.s32 	%r31, %r310, %r309;
	setp.lt.u32 	%p89, %r25, %r545;
	@%p89 bra 	BB4_139;

	ld.local.u32 	%r311, [%r31+4];
	add.s32 	%r312, %r311, %r545;
	setp.ge.u32 	%p90, %r25, %r312;
	@%p90 bra 	BB4_139;

	mov.pred 	%p186, -1;
	mov.u32 	%r549, %r27;
	bra.uni 	BB4_140;

BB4_139:
	mov.u32 	%r549, %r30;

BB4_140:
	mov.u32 	%r546, %r549;
	mov.u32 	%r548, %r546;
	@%p186 bra 	BB4_142;

	ld.local.u32 	%r313, [%r31];
	add.s32 	%r545, %r313, %r545;
	bra.uni 	BB4_136;

BB4_142:
	sub.s32 	%r556, %r25, %r545;
	// inline asm
	mov.u32 	%r314, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r315, %ctaid.x;
	// inline asm
	add.s32 	%r316, %r315, %r314;
	add.s32 	%r317, %r548, %r27;
	mad.lo.s32 	%r554, %r316, %r15, %r317;
	ld.param.u32 	%r530, [part1_old_param_0];
	mad.lo.s32 	%r318, %r554, 144, %r530;
	ld.global.v4.f32 	{%f1175, %f1176, %f1177, %f1178}, [%r318];
	ld.param.u32 	%r533, [part1_old_param_2];
	ld.global.v4.f32 	{%f1179, %f1180, %f1181, %f1182}, [%r533];
	ld.param.u32 	%r536, [part1_old_param_3];
	ld.global.v4.f32 	{%f1183, %f1184, %f1185, %f1186}, [%r536];
	// inline asm
	cos.approx.f32 	%f419, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f421, %f1185;
	// inline asm
	// inline asm
	cos.approx.f32 	%f423, %f1185;
	// inline asm
	sub.f32 	%f555, %f1175, %f1179;
	fma.rn.f32 	%f556, %f423, %f555, %f421;
	mul.f32 	%f557, %f419, %f556;
	// inline asm
	sin.approx.f32 	%f425, %f1184;
	// inline asm
	sub.f32 	%f560, %f1177, %f1181;
	neg.f32 	%f561, %f425;
	fma.rn.f32 	%f562, %f561, %f560, %f557;
	// inline asm
	sin.approx.f32 	%f427, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f429, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f431, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f433, %f1185;
	// inline asm
	sub.f32 	%f565, %f1176, %f1180;
	// inline asm
	cos.approx.f32 	%f435, %f1185;
	// inline asm
	mul.f32 	%f566, %f435, %f555;
	fma.rn.f32 	%f567, %f433, %f565, %f566;
	mul.f32 	%f568, %f431, %f567;
	fma.rn.f32 	%f569, %f429, %f560, %f568;
	// inline asm
	cos.approx.f32 	%f437, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f439, %f1185;
	// inline asm
	mul.f32 	%f570, %f439, %f565;
	// inline asm
	sin.approx.f32 	%f441, %f1185;
	// inline asm
	neg.f32 	%f571, %f441;
	fma.rn.f32 	%f572, %f571, %f555, %f570;
	mul.f32 	%f573, %f437, %f572;
	fma.rn.f32 	%f574, %f427, %f569, %f573;
	// inline asm
	cos.approx.f32 	%f443, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f445, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f447, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f449, %f1185;
	// inline asm
	// inline asm
	cos.approx.f32 	%f451, %f1185;
	// inline asm
	mul.f32 	%f575, %f451, %f555;
	fma.rn.f32 	%f576, %f449, %f565, %f575;
	mul.f32 	%f577, %f447, %f576;
	fma.rn.f32 	%f578, %f445, %f560, %f577;
	mul.f32 	%f579, %f443, %f578;
	// inline asm
	sin.approx.f32 	%f453, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f455, %f1185;
	// inline asm
	mul.f32 	%f580, %f455, %f565;
	// inline asm
	sin.approx.f32 	%f457, %f1185;
	// inline asm
	neg.f32 	%f581, %f457;
	fma.rn.f32 	%f582, %f581, %f555, %f580;
	neg.f32 	%f583, %f453;
	fma.rn.f32 	%f584, %f583, %f582, %f579;
	ld.global.v4.f32 	{%f1187, %f1188, %f1189, %f1190}, [%r318+48];
	// inline asm
	cos.approx.f32 	%f459, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f461, %f1185;
	// inline asm
	// inline asm
	cos.approx.f32 	%f463, %f1185;
	// inline asm
	sub.f32 	%f586, %f1187, %f1179;
	fma.rn.f32 	%f587, %f463, %f586, %f461;
	mul.f32 	%f588, %f459, %f587;
	// inline asm
	sin.approx.f32 	%f465, %f1184;
	// inline asm
	sub.f32 	%f590, %f1189, %f1181;
	neg.f32 	%f591, %f465;
	fma.rn.f32 	%f592, %f591, %f590, %f588;
	// inline asm
	sin.approx.f32 	%f467, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f469, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f471, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f473, %f1185;
	// inline asm
	sub.f32 	%f594, %f1188, %f1180;
	// inline asm
	cos.approx.f32 	%f475, %f1185;
	// inline asm
	mul.f32 	%f595, %f475, %f586;
	fma.rn.f32 	%f596, %f473, %f594, %f595;
	mul.f32 	%f597, %f471, %f596;
	fma.rn.f32 	%f598, %f469, %f590, %f597;
	// inline asm
	cos.approx.f32 	%f477, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f479, %f1185;
	// inline asm
	mul.f32 	%f599, %f479, %f594;
	// inline asm
	sin.approx.f32 	%f481, %f1185;
	// inline asm
	neg.f32 	%f600, %f481;
	fma.rn.f32 	%f601, %f600, %f586, %f599;
	mul.f32 	%f602, %f477, %f601;
	fma.rn.f32 	%f603, %f467, %f598, %f602;
	// inline asm
	cos.approx.f32 	%f483, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f485, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f487, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f489, %f1185;
	// inline asm
	// inline asm
	cos.approx.f32 	%f491, %f1185;
	// inline asm
	mul.f32 	%f604, %f491, %f586;
	fma.rn.f32 	%f605, %f489, %f594, %f604;
	mul.f32 	%f606, %f487, %f605;
	fma.rn.f32 	%f607, %f485, %f590, %f606;
	mul.f32 	%f608, %f483, %f607;
	// inline asm
	sin.approx.f32 	%f493, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f495, %f1185;
	// inline asm
	mul.f32 	%f609, %f495, %f594;
	// inline asm
	sin.approx.f32 	%f497, %f1185;
	// inline asm
	neg.f32 	%f610, %f497;
	fma.rn.f32 	%f611, %f610, %f586, %f609;
	neg.f32 	%f612, %f493;
	fma.rn.f32 	%f613, %f612, %f611, %f608;
	ld.global.v4.f32 	{%f1191, %f1192, %f1193, %f1194}, [%r318+96];
	// inline asm
	cos.approx.f32 	%f499, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f501, %f1185;
	// inline asm
	// inline asm
	cos.approx.f32 	%f503, %f1185;
	// inline asm
	sub.f32 	%f615, %f1191, %f1179;
	fma.rn.f32 	%f616, %f503, %f615, %f501;
	mul.f32 	%f617, %f499, %f616;
	// inline asm
	sin.approx.f32 	%f505, %f1184;
	// inline asm
	sub.f32 	%f619, %f1193, %f1181;
	neg.f32 	%f620, %f505;
	fma.rn.f32 	%f621, %f620, %f619, %f617;
	// inline asm
	sin.approx.f32 	%f507, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f509, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f511, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f513, %f1185;
	// inline asm
	sub.f32 	%f623, %f1192, %f1180;
	// inline asm
	cos.approx.f32 	%f515, %f1185;
	// inline asm
	mul.f32 	%f624, %f515, %f615;
	fma.rn.f32 	%f625, %f513, %f623, %f624;
	mul.f32 	%f626, %f511, %f625;
	fma.rn.f32 	%f627, %f509, %f619, %f626;
	// inline asm
	cos.approx.f32 	%f517, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f519, %f1185;
	// inline asm
	mul.f32 	%f628, %f519, %f623;
	// inline asm
	sin.approx.f32 	%f521, %f1185;
	// inline asm
	neg.f32 	%f629, %f521;
	fma.rn.f32 	%f630, %f629, %f615, %f628;
	mul.f32 	%f631, %f517, %f630;
	fma.rn.f32 	%f632, %f507, %f627, %f631;
	// inline asm
	cos.approx.f32 	%f523, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f525, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f527, %f1184;
	// inline asm
	// inline asm
	sin.approx.f32 	%f529, %f1185;
	// inline asm
	// inline asm
	cos.approx.f32 	%f531, %f1185;
	// inline asm
	mul.f32 	%f633, %f531, %f615;
	fma.rn.f32 	%f634, %f529, %f623, %f633;
	mul.f32 	%f635, %f527, %f634;
	fma.rn.f32 	%f636, %f525, %f619, %f635;
	mul.f32 	%f637, %f523, %f636;
	// inline asm
	sin.approx.f32 	%f533, %f1183;
	// inline asm
	// inline asm
	cos.approx.f32 	%f535, %f1185;
	// inline asm
	mul.f32 	%f638, %f535, %f623;
	// inline asm
	sin.approx.f32 	%f537, %f1185;
	// inline asm
	neg.f32 	%f639, %f537;
	fma.rn.f32 	%f640, %f639, %f615, %f638;
	neg.f32 	%f641, %f533;
	fma.rn.f32 	%f642, %f641, %f640, %f637;
	mov.f32 	%f643, 0f442F0000;
	div.full.f32 	%f644, %f643, %f584;
	mov.f32 	%f645, 0f44480000;
	div.full.f32 	%f646, %f645, 0f40000000;
	fma.rn.f32 	%f546, %f562, %f644, %f646;
	mov.f32 	%f647, 0f44160000;
	div.full.f32 	%f648, %f647, 0f40000000;
	fma.rn.f32 	%f540, %f574, %f644, %f648;
	mov.f32 	%f1155, %f546;
	mov.f32 	%f1156, %f540;
	mov.f32 	%f1217, %f584;
	mov.f32 	%f1158, %f649;
	div.full.f32 	%f650, %f643, %f613;
	fma.rn.f32 	%f548, %f592, %f650, %f646;
	fma.rn.f32 	%f542, %f603, %f650, %f648;
	div.full.f32 	%f651, %f643, %f642;
	fma.rn.f32 	%f550, %f621, %f651, %f646;
	fma.rn.f32 	%f544, %f632, %f651, %f648;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f539, 0.5, -0.5, %f540; 
	add.f32 	%f539, %f539, %f540; 
	cvt.rzi.f32.f32 	%f539, %f539; 
	abs.f32 	tmp1, %f540; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f539, %f540, %f539, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f540; 
	selp.f32 	%f539, tmp2, %f539, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r319, %f539;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f541, 0.5, -0.5, %f542; 
	add.f32 	%f541, %f541, %f542; 
	cvt.rzi.f32.f32 	%f541, %f541; 
	abs.f32 	tmp1, %f542; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f541, %f542, %f541, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f542; 
	selp.f32 	%f541, tmp2, %f541, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r320, %f541;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f543, 0.5, -0.5, %f544; 
	add.f32 	%f543, %f543, %f544; 
	cvt.rzi.f32.f32 	%f543, %f543; 
	abs.f32 	tmp1, %f544; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f543, %f544, %f543, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f544; 
	selp.f32 	%f543, tmp2, %f543, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r321, %f543;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f545, 0.5, -0.5, %f546; 
	add.f32 	%f545, %f545, %f546; 
	cvt.rzi.f32.f32 	%f545, %f545; 
	abs.f32 	tmp1, %f546; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f545, %f546, %f545, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f546; 
	selp.f32 	%f545, tmp2, %f545, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r322, %f545;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f547, 0.5, -0.5, %f548; 
	add.f32 	%f547, %f547, %f548; 
	cvt.rzi.f32.f32 	%f547, %f547; 
	abs.f32 	tmp1, %f548; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f547, %f548, %f547, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f548; 
	selp.f32 	%f547, tmp2, %f547, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r323, %f547;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f549, 0.5, -0.5, %f550; 
	add.f32 	%f549, %f549, %f550; 
	cvt.rzi.f32.f32 	%f549, %f549; 
	abs.f32 	tmp1, %f550; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f549, %f550, %f549, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f550; 
	selp.f32 	%f549, tmp2, %f549, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r324, %f549;
	cvt.rn.f32.s32 	%f652, %r319;
	cvt.rn.f32.s32 	%f653, %r320;
	cvt.rn.f32.s32 	%f654, %r321;
	min.f32 	%f655, %f652, %f653;
	min.f32 	%f656, %f655, %f654;
	cvt.rzi.s32.f32 	%r325, %f656;
	max.f32 	%f657, %f652, %f653;
	max.f32 	%f658, %f657, %f654;
	cvt.rzi.s32.f32 	%r326, %f658;
	cvt.rn.f32.s32 	%f659, %r322;
	cvt.rn.f32.s32 	%f660, %r323;
	cvt.rn.f32.s32 	%f661, %r324;
	min.f32 	%f662, %f659, %f660;
	min.f32 	%f663, %f662, %f661;
	cvt.rzi.s32.f32 	%r563, %f663;
	max.f32 	%f664, %f659, %f660;
	max.f32 	%f665, %f664, %f661;
	cvt.rzi.s32.f32 	%r553, %f665;
	sub.s32 	%r552, %r553, %r563;
	sub.s32 	%r551, %r326, %r325;
	rem.u32 	%r327, %r556, %r552;
	add.s32 	%r562, %r327, %r563;
	cvt.rn.f32.s32 	%f666, %r325;
	cvt.rn.f32.u32 	%f667, %r556;
	cvt.rn.f32.s32 	%f668, %r552;
	div.full.f32 	%f552, %f667, %f668;
	// inline asm
	cvt.rmi.f32.f32 	%f551, %f552;
	// inline asm
	add.f32 	%f669, %f666, %f551;
	cvt.rzi.s32.f32 	%r565, %f669;
	setp.eq.s32 	%p92, %r23, 0;
	setp.gt.u32 	%p93, %r23, 80000;
	or.pred  	%p94, %p93, %p92;
	@%p94 bra 	BB4_280;

	mov.f32 	%f1220, %f1170;
	mov.u32 	%r555, 0;
	mov.f32 	%f1216, %f1174;

BB4_144:
	mov.f32 	%f1110, %f1220;
	mov.f32 	%f1086, %f1216;
	mov.u32 	%r557, %r562;
	mov.u32 	%r564, %r563;
	mov.u32 	%r561, %r557;
	mul.lo.s32 	%r329, %r551, %r552;
	setp.lt.u32 	%p95, %r556, %r329;
	@%p95 bra 	BB4_146;

	add.s32 	%r554, %r554, 1;
	ld.param.u32 	%r529, [part1_old_param_0];
	mad.lo.s32 	%r331, %r554, 144, %r529;
	ld.global.v4.f32 	{%f1123, %f1124, %f1125, %f1126}, [%r331];
	ld.param.u32 	%r534, [part1_old_param_2];
	ld.global.v4.f32 	{%f1127, %f1128, %f1129, %f1130}, [%r534];
	ld.param.u32 	%r537, [part1_old_param_3];
	ld.global.v4.f32 	{%f1131, %f1132, %f1133, %f1134}, [%r537];
	// inline asm
	cos.approx.f32 	%f672, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f674, %f1133;
	// inline asm
	// inline asm
	cos.approx.f32 	%f676, %f1133;
	// inline asm
	mov.u32 	%r556, 0;
	sub.f32 	%f806, %f1123, %f1127;
	fma.rn.f32 	%f807, %f676, %f806, %f674;
	mul.f32 	%f808, %f672, %f807;
	// inline asm
	sin.approx.f32 	%f678, %f1132;
	// inline asm
	sub.f32 	%f811, %f1125, %f1129;
	neg.f32 	%f812, %f678;
	fma.rn.f32 	%f813, %f812, %f811, %f808;
	// inline asm
	sin.approx.f32 	%f680, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f682, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f684, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f686, %f1133;
	// inline asm
	sub.f32 	%f816, %f1124, %f1128;
	// inline asm
	cos.approx.f32 	%f688, %f1133;
	// inline asm
	mul.f32 	%f817, %f688, %f806;
	fma.rn.f32 	%f818, %f686, %f816, %f817;
	mul.f32 	%f819, %f684, %f818;
	fma.rn.f32 	%f820, %f682, %f811, %f819;
	// inline asm
	cos.approx.f32 	%f690, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f692, %f1133;
	// inline asm
	mul.f32 	%f821, %f692, %f816;
	// inline asm
	sin.approx.f32 	%f694, %f1133;
	// inline asm
	neg.f32 	%f822, %f694;
	fma.rn.f32 	%f823, %f822, %f806, %f821;
	mul.f32 	%f824, %f690, %f823;
	fma.rn.f32 	%f825, %f680, %f820, %f824;
	// inline asm
	cos.approx.f32 	%f696, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f698, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f700, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f702, %f1133;
	// inline asm
	// inline asm
	cos.approx.f32 	%f704, %f1133;
	// inline asm
	mul.f32 	%f826, %f704, %f806;
	fma.rn.f32 	%f827, %f702, %f816, %f826;
	mul.f32 	%f828, %f700, %f827;
	fma.rn.f32 	%f829, %f698, %f811, %f828;
	mul.f32 	%f830, %f696, %f829;
	// inline asm
	sin.approx.f32 	%f706, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f708, %f1133;
	// inline asm
	mul.f32 	%f831, %f708, %f816;
	// inline asm
	sin.approx.f32 	%f710, %f1133;
	// inline asm
	neg.f32 	%f832, %f710;
	fma.rn.f32 	%f833, %f832, %f806, %f831;
	neg.f32 	%f834, %f706;
	fma.rn.f32 	%f835, %f834, %f833, %f830;
	mov.f32 	%f1103, %f813;
	mov.f32 	%f1104, %f825;
	mov.f32 	%f1105, %f835;
	mov.f32 	%f1106, %f1110;
	ld.global.v4.f32 	{%f1143, %f1144, %f1145, %f1146}, [%r331+48];
	// inline asm
	cos.approx.f32 	%f712, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f714, %f1133;
	// inline asm
	// inline asm
	cos.approx.f32 	%f716, %f1133;
	// inline asm
	sub.f32 	%f837, %f1143, %f1127;
	fma.rn.f32 	%f838, %f716, %f837, %f714;
	mul.f32 	%f839, %f712, %f838;
	// inline asm
	sin.approx.f32 	%f718, %f1132;
	// inline asm
	sub.f32 	%f841, %f1145, %f1129;
	neg.f32 	%f842, %f718;
	fma.rn.f32 	%f843, %f842, %f841, %f839;
	// inline asm
	sin.approx.f32 	%f720, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f722, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f724, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f726, %f1133;
	// inline asm
	sub.f32 	%f845, %f1144, %f1128;
	// inline asm
	cos.approx.f32 	%f728, %f1133;
	// inline asm
	mul.f32 	%f846, %f728, %f837;
	fma.rn.f32 	%f847, %f726, %f845, %f846;
	mul.f32 	%f848, %f724, %f847;
	fma.rn.f32 	%f849, %f722, %f841, %f848;
	// inline asm
	cos.approx.f32 	%f730, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f732, %f1133;
	// inline asm
	mul.f32 	%f850, %f732, %f845;
	// inline asm
	sin.approx.f32 	%f734, %f1133;
	// inline asm
	neg.f32 	%f851, %f734;
	fma.rn.f32 	%f852, %f851, %f837, %f850;
	mul.f32 	%f853, %f730, %f852;
	fma.rn.f32 	%f854, %f720, %f849, %f853;
	// inline asm
	cos.approx.f32 	%f736, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f738, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f740, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f742, %f1133;
	// inline asm
	// inline asm
	cos.approx.f32 	%f744, %f1133;
	// inline asm
	mul.f32 	%f855, %f744, %f837;
	fma.rn.f32 	%f856, %f742, %f845, %f855;
	mul.f32 	%f857, %f740, %f856;
	fma.rn.f32 	%f858, %f738, %f841, %f857;
	mul.f32 	%f859, %f736, %f858;
	// inline asm
	sin.approx.f32 	%f746, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f748, %f1133;
	// inline asm
	mul.f32 	%f860, %f748, %f845;
	// inline asm
	sin.approx.f32 	%f750, %f1133;
	// inline asm
	neg.f32 	%f861, %f750;
	fma.rn.f32 	%f862, %f861, %f837, %f860;
	neg.f32 	%f863, %f746;
	fma.rn.f32 	%f864, %f863, %f862, %f859;
	ld.global.v4.f32 	{%f1147, %f1148, %f1149, %f1150}, [%r331+96];
	// inline asm
	cos.approx.f32 	%f752, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f754, %f1133;
	// inline asm
	// inline asm
	cos.approx.f32 	%f756, %f1133;
	// inline asm
	sub.f32 	%f866, %f1147, %f1127;
	fma.rn.f32 	%f867, %f756, %f866, %f754;
	mul.f32 	%f868, %f752, %f867;
	// inline asm
	sin.approx.f32 	%f758, %f1132;
	// inline asm
	sub.f32 	%f870, %f1149, %f1129;
	neg.f32 	%f871, %f758;
	fma.rn.f32 	%f872, %f871, %f870, %f868;
	// inline asm
	sin.approx.f32 	%f760, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f762, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f764, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f766, %f1133;
	// inline asm
	sub.f32 	%f874, %f1148, %f1128;
	// inline asm
	cos.approx.f32 	%f768, %f1133;
	// inline asm
	mul.f32 	%f875, %f768, %f866;
	fma.rn.f32 	%f876, %f766, %f874, %f875;
	mul.f32 	%f877, %f764, %f876;
	fma.rn.f32 	%f878, %f762, %f870, %f877;
	// inline asm
	cos.approx.f32 	%f770, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f772, %f1133;
	// inline asm
	mul.f32 	%f879, %f772, %f874;
	// inline asm
	sin.approx.f32 	%f774, %f1133;
	// inline asm
	neg.f32 	%f880, %f774;
	fma.rn.f32 	%f881, %f880, %f866, %f879;
	mul.f32 	%f882, %f770, %f881;
	fma.rn.f32 	%f883, %f760, %f878, %f882;
	// inline asm
	cos.approx.f32 	%f776, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f778, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f780, %f1132;
	// inline asm
	// inline asm
	sin.approx.f32 	%f782, %f1133;
	// inline asm
	// inline asm
	cos.approx.f32 	%f784, %f1133;
	// inline asm
	mul.f32 	%f884, %f784, %f866;
	fma.rn.f32 	%f885, %f782, %f874, %f884;
	mul.f32 	%f886, %f780, %f885;
	fma.rn.f32 	%f887, %f778, %f870, %f886;
	mul.f32 	%f888, %f776, %f887;
	// inline asm
	sin.approx.f32 	%f786, %f1131;
	// inline asm
	// inline asm
	cos.approx.f32 	%f788, %f1133;
	// inline asm
	mul.f32 	%f889, %f788, %f874;
	// inline asm
	sin.approx.f32 	%f790, %f1133;
	// inline asm
	neg.f32 	%f890, %f790;
	fma.rn.f32 	%f891, %f890, %f866, %f889;
	neg.f32 	%f892, %f786;
	fma.rn.f32 	%f893, %f892, %f891, %f888;
	div.full.f32 	%f895, %f643, %f835;
	fma.rn.f32 	%f799, %f813, %f895, %f646;
	fma.rn.f32 	%f793, %f825, %f895, %f648;
	mov.f32 	%f1091, %f799;
	mov.f32 	%f1092, %f793;
	mov.f32 	%f1217, %f835;
	mov.f32 	%f1094, %f1110;
	div.full.f32 	%f896, %f643, %f864;
	fma.rn.f32 	%f801, %f843, %f896, %f646;
	fma.rn.f32 	%f795, %f854, %f896, %f648;
	div.full.f32 	%f897, %f643, %f893;
	fma.rn.f32 	%f803, %f872, %f897, %f646;
	fma.rn.f32 	%f797, %f883, %f897, %f648;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f792, 0.5, -0.5, %f793; 
	add.f32 	%f792, %f792, %f793; 
	cvt.rzi.f32.f32 	%f792, %f792; 
	abs.f32 	tmp1, %f793; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f792, %f793, %f792, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f793; 
	selp.f32 	%f792, tmp2, %f792, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r332, %f792;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f794, 0.5, -0.5, %f795; 
	add.f32 	%f794, %f794, %f795; 
	cvt.rzi.f32.f32 	%f794, %f794; 
	abs.f32 	tmp1, %f795; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f794, %f795, %f794, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f795; 
	selp.f32 	%f794, tmp2, %f794, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r333, %f794;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f796, 0.5, -0.5, %f797; 
	add.f32 	%f796, %f796, %f797; 
	cvt.rzi.f32.f32 	%f796, %f796; 
	abs.f32 	tmp1, %f797; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f796, %f797, %f796, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f797; 
	selp.f32 	%f796, tmp2, %f796, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r334, %f796;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f798, 0.5, -0.5, %f799; 
	add.f32 	%f798, %f798, %f799; 
	cvt.rzi.f32.f32 	%f798, %f798; 
	abs.f32 	tmp1, %f799; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f798, %f799, %f798, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f799; 
	selp.f32 	%f798, tmp2, %f798, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r335, %f798;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f800, 0.5, -0.5, %f801; 
	add.f32 	%f800, %f800, %f801; 
	cvt.rzi.f32.f32 	%f800, %f800; 
	abs.f32 	tmp1, %f801; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f800, %f801, %f800, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f801; 
	selp.f32 	%f800, tmp2, %f800, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r336, %f800;
	// inline asm
	{ 
	.reg .b32 	tmp1, tmp2; 
	.reg .pred 	pred1, pred2; 
	slct.f32.f32 	%f802, 0.5, -0.5, %f803; 
	add.f32 	%f802, %f802, %f803; 
	cvt.rzi.f32.f32 	%f802, %f802; 
	abs.f32 	tmp1, %f803; 
	setp.gt.f32 	pred1, tmp1, 8388608.0; 
	selp.f32 	%f802, %f803, %f802, pred1; 
	setp.lt.f32 	pred2, tmp1, 0.5; 
	cvt.rzi.f32.f32 	tmp2, %f803; 
	selp.f32 	%f802, tmp2, %f802, pred2;
	}
	// inline asm
	cvt.rzi.s32.f32 	%r337, %f802;
	cvt.rn.f32.s32 	%f898, %r332;
	cvt.rn.f32.s32 	%f899, %r333;
	cvt.rn.f32.s32 	%f900, %r334;
	min.f32 	%f901, %f898, %f899;
	min.f32 	%f902, %f901, %f900;
	cvt.rzi.s32.f32 	%r565, %f902;
	max.f32 	%f903, %f898, %f899;
	max.f32 	%f904, %f903, %f900;
	cvt.rzi.s32.f32 	%r338, %f904;
	cvt.rn.f32.s32 	%f905, %r335;
	cvt.rn.f32.s32 	%f906, %r336;
	cvt.rn.f32.s32 	%f907, %r337;
	min.f32 	%f908, %f905, %f906;
	min.f32 	%f909, %f908, %f907;
	cvt.rzi.s32.f32 	%r561, %f909;
	max.f32 	%f910, %f905, %f906;
	max.f32 	%f911, %f910, %f907;
	cvt.rzi.s32.f32 	%r553, %f911;
	sub.s32 	%r552, %r553, %r561;
	sub.s32 	%r551, %r338, %r565;
	mov.u32 	%r564, %r561;
	mov.f32 	%f1221, %f1106;
	bra.uni 	BB4_147;

BB4_146:
	mov.f32 	%f1221, %f1110;

BB4_147:
	mov.f32 	%f1220, %f1221;
	mov.u32 	%r563, %r564;
	setp.gt.s32 	%p96, %r561, %r553;
	selp.b32 	%r65, %r563, %r561, %p96;
	selp.u32 	%r339, 1, 0, %p96;
	add.s32 	%r565, %r339, %r565;
	mov.f32 	%f912, 0f3F800000;
	mov.f32 	%f1119, %f912;
	mov.f32 	%f1120, %f912;
	mov.f32 	%f1121, %f912;
	mov.f32 	%f1122, %f1086;
	setp.gt.s32 	%p97, %r65, 0;
	cvt.rn.f32.s32 	%f913, %r65;
	setp.lt.f32 	%p98, %f913, 0f44480000;
	and.pred  	%p99, %p97, %p98;
	setp.gt.s32 	%p100, %r565, 0;
	and.pred  	%p101, %p99, %p100;
	cvt.rn.f32.s32 	%f914, %r565;
	setp.lt.f32 	%p102, %f914, 0f44160000;
	and.pred  	%p103, %p101, %p102;
	@!%p103 bra 	BB4_279;

	setp.leu.f32 	%p104, %f1217, 0f00000000;
	@%p104 bra 	BB4_279;

	mov.u32 	%r341, 0;
	// inline asm
	suq.channel_order.b32 %r340, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p105, %r340, 4275;
	@%p105 bra 	BB4_153;

	add.s32 	%r344, %r340, -4272;
	setp.lt.u32 	%p109, %r344, 2;
	@%p109 bra 	BB4_158;

	add.s32 	%r345, %r340, -4274;
	setp.lt.u32 	%p110, %r345, 2;
	@%p110 bra 	BB4_152;
	bra.uni 	BB4_159;

BB4_152:
	mov.u32 	%r348, 2;
	mov.u32 	%r568, %r348;
	bra.uni 	BB4_160;

BB4_153:
	setp.eq.s32 	%p106, %r340, 4276;
	@%p106 bra 	BB4_157;

	add.s32 	%r342, %r340, -4280;
	setp.lt.u32 	%p107, %r342, 2;
	@%p107 bra 	BB4_158;

	add.s32 	%r343, %r340, -4277;
	setp.gt.u32 	%p108, %r343, 2;
	@%p108 bra 	BB4_159;

	mov.u32 	%r346, 4;
	mov.u32 	%r568, %r346;
	bra.uni 	BB4_160;

BB4_157:
	mov.u32 	%r347, 3;
	mov.u32 	%r568, %r347;
	bra.uni 	BB4_160;

BB4_158:
	mov.u32 	%r349, 1;
	mov.u32 	%r568, %r349;
	bra.uni 	BB4_160;

BB4_159:
	mov.u32 	%r568, %r341;

BB4_160:
	mov.u32 	%r566, %r568;
	mov.u32 	%r567, %r566;
	// inline asm
	suq.channel_data_type.b32 %r351, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p111, %r351, 4311;
	@%p111 bra 	BB4_171;

	setp.gt.s32 	%p116, %r351, 4306;
	@%p116 bra 	BB4_165;

	setp.eq.s32 	%p122, %r351, 4304;
	@%p122 bra 	BB4_179;

	setp.eq.s32 	%p123, %r351, 4305;
	@%p123 bra 	BB4_178;

	setp.eq.s32 	%p124, %r351, 4306;
	@%p124 bra 	BB4_179;
	bra.uni 	BB4_175;

BB4_165:
	setp.gt.s32 	%p117, %r351, 4309;
	@%p117 bra 	BB4_169;

	setp.eq.s32 	%p120, %r351, 4307;
	@%p120 bra 	BB4_178;

	add.s32 	%r361, %r351, -4308;
	setp.lt.u32 	%p121, %r361, 2;
	@%p121 bra 	BB4_168;
	bra.uni 	BB4_175;

BB4_168:
	setp.eq.s32 	%p126, %r567, 3;
	selp.b32 	%r567, 2, 0, %p126;
	bra.uni 	BB4_179;

BB4_169:
	setp.eq.s32 	%p118, %r351, 4310;
	@%p118 bra 	BB4_176;

	setp.eq.s32 	%p119, %r351, 4311;
	@%p119 bra 	BB4_179;
	bra.uni 	BB4_175;

BB4_171:
	add.s32 	%r354, %r351, -4312;
	setp.gt.u32 	%p112, %r354, 6;
	@%p112 bra 	BB4_175;

	mov.u32 	%r355, 1;
	shl.b32 	%r356, %r355, %r354;
	and.b32  	%r357, %r356, 41;
	setp.ne.s32 	%p113, %r357, 0;
	@%p113 bra 	BB4_178;

	and.b32  	%r360, %r356, 82;
	setp.ne.s32 	%p114, %r360, 0;
	@%p114 bra 	BB4_177;

	setp.eq.s32 	%p115, %r354, 2;
	@%p115 bra 	BB4_179;

BB4_175:
	mov.u32 	%r567, 0;
	bra.uni 	BB4_179;

BB4_176:
	setp.eq.s32 	%p125, %r567, 3;
	selp.b32 	%r567, 4, 0, %p125;
	bra.uni 	BB4_179;

BB4_177:
	shl.b32 	%r567, %r567, 2;
	bra.uni 	BB4_179;

BB4_178:
	shl.b32 	%r567, %r567, 1;

BB4_179:
	mul.lo.s32 	%r74, %r567, %r65;
	setp.gt.s32 	%p127, %r340, 4274;
	@%p127 bra 	BB4_188;

	setp.eq.s32 	%p133, %r340, 4272;
	@%p133 bra 	BB4_253;

	setp.eq.s32 	%p134, %r340, 4273;
	@%p134 bra 	BB4_240;

	setp.eq.s32 	%p135, %r340, 4274;
	@%p135 bra 	BB4_183;
	bra.uni 	BB4_266;

BB4_183:
	mov.u32 	%r439, 0;
	// inline asm
	suq.channel_data_type.b32 %r437, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p157, %r437, 4306;
	@%p157 bra 	BB4_232;

	setp.eq.s32 	%p161, %r437, 4304;
	@%p161 bra 	BB4_239;

	setp.eq.s32 	%p162, %r437, 4305;
	@%p162 bra 	BB4_237;

	setp.eq.s32 	%p163, %r437, 4306;
	@%p163 bra 	BB4_187;
	bra.uni 	BB4_279;

BB4_187:
	mov.f32 	%f1021, 0f437F0000;
	mul.rn.f32 	%f1020, %f912, %f1021;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc117, %f1020;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc118, %f1020;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc117, %rc118};
	// inline asm
	bra.uni 	BB4_279;

BB4_188:
	setp.gt.s32 	%p128, %r340, 4278;
	@%p128 bra 	BB4_196;

	setp.eq.s32 	%p131, %r340, 4275;
	@%p131 bra 	BB4_219;

	setp.eq.s32 	%p132, %r340, 4278;
	@%p132 bra 	BB4_191;
	bra.uni 	BB4_266;

BB4_191:
	mov.u32 	%r391, 0;
	// inline asm
	suq.channel_data_type.b32 %r389, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p143, %r389, 4306;
	@%p143 bra 	BB4_211;

	setp.eq.s32 	%p147, %r389, 4304;
	@%p147 bra 	BB4_218;

	setp.eq.s32 	%p148, %r389, 4305;
	@%p148 bra 	BB4_216;

	setp.eq.s32 	%p149, %r389, 4306;
	@%p149 bra 	BB4_195;
	bra.uni 	BB4_279;

BB4_195:
	mov.f32 	%f979, 0f437F0000;
	mul.rn.f32 	%f977, %f912, %f979;
	mul.rn.f32 	%f978, %f1086, %f979;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc97, %f977;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc98, %f977;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc99, %f977;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc100, %f978;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc97, %rc98, %rc99, %rc100};
	// inline asm
	bra.uni 	BB4_279;

BB4_196:
	add.s32 	%r363, %r340, -4280;
	setp.lt.u32 	%p129, %r363, 2;
	@%p129 bra 	BB4_253;

	setp.ne.s32 	%p130, %r340, 4279;
	@%p130 bra 	BB4_266;

	mov.u32 	%r366, 0;
	// inline asm
	suq.channel_data_type.b32 %r364, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p136, %r364, 4306;
	@%p136 bra 	BB4_203;

	setp.eq.s32 	%p140, %r364, 4304;
	@%p140 bra 	BB4_210;

	setp.eq.s32 	%p141, %r364, 4305;
	@%p141 bra 	BB4_208;

	setp.eq.s32 	%p142, %r364, 4306;
	@%p142 bra 	BB4_202;
	bra.uni 	BB4_279;

BB4_202:
	mov.f32 	%f947, 0f437F0000;
	mul.rn.f32 	%f942, %f1086, %f947;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc81, %f942;
	// inline asm
	mul.rn.f32 	%f945, %f912, %f947;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc82, %f945;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc83, %f945;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc84, %f945;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc81, %rc82, %rc83, %rc84};
	// inline asm
	bra.uni 	BB4_279;

BB4_203:
	setp.eq.s32 	%p137, %r364, 4307;
	@%p137 bra 	BB4_209;

	setp.eq.s32 	%p138, %r364, 4317;
	@%p138 bra 	BB4_207;

	setp.ne.s32 	%p139, %r364, 4318;
	@%p139 bra 	BB4_279;

	mov.b32 	 %r369, %f1086;
	mov.u32 	%r372, 1065353216;
	// inline asm
	sust.b.2d.v4.b32.trap [part1_old_param_1, {%r74, %r565}], {%r369, %r372, %r372, %r372};
	// inline asm
	bra.uni 	BB4_279;

BB4_207:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f1086; 
	mov.b16 	%rs109, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs110, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs111, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs112, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs109, %rs110, %rs111, %rs112};
	// inline asm
	bra.uni 	BB4_279;

BB4_208:
	mov.f32 	%f926, 0f46FFFE00;
	mul.rn.f32 	%f921, %f1086, %f926;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs117, %f921;
	// inline asm
	mul.rn.f32 	%f924, %f912, %f926;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs118, %f924;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs119, %f924;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs120, %f924;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs117, %rs118, %rs119, %rs120};
	// inline asm
	bra.uni 	BB4_279;

BB4_209:
	mov.f32 	%f933, 0f477FFF00;
	mul.rn.f32 	%f928, %f1086, %f933;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs125, %f928;
	// inline asm
	mul.rn.f32 	%f931, %f912, %f933;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs126, %f931;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs127, %f931;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs128, %f931;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs125, %rs126, %rs127, %rs128};
	// inline asm
	bra.uni 	BB4_279;

BB4_210:
	mov.f32 	%f940, 0f42FE0000;
	mul.rn.f32 	%f935, %f1086, %f940;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc73, %f935;
	// inline asm
	mul.rn.f32 	%f938, %f912, %f940;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc74, %f938;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc75, %f938;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc76, %f938;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc73, %rc74, %rc75, %rc76};
	// inline asm
	bra.uni 	BB4_279;

BB4_211:
	setp.eq.s32 	%p144, %r389, 4307;
	@%p144 bra 	BB4_217;

	setp.eq.s32 	%p145, %r389, 4317;
	@%p145 bra 	BB4_215;

	setp.ne.s32 	%p146, %r389, 4318;
	@%p146 bra 	BB4_279;

	mov.b32 	 %r397, %f1086;
	mov.u32 	%r396, 1065353216;
	// inline asm
	sust.b.2d.v4.b32.trap [part1_old_param_1, {%r74, %r565}], {%r396, %r396, %r396, %r397};
	// inline asm
	bra.uni 	BB4_279;

BB4_215:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs133, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs134, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs135, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f1086; 
	mov.b16 	%rs136, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs133, %rs134, %rs135, %rs136};
	// inline asm
	bra.uni 	BB4_279;

BB4_216:
	mov.f32 	%f958, 0f46FFFE00;
	mul.rn.f32 	%f956, %f912, %f958;
	mul.rn.f32 	%f957, %f1086, %f958;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs141, %f956;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs142, %f956;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs143, %f956;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs144, %f957;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs141, %rs142, %rs143, %rs144};
	// inline asm
	bra.uni 	BB4_279;

BB4_217:
	mov.f32 	%f965, 0f477FFF00;
	mul.rn.f32 	%f963, %f912, %f965;
	mul.rn.f32 	%f964, %f1086, %f965;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs149, %f963;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs150, %f963;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs151, %f963;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs152, %f964;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs149, %rs150, %rs151, %rs152};
	// inline asm
	bra.uni 	BB4_279;

BB4_218:
	mov.f32 	%f972, 0f42FE0000;
	mul.rn.f32 	%f970, %f912, %f972;
	mul.rn.f32 	%f971, %f1086, %f972;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc89, %f970;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc90, %f970;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc91, %f970;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc92, %f971;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc89, %rc90, %rc91, %rc92};
	// inline asm
	bra.uni 	BB4_279;

BB4_219:
	mov.u32 	%r416, 0;
	// inline asm
	suq.channel_data_type.b32 %r414, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p150, %r414, 4306;
	@%p150 bra 	BB4_224;

	setp.eq.s32 	%p154, %r414, 4304;
	@%p154 bra 	BB4_231;

	setp.eq.s32 	%p155, %r414, 4305;
	@%p155 bra 	BB4_229;

	setp.eq.s32 	%p156, %r414, 4306;
	@%p156 bra 	BB4_223;
	bra.uni 	BB4_279;

BB4_223:
	mov.f32 	%f1002, 0f437F0000;
	mul.rn.f32 	%f1000, %f912, %f1002;
	mul.rn.f32 	%f1001, %f1086, %f1002;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc109, %f1000;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc110, %f1001;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc109, %rc110};
	// inline asm
	bra.uni 	BB4_279;

BB4_224:
	setp.eq.s32 	%p151, %r414, 4307;
	@%p151 bra 	BB4_230;

	setp.eq.s32 	%p152, %r414, 4317;
	@%p152 bra 	BB4_228;

	setp.ne.s32 	%p153, %r414, 4318;
	@%p153 bra 	BB4_279;

	mov.b32 	 %r420, %f1086;
	mov.u32 	%r419, 1065353216;
	// inline asm
	sust.b.2d.v2.b32.trap [part1_old_param_1, {%r74, %r565}], {%r419, %r420};
	// inline asm
	bra.uni 	BB4_279;

BB4_228:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs157, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f1086; 
	mov.b16 	%rs158, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs157, %rs158};
	// inline asm
	bra.uni 	BB4_279;

BB4_229:
	mov.f32 	%f987, 0f46FFFE00;
	mul.rn.f32 	%f985, %f912, %f987;
	mul.rn.f32 	%f986, %f1086, %f987;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs161, %f985;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs162, %f986;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs161, %rs162};
	// inline asm
	bra.uni 	BB4_279;

BB4_230:
	mov.f32 	%f992, 0f477FFF00;
	mul.rn.f32 	%f990, %f912, %f992;
	mul.rn.f32 	%f991, %f1086, %f992;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs165, %f990;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs166, %f991;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs165, %rs166};
	// inline asm
	bra.uni 	BB4_279;

BB4_231:
	mov.f32 	%f997, 0f42FE0000;
	mul.rn.f32 	%f995, %f912, %f997;
	mul.rn.f32 	%f996, %f1086, %f997;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc105, %f995;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc106, %f996;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc105, %rc106};
	// inline asm
	bra.uni 	BB4_279;

BB4_232:
	setp.eq.s32 	%p158, %r437, 4307;
	@%p158 bra 	BB4_238;

	setp.eq.s32 	%p159, %r437, 4317;
	@%p159 bra 	BB4_236;

	setp.ne.s32 	%p160, %r437, 4318;
	@%p160 bra 	BB4_279;

	mov.u32 	%r443, 1065353216;
	// inline asm
	sust.b.2d.v2.b32.trap [part1_old_param_1, {%r74, %r565}], {%r443, %r443};
	// inline asm
	bra.uni 	BB4_279;

BB4_236:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs169, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs170, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs169, %rs170};
	// inline asm
	bra.uni 	BB4_279;

BB4_237:
	mov.f32 	%f1009, 0f46FFFE00;
	mul.rn.f32 	%f1008, %f912, %f1009;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs173, %f1008;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs174, %f1008;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs173, %rs174};
	// inline asm
	bra.uni 	BB4_279;

BB4_238:
	mov.f32 	%f1013, 0f477FFF00;
	mul.rn.f32 	%f1012, %f912, %f1013;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs177, %f1012;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs178, %f1012;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs177, %rs178};
	// inline asm
	bra.uni 	BB4_279;

BB4_239:
	mov.f32 	%f1017, 0f42FE0000;
	mul.rn.f32 	%f1016, %f912, %f1017;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc113, %f1016;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc114, %f1016;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc113, %rc114};
	// inline asm
	bra.uni 	BB4_279;

BB4_240:
	mov.u32 	%r462, 0;
	// inline asm
	suq.channel_data_type.b32 %r460, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p164, %r460, 4306;
	@%p164 bra 	BB4_245;

	setp.eq.s32 	%p168, %r460, 4304;
	@%p168 bra 	BB4_252;

	setp.eq.s32 	%p169, %r460, 4305;
	@%p169 bra 	BB4_250;

	setp.eq.s32 	%p170, %r460, 4306;
	@%p170 bra 	BB4_244;
	bra.uni 	BB4_279;

BB4_244:
	mov.f32 	%f1036, 0f437F0000;
	mul.rn.f32 	%f1034, %f1086, %f1036;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc123, %f1034;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc123};
	// inline asm
	bra.uni 	BB4_279;

BB4_245:
	setp.eq.s32 	%p165, %r460, 4307;
	@%p165 bra 	BB4_251;

	setp.eq.s32 	%p166, %r460, 4317;
	@%p166 bra 	BB4_249;

	setp.ne.s32 	%p167, %r460, 4318;
	@%p167 bra 	BB4_279;

	mov.b32 	 %r465, %f1086;
	// inline asm
	sust.b.2d.b32.trap [part1_old_param_1, {%r74, %r565}], {%r465};
	// inline asm
	bra.uni 	BB4_279;

BB4_249:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f1086; 
	mov.b16 	%rs181, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs181};
	// inline asm
	bra.uni 	BB4_279;

BB4_250:
	mov.f32 	%f1027, 0f46FFFE00;
	mul.rn.f32 	%f1025, %f1086, %f1027;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs183, %f1025;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs183};
	// inline asm
	bra.uni 	BB4_279;

BB4_251:
	mov.f32 	%f1030, 0f477FFF00;
	mul.rn.f32 	%f1028, %f1086, %f1030;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs185, %f1028;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs185};
	// inline asm
	bra.uni 	BB4_279;

BB4_252:
	mov.f32 	%f1033, 0f42FE0000;
	mul.rn.f32 	%f1031, %f1086, %f1033;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc121, %f1031;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc121};
	// inline asm
	bra.uni 	BB4_279;

BB4_253:
	mov.u32 	%r484, 0;
	// inline asm
	suq.channel_data_type.b32 %r482, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p171, %r482, 4306;
	@%p171 bra 	BB4_258;

	setp.eq.s32 	%p175, %r482, 4304;
	@%p175 bra 	BB4_265;

	setp.eq.s32 	%p176, %r482, 4305;
	@%p176 bra 	BB4_263;

	setp.eq.s32 	%p177, %r482, 4306;
	@%p177 bra 	BB4_257;
	bra.uni 	BB4_279;

BB4_257:
	mov.f32 	%f1048, 0f437F0000;
	mul.rn.f32 	%f1047, %f912, %f1048;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc127, %f1047;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc127};
	// inline asm
	bra.uni 	BB4_279;

BB4_258:
	setp.eq.s32 	%p172, %r482, 4307;
	@%p172 bra 	BB4_264;

	setp.eq.s32 	%p173, %r482, 4317;
	@%p173 bra 	BB4_262;

	setp.ne.s32 	%p174, %r482, 4318;
	@%p174 bra 	BB4_279;

	mov.u32 	%r487, 1065353216;
	// inline asm
	sust.b.2d.b32.trap [part1_old_param_1, {%r74, %r565}], {%r487};
	// inline asm
	bra.uni 	BB4_279;

BB4_262:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs187, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs187};
	// inline asm
	bra.uni 	BB4_279;

BB4_263:
	mov.f32 	%f1039, 0f46FFFE00;
	mul.rn.f32 	%f1038, %f912, %f1039;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs189, %f1038;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs189};
	// inline asm
	bra.uni 	BB4_279;

BB4_264:
	mov.f32 	%f1042, 0f477FFF00;
	mul.rn.f32 	%f1041, %f912, %f1042;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs191, %f1041;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs191};
	// inline asm
	bra.uni 	BB4_279;

BB4_265:
	mov.f32 	%f1045, 0f42FE0000;
	mul.rn.f32 	%f1044, %f912, %f1045;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc125, %f1044;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc125};
	// inline asm
	bra.uni 	BB4_279;

BB4_266:
	mov.u32 	%r506, 0;
	// inline asm
	suq.channel_data_type.b32 %r504, [part1_old_param_1];
	// inline asm
	setp.gt.s32 	%p178, %r504, 4306;
	@%p178 bra 	BB4_271;

	setp.eq.s32 	%p182, %r504, 4304;
	@%p182 bra 	BB4_278;

	setp.eq.s32 	%p183, %r504, 4305;
	@%p183 bra 	BB4_276;

	setp.eq.s32 	%p184, %r504, 4306;
	@%p184 bra 	BB4_270;
	bra.uni 	BB4_279;

BB4_270:
	mov.f32 	%f1080, 0f437F0000;
	mul.rn.f32 	%f1078, %f912, %f1080;
	mul.rn.f32 	%f1079, %f1086, %f1080;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc137, %f1078;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc138, %f1078;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc139, %f1078;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc140, %f1079;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc137, %rc138, %rc139, %rc140};
	// inline asm
	bra.uni 	BB4_279;

BB4_271:
	setp.eq.s32 	%p179, %r504, 4307;
	@%p179 bra 	BB4_277;

	setp.eq.s32 	%p180, %r504, 4317;
	@%p180 bra 	BB4_275;

	setp.ne.s32 	%p181, %r504, 4318;
	@%p181 bra 	BB4_279;

	mov.b32 	 %r512, %f1086;
	mov.u32 	%r511, 1065353216;
	// inline asm
	sust.b.2d.v4.b32.trap [part1_old_param_1, {%r74, %r565}], {%r511, %r511, %r511, %r512};
	// inline asm
	bra.uni 	BB4_279;

BB4_275:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs193, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs194, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f912; 
	mov.b16 	%rs195, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f1086; 
	mov.b16 	%rs196, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs193, %rs194, %rs195, %rs196};
	// inline asm
	bra.uni 	BB4_279;

BB4_276:
	mov.f32 	%f1059, 0f46FFFE00;
	mul.rn.f32 	%f1057, %f912, %f1059;
	mul.rn.f32 	%f1058, %f1086, %f1059;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs201, %f1057;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs202, %f1057;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs203, %f1057;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs204, %f1058;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs201, %rs202, %rs203, %rs204};
	// inline asm
	bra.uni 	BB4_279;

BB4_277:
	mov.f32 	%f1066, 0f477FFF00;
	mul.rn.f32 	%f1064, %f912, %f1066;
	mul.rn.f32 	%f1065, %f1086, %f1066;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs209, %f1064;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs210, %f1064;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs211, %f1064;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs212, %f1065;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [part1_old_param_1, {%r74, %r565}], {%rs209, %rs210, %rs211, %rs212};
	// inline asm
	bra.uni 	BB4_279;

BB4_278:
	mov.f32 	%f1073, 0f42FE0000;
	mul.rn.f32 	%f1071, %f912, %f1073;
	mul.rn.f32 	%f1072, %f1086, %f1073;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc129, %f1071;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc130, %f1071;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc131, %f1071;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc132, %f1072;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [part1_old_param_1, {%r74, %r565}], {%rc129, %rc130, %rc131, %rc132};
	// inline asm

BB4_279:
	add.s32 	%r75, %r65, 1;
	add.s32 	%r556, %r556, 1;
	add.s32 	%r555, %r555, 1;
	setp.lt.u32 	%p185, %r555, %r23;
	mov.u32 	%r562, %r75;
	mov.f32 	%f1216, %f1122;
	@%p185 bra 	BB4_144;

BB4_280:
	ret;
}

.entry old_part1(
	.param .u32 .ptr .global .align 16 old_part1_param_0,
	.param .surfref old_part1_param_1,
	.param .u32 .ptr .global .align 16 old_part1_param_2,
	.param .u32 .ptr .global .align 16 old_part1_param_3,
	.param .u32 .ptr .global .align 4 old_part1_param_4
)
{
	.reg .f32 	%f<302>;
	.reg .s16 	%rs<109>;
	.reg .pred 	%p<90>;
	.reg .s32 	%r<228>;
	.reg .s16 	%rc<73>;


	ld.param.u32 	%r27, [old_part1_param_4];
	// inline asm
	mov.u32 	%r23, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r24, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r25, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %tid.x;
	// inline asm
	add.s32 	%r28, %r26, %r23;
	mad.lo.s32 	%r29, %r25, %r24, %r28;
	ld.global.u32 	%r30, [%r27];
	setp.ge.u32 	%p1, %r29, %r30;
	@%p1 bra 	BB5_134;

	ld.param.u32 	%r221, [old_part1_param_2];
	ld.global.v4.f32 	{%f293, %f294, %f295, %f296}, [%r221];
	ld.param.u32 	%r222, [old_part1_param_3];
	ld.global.v4.f32 	{%f297, %f298, %f299, %f300}, [%r222];
	mov.f32 	%f9, 0f44480000;
	div.full.f32 	%f7, %f9, 0f40000000;
	mov.f32 	%f10, 0f44160000;
	div.full.f32 	%f8, %f10, 0f40000000;
	ld.param.u32 	%r220, [old_part1_param_0];
	mad.lo.s32 	%r224, %r29, 144, %r220;
	mov.u32 	%r223, 3;

BB5_2:
	mov.f32 	%f272, %f301;
	ld.global.v4.f32 	{%f281, %f282, %f283, %f284}, [%r224];
	mov.f32 	%f51, 0f3F800000;
	mov.f32 	%f52, 0f00000000;
	mov.f32 	%f277, %f51;
	mov.f32 	%f278, %f52;
	mov.f32 	%f279, %f52;
	mov.f32 	%f280, %f272;
	// inline asm
	cos.approx.f32 	%f11, %f298;
	// inline asm
	// inline asm
	sin.approx.f32 	%f13, %f299;
	// inline asm
	// inline asm
	cos.approx.f32 	%f15, %f299;
	// inline asm
	sub.f32 	%f54, %f281, %f293;
	fma.rn.f32 	%f55, %f15, %f54, %f13;
	mul.f32 	%f56, %f11, %f55;
	// inline asm
	sin.approx.f32 	%f17, %f298;
	// inline asm
	sub.f32 	%f58, %f283, %f295;
	neg.f32 	%f59, %f17;
	fma.rn.f32 	%f60, %f59, %f58, %f56;
	// inline asm
	sin.approx.f32 	%f19, %f297;
	// inline asm
	// inline asm
	cos.approx.f32 	%f21, %f298;
	// inline asm
	// inline asm
	sin.approx.f32 	%f23, %f298;
	// inline asm
	// inline asm
	sin.approx.f32 	%f25, %f299;
	// inline asm
	sub.f32 	%f62, %f282, %f294;
	// inline asm
	cos.approx.f32 	%f27, %f299;
	// inline asm
	mul.f32 	%f63, %f27, %f54;
	fma.rn.f32 	%f64, %f25, %f62, %f63;
	mul.f32 	%f65, %f23, %f64;
	fma.rn.f32 	%f66, %f21, %f58, %f65;
	// inline asm
	cos.approx.f32 	%f29, %f297;
	// inline asm
	// inline asm
	cos.approx.f32 	%f31, %f299;
	// inline asm
	mul.f32 	%f67, %f31, %f62;
	// inline asm
	sin.approx.f32 	%f33, %f299;
	// inline asm
	neg.f32 	%f68, %f33;
	fma.rn.f32 	%f69, %f68, %f54, %f67;
	mul.f32 	%f70, %f29, %f69;
	fma.rn.f32 	%f71, %f19, %f66, %f70;
	// inline asm
	cos.approx.f32 	%f35, %f297;
	// inline asm
	// inline asm
	cos.approx.f32 	%f37, %f298;
	// inline asm
	// inline asm
	sin.approx.f32 	%f39, %f298;
	// inline asm
	// inline asm
	sin.approx.f32 	%f41, %f299;
	// inline asm
	// inline asm
	cos.approx.f32 	%f43, %f299;
	// inline asm
	mul.f32 	%f72, %f43, %f54;
	fma.rn.f32 	%f73, %f41, %f62, %f72;
	mul.f32 	%f74, %f39, %f73;
	fma.rn.f32 	%f75, %f37, %f58, %f74;
	mul.f32 	%f76, %f35, %f75;
	// inline asm
	sin.approx.f32 	%f45, %f297;
	// inline asm
	// inline asm
	cos.approx.f32 	%f47, %f299;
	// inline asm
	mul.f32 	%f77, %f47, %f62;
	// inline asm
	sin.approx.f32 	%f49, %f299;
	// inline asm
	neg.f32 	%f78, %f49;
	fma.rn.f32 	%f79, %f78, %f54, %f77;
	neg.f32 	%f80, %f45;
	fma.rn.f32 	%f81, %f80, %f79, %f76;
	mov.f32 	%f82, 0f442F0000;
	div.full.f32 	%f83, %f82, %f81;
	fma.rn.f32 	%f84, %f60, %f83, %f7;
	fma.rn.f32 	%f85, %f71, %f83, %f8;
	cvt.rzi.s32.f32 	%r11, %f84;
	cvt.rzi.s32.f32 	%r12, %f85;
	add.s32 	%r34, %r11, -1;
	setp.lt.u32 	%p2, %r34, 799;
	setp.gt.s32 	%p3, %r12, 0;
	and.pred  	%p4, %p2, %p3;
	setp.lt.s32 	%p5, %r12, 600;
	and.pred  	%p6, %p4, %p5;
	setp.gt.f32 	%p7, %f81, 0f00000000;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB5_133;

	mov.u32 	%r36, 0;
	// inline asm
	suq.channel_order.b32 %r35, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p9, %r35, 4275;
	@%p9 bra 	BB5_7;

	add.s32 	%r39, %r35, -4272;
	setp.lt.u32 	%p13, %r39, 2;
	@%p13 bra 	BB5_12;

	add.s32 	%r40, %r35, -4274;
	setp.lt.u32 	%p14, %r40, 2;
	@%p14 bra 	BB5_6;
	bra.uni 	BB5_13;

BB5_6:
	mov.u32 	%r43, 2;
	mov.u32 	%r227, %r43;
	bra.uni 	BB5_14;

BB5_7:
	setp.eq.s32 	%p10, %r35, 4276;
	@%p10 bra 	BB5_11;

	add.s32 	%r37, %r35, -4280;
	setp.lt.u32 	%p11, %r37, 2;
	@%p11 bra 	BB5_12;

	add.s32 	%r38, %r35, -4277;
	setp.gt.u32 	%p12, %r38, 2;
	@%p12 bra 	BB5_13;

	mov.u32 	%r41, 4;
	mov.u32 	%r227, %r41;
	bra.uni 	BB5_14;

BB5_11:
	mov.u32 	%r42, 3;
	mov.u32 	%r227, %r42;
	bra.uni 	BB5_14;

BB5_12:
	mov.u32 	%r44, 1;
	mov.u32 	%r227, %r44;
	bra.uni 	BB5_14;

BB5_13:
	mov.u32 	%r227, %r36;

BB5_14:
	mov.u32 	%r225, %r227;
	mov.u32 	%r226, %r225;
	// inline asm
	suq.channel_data_type.b32 %r46, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p15, %r46, 4311;
	@%p15 bra 	BB5_25;

	setp.gt.s32 	%p20, %r46, 4306;
	@%p20 bra 	BB5_19;

	setp.eq.s32 	%p26, %r46, 4304;
	@%p26 bra 	BB5_33;

	setp.eq.s32 	%p27, %r46, 4305;
	@%p27 bra 	BB5_32;

	setp.eq.s32 	%p28, %r46, 4306;
	@%p28 bra 	BB5_33;
	bra.uni 	BB5_29;

BB5_19:
	setp.gt.s32 	%p21, %r46, 4309;
	@%p21 bra 	BB5_23;

	setp.eq.s32 	%p24, %r46, 4307;
	@%p24 bra 	BB5_32;

	add.s32 	%r56, %r46, -4308;
	setp.lt.u32 	%p25, %r56, 2;
	@%p25 bra 	BB5_22;
	bra.uni 	BB5_29;

BB5_22:
	setp.eq.s32 	%p30, %r226, 3;
	selp.b32 	%r226, 2, 0, %p30;
	bra.uni 	BB5_33;

BB5_23:
	setp.eq.s32 	%p22, %r46, 4310;
	@%p22 bra 	BB5_30;

	setp.eq.s32 	%p23, %r46, 4311;
	@%p23 bra 	BB5_33;
	bra.uni 	BB5_29;

BB5_25:
	add.s32 	%r49, %r46, -4312;
	setp.gt.u32 	%p16, %r49, 6;
	@%p16 bra 	BB5_29;

	mov.u32 	%r50, 1;
	shl.b32 	%r51, %r50, %r49;
	and.b32  	%r52, %r51, 41;
	setp.ne.s32 	%p17, %r52, 0;
	@%p17 bra 	BB5_32;

	and.b32  	%r55, %r51, 82;
	setp.ne.s32 	%p18, %r55, 0;
	@%p18 bra 	BB5_31;

	setp.eq.s32 	%p19, %r49, 2;
	@%p19 bra 	BB5_33;

BB5_29:
	mov.u32 	%r226, 0;
	bra.uni 	BB5_33;

BB5_30:
	setp.eq.s32 	%p29, %r226, 3;
	selp.b32 	%r226, 4, 0, %p29;
	bra.uni 	BB5_33;

BB5_31:
	shl.b32 	%r226, %r226, 2;
	bra.uni 	BB5_33;

BB5_32:
	shl.b32 	%r226, %r226, 1;

BB5_33:
	mul.lo.s32 	%r20, %r226, %r11;
	setp.gt.s32 	%p31, %r35, 4274;
	@%p31 bra 	BB5_42;

	setp.eq.s32 	%p37, %r35, 4272;
	@%p37 bra 	BB5_107;

	setp.eq.s32 	%p38, %r35, 4273;
	@%p38 bra 	BB5_94;

	setp.eq.s32 	%p39, %r35, 4274;
	@%p39 bra 	BB5_37;
	bra.uni 	BB5_120;

BB5_37:
	mov.u32 	%r132, 0;
	// inline asm
	suq.channel_data_type.b32 %r130, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p61, %r130, 4306;
	@%p61 bra 	BB5_86;

	setp.eq.s32 	%p65, %r130, 4304;
	@%p65 bra 	BB5_93;

	setp.eq.s32 	%p66, %r130, 4305;
	@%p66 bra 	BB5_91;

	setp.eq.s32 	%p67, %r130, 4306;
	@%p67 bra 	BB5_41;
	bra.uni 	BB5_133;

BB5_41:
	mov.f32 	%f202, 0f437F0000;
	mul.rn.f32 	%f200, %f51, %f202;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc45, %f200;
	// inline asm
	mul.rn.f32 	%f201, %f52, %f202;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc46, %f201;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc45, %rc46};
	// inline asm
	bra.uni 	BB5_133;

BB5_42:
	setp.gt.s32 	%p32, %r35, 4278;
	@%p32 bra 	BB5_50;

	setp.eq.s32 	%p35, %r35, 4275;
	@%p35 bra 	BB5_73;

	setp.eq.s32 	%p36, %r35, 4278;
	@%p36 bra 	BB5_45;
	bra.uni 	BB5_120;

BB5_45:
	mov.u32 	%r85, 0;
	// inline asm
	suq.channel_data_type.b32 %r83, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p47, %r83, 4306;
	@%p47 bra 	BB5_65;

	setp.eq.s32 	%p51, %r83, 4304;
	@%p51 bra 	BB5_72;

	setp.eq.s32 	%p52, %r83, 4305;
	@%p52 bra 	BB5_70;

	setp.eq.s32 	%p53, %r83, 4306;
	@%p53 bra 	BB5_49;
	bra.uni 	BB5_133;

BB5_49:
	mov.f32 	%f156, 0f437F0000;
	mul.rn.f32 	%f153, %f52, %f156;
	mul.rn.f32 	%f155, %f272, %f156;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc25, %f153;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc26, %f153;
	// inline asm
	mul.rn.f32 	%f154, %f51, %f156;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc27, %f154;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc28, %f155;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc25, %rc26, %rc27, %rc28};
	// inline asm
	bra.uni 	BB5_133;

BB5_50:
	add.s32 	%r58, %r35, -4280;
	setp.lt.u32 	%p33, %r58, 2;
	@%p33 bra 	BB5_107;

	setp.ne.s32 	%p34, %r35, 4279;
	@%p34 bra 	BB5_120;

	mov.u32 	%r61, 0;
	// inline asm
	suq.channel_data_type.b32 %r59, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p40, %r59, 4306;
	@%p40 bra 	BB5_57;

	setp.eq.s32 	%p44, %r59, 4304;
	@%p44 bra 	BB5_64;

	setp.eq.s32 	%p45, %r59, 4305;
	@%p45 bra 	BB5_62;

	setp.eq.s32 	%p46, %r59, 4306;
	@%p46 bra 	BB5_56;
	bra.uni 	BB5_133;

BB5_56:
	mov.f32 	%f120, 0f437F0000;
	mul.rn.f32 	%f115, %f272, %f120;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc9, %f115;
	// inline asm
	mul.rn.f32 	%f116, %f51, %f120;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc10, %f116;
	// inline asm
	mul.rn.f32 	%f118, %f52, %f120;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc11, %f118;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc12, %f118;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc9, %rc10, %rc11, %rc12};
	// inline asm
	bra.uni 	BB5_133;

BB5_57:
	setp.eq.s32 	%p41, %r59, 4307;
	@%p41 bra 	BB5_63;

	setp.eq.s32 	%p42, %r59, 4317;
	@%p42 bra 	BB5_61;

	setp.ne.s32 	%p43, %r59, 4318;
	@%p43 bra 	BB5_133;

	mov.b32 	 %r64, %f272;
	mov.u32 	%r65, 1065353216;
	// inline asm
	sust.b.2d.v4.b32.trap [old_part1_param_1, {%r20, %r12}], {%r64, %r65, %r61, %r61};
	// inline asm
	bra.uni 	BB5_133;

BB5_61:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f272; 
	mov.b16 	%rs1, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f51; 
	mov.b16 	%rs2, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs3, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs4, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs1, %rs2, %rs3, %rs4};
	// inline asm
	bra.uni 	BB5_133;

BB5_62:
	mov.f32 	%f96, 0f46FFFE00;
	mul.rn.f32 	%f91, %f272, %f96;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs9, %f91;
	// inline asm
	mul.rn.f32 	%f92, %f51, %f96;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs10, %f92;
	// inline asm
	mul.rn.f32 	%f94, %f52, %f96;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs11, %f94;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs12, %f94;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs9, %rs10, %rs11, %rs12};
	// inline asm
	bra.uni 	BB5_133;

BB5_63:
	mov.f32 	%f104, 0f477FFF00;
	mul.rn.f32 	%f99, %f272, %f104;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs17, %f99;
	// inline asm
	mul.rn.f32 	%f100, %f51, %f104;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs18, %f100;
	// inline asm
	mul.rn.f32 	%f102, %f52, %f104;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs19, %f102;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs20, %f102;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs17, %rs18, %rs19, %rs20};
	// inline asm
	bra.uni 	BB5_133;

BB5_64:
	mov.f32 	%f112, 0f42FE0000;
	mul.rn.f32 	%f107, %f272, %f112;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc1, %f107;
	// inline asm
	mul.rn.f32 	%f108, %f51, %f112;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc2, %f108;
	// inline asm
	mul.rn.f32 	%f110, %f52, %f112;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc3, %f110;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc4, %f110;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc1, %rc2, %rc3, %rc4};
	// inline asm
	bra.uni 	BB5_133;

BB5_65:
	setp.eq.s32 	%p48, %r83, 4307;
	@%p48 bra 	BB5_71;

	setp.eq.s32 	%p49, %r83, 4317;
	@%p49 bra 	BB5_69;

	setp.ne.s32 	%p50, %r83, 4318;
	@%p50 bra 	BB5_133;

	mov.b32 	 %r91, %f272;
	mov.u32 	%r90, 1065353216;
	// inline asm
	sust.b.2d.v4.b32.trap [old_part1_param_1, {%r20, %r12}], {%r85, %r85, %r90, %r91};
	// inline asm
	bra.uni 	BB5_133;

BB5_69:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs25, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs26, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f51; 
	mov.b16 	%rs27, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f272; 
	mov.b16 	%rs28, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs25, %rs26, %rs27, %rs28};
	// inline asm
	bra.uni 	BB5_133;

BB5_70:
	mov.f32 	%f132, 0f46FFFE00;
	mul.rn.f32 	%f129, %f52, %f132;
	mul.rn.f32 	%f131, %f272, %f132;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs33, %f129;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs34, %f129;
	// inline asm
	mul.rn.f32 	%f130, %f51, %f132;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs35, %f130;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs36, %f131;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs33, %rs34, %rs35, %rs36};
	// inline asm
	bra.uni 	BB5_133;

BB5_71:
	mov.f32 	%f140, 0f477FFF00;
	mul.rn.f32 	%f137, %f52, %f140;
	mul.rn.f32 	%f139, %f272, %f140;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs41, %f137;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs42, %f137;
	// inline asm
	mul.rn.f32 	%f138, %f51, %f140;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs43, %f138;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs44, %f139;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs41, %rs42, %rs43, %rs44};
	// inline asm
	bra.uni 	BB5_133;

BB5_72:
	mov.f32 	%f148, 0f42FE0000;
	mul.rn.f32 	%f145, %f52, %f148;
	mul.rn.f32 	%f147, %f272, %f148;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc17, %f145;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc18, %f145;
	// inline asm
	mul.rn.f32 	%f146, %f51, %f148;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc19, %f146;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc20, %f147;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc17, %rc18, %rc19, %rc20};
	// inline asm
	bra.uni 	BB5_133;

BB5_73:
	mov.u32 	%r109, 0;
	// inline asm
	suq.channel_data_type.b32 %r107, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p54, %r107, 4306;
	@%p54 bra 	BB5_78;

	setp.eq.s32 	%p58, %r107, 4304;
	@%p58 bra 	BB5_85;

	setp.eq.s32 	%p59, %r107, 4305;
	@%p59 bra 	BB5_83;

	setp.eq.s32 	%p60, %r107, 4306;
	@%p60 bra 	BB5_77;
	bra.uni 	BB5_133;

BB5_77:
	mov.f32 	%f180, 0f437F0000;
	mul.rn.f32 	%f178, %f51, %f180;
	mul.rn.f32 	%f179, %f272, %f180;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc37, %f178;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc38, %f179;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc37, %rc38};
	// inline asm
	bra.uni 	BB5_133;

BB5_78:
	setp.eq.s32 	%p55, %r107, 4307;
	@%p55 bra 	BB5_84;

	setp.eq.s32 	%p56, %r107, 4317;
	@%p56 bra 	BB5_82;

	setp.ne.s32 	%p57, %r107, 4318;
	@%p57 bra 	BB5_133;

	mov.b32 	 %r113, %f272;
	mov.u32 	%r112, 1065353216;
	// inline asm
	sust.b.2d.v2.b32.trap [old_part1_param_1, {%r20, %r12}], {%r112, %r113};
	// inline asm
	bra.uni 	BB5_133;

BB5_82:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f51; 
	mov.b16 	%rs49, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f272; 
	mov.b16 	%rs50, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs49, %rs50};
	// inline asm
	bra.uni 	BB5_133;

BB5_83:
	mov.f32 	%f165, 0f46FFFE00;
	mul.rn.f32 	%f163, %f51, %f165;
	mul.rn.f32 	%f164, %f272, %f165;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs53, %f163;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs54, %f164;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs53, %rs54};
	// inline asm
	bra.uni 	BB5_133;

BB5_84:
	mov.f32 	%f170, 0f477FFF00;
	mul.rn.f32 	%f168, %f51, %f170;
	mul.rn.f32 	%f169, %f272, %f170;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs57, %f168;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs58, %f169;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs57, %rs58};
	// inline asm
	bra.uni 	BB5_133;

BB5_85:
	mov.f32 	%f175, 0f42FE0000;
	mul.rn.f32 	%f173, %f51, %f175;
	mul.rn.f32 	%f174, %f272, %f175;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc33, %f173;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc34, %f174;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc33, %rc34};
	// inline asm
	bra.uni 	BB5_133;

BB5_86:
	setp.eq.s32 	%p62, %r130, 4307;
	@%p62 bra 	BB5_92;

	setp.eq.s32 	%p63, %r130, 4317;
	@%p63 bra 	BB5_90;

	setp.ne.s32 	%p64, %r130, 4318;
	@%p64 bra 	BB5_133;

	mov.u32 	%r135, 1065353216;
	// inline asm
	sust.b.2d.v2.b32.trap [old_part1_param_1, {%r20, %r12}], {%r135, %r132};
	// inline asm
	bra.uni 	BB5_133;

BB5_90:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f51; 
	mov.b16 	%rs61, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs62, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs61, %rs62};
	// inline asm
	bra.uni 	BB5_133;

BB5_91:
	mov.f32 	%f187, 0f46FFFE00;
	mul.rn.f32 	%f185, %f51, %f187;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs65, %f185;
	// inline asm
	mul.rn.f32 	%f186, %f52, %f187;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs66, %f186;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs65, %rs66};
	// inline asm
	bra.uni 	BB5_133;

BB5_92:
	mov.f32 	%f192, 0f477FFF00;
	mul.rn.f32 	%f190, %f51, %f192;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs69, %f190;
	// inline asm
	mul.rn.f32 	%f191, %f52, %f192;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs70, %f191;
	// inline asm
	// inline asm
	sust.b.2d.v2.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs69, %rs70};
	// inline asm
	bra.uni 	BB5_133;

BB5_93:
	mov.f32 	%f197, 0f42FE0000;
	mul.rn.f32 	%f195, %f51, %f197;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc41, %f195;
	// inline asm
	mul.rn.f32 	%f196, %f52, %f197;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc42, %f196;
	// inline asm
	// inline asm
	sust.b.2d.v2.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc41, %rc42};
	// inline asm
	bra.uni 	BB5_133;

BB5_94:
	mov.u32 	%r154, 0;
	// inline asm
	suq.channel_data_type.b32 %r152, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p68, %r152, 4306;
	@%p68 bra 	BB5_99;

	setp.eq.s32 	%p72, %r152, 4304;
	@%p72 bra 	BB5_106;

	setp.eq.s32 	%p73, %r152, 4305;
	@%p73 bra 	BB5_104;

	setp.eq.s32 	%p74, %r152, 4306;
	@%p74 bra 	BB5_98;
	bra.uni 	BB5_133;

BB5_98:
	mov.f32 	%f218, 0f437F0000;
	mul.rn.f32 	%f216, %f272, %f218;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc51, %f216;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc51};
	// inline asm
	bra.uni 	BB5_133;

BB5_99:
	setp.eq.s32 	%p69, %r152, 4307;
	@%p69 bra 	BB5_105;

	setp.eq.s32 	%p70, %r152, 4317;
	@%p70 bra 	BB5_103;

	setp.ne.s32 	%p71, %r152, 4318;
	@%p71 bra 	BB5_133;

	mov.b32 	 %r157, %f272;
	// inline asm
	sust.b.2d.b32.trap [old_part1_param_1, {%r20, %r12}], {%r157};
	// inline asm
	bra.uni 	BB5_133;

BB5_103:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f272; 
	mov.b16 	%rs73, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs73};
	// inline asm
	bra.uni 	BB5_133;

BB5_104:
	mov.f32 	%f209, 0f46FFFE00;
	mul.rn.f32 	%f207, %f272, %f209;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs75, %f207;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs75};
	// inline asm
	bra.uni 	BB5_133;

BB5_105:
	mov.f32 	%f212, 0f477FFF00;
	mul.rn.f32 	%f210, %f272, %f212;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs77, %f210;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs77};
	// inline asm
	bra.uni 	BB5_133;

BB5_106:
	mov.f32 	%f215, 0f42FE0000;
	mul.rn.f32 	%f213, %f272, %f215;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc49, %f213;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc49};
	// inline asm
	bra.uni 	BB5_133;

BB5_107:
	mov.u32 	%r176, 0;
	// inline asm
	suq.channel_data_type.b32 %r174, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p75, %r174, 4306;
	@%p75 bra 	BB5_112;

	setp.eq.s32 	%p79, %r174, 4304;
	@%p79 bra 	BB5_119;

	setp.eq.s32 	%p80, %r174, 4305;
	@%p80 bra 	BB5_117;

	setp.eq.s32 	%p81, %r174, 4306;
	@%p81 bra 	BB5_111;
	bra.uni 	BB5_133;

BB5_111:
	mov.f32 	%f230, 0f437F0000;
	mul.rn.f32 	%f229, %f51, %f230;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc55, %f229;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc55};
	// inline asm
	bra.uni 	BB5_133;

BB5_112:
	setp.eq.s32 	%p76, %r174, 4307;
	@%p76 bra 	BB5_118;

	setp.eq.s32 	%p77, %r174, 4317;
	@%p77 bra 	BB5_116;

	setp.ne.s32 	%p78, %r174, 4318;
	@%p78 bra 	BB5_133;

	mov.u32 	%r179, 1065353216;
	// inline asm
	sust.b.2d.b32.trap [old_part1_param_1, {%r20, %r12}], {%r179};
	// inline asm
	bra.uni 	BB5_133;

BB5_116:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f51; 
	mov.b16 	%rs79, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs79};
	// inline asm
	bra.uni 	BB5_133;

BB5_117:
	mov.f32 	%f221, 0f46FFFE00;
	mul.rn.f32 	%f220, %f51, %f221;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs81, %f220;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs81};
	// inline asm
	bra.uni 	BB5_133;

BB5_118:
	mov.f32 	%f224, 0f477FFF00;
	mul.rn.f32 	%f223, %f51, %f224;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs83, %f223;
	// inline asm
	// inline asm
	sust.b.2d.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs83};
	// inline asm
	bra.uni 	BB5_133;

BB5_119:
	mov.f32 	%f227, 0f42FE0000;
	mul.rn.f32 	%f226, %f51, %f227;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc53, %f226;
	// inline asm
	// inline asm
	sust.b.2d.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc53};
	// inline asm
	bra.uni 	BB5_133;

BB5_120:
	mov.u32 	%r198, 0;
	// inline asm
	suq.channel_data_type.b32 %r196, [old_part1_param_1];
	// inline asm
	setp.gt.s32 	%p82, %r196, 4306;
	@%p82 bra 	BB5_125;

	setp.eq.s32 	%p86, %r196, 4304;
	@%p86 bra 	BB5_132;

	setp.eq.s32 	%p87, %r196, 4305;
	@%p87 bra 	BB5_130;

	setp.eq.s32 	%p88, %r196, 4306;
	@%p88 bra 	BB5_124;
	bra.uni 	BB5_133;

BB5_124:
	mov.f32 	%f265, 0f437F0000;
	mul.rn.f32 	%f261, %f51, %f265;
	mul.rn.f32 	%f264, %f272, %f265;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc65, %f261;
	// inline asm
	mul.rn.f32 	%f263, %f52, %f265;
	// inline asm
	cvt.rni.sat.u8.f32 	%rc66, %f263;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc67, %f263;
	// inline asm
	// inline asm
	cvt.rni.sat.u8.f32 	%rc68, %f264;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc65, %rc66, %rc67, %rc68};
	// inline asm
	bra.uni 	BB5_133;

BB5_125:
	setp.eq.s32 	%p83, %r196, 4307;
	@%p83 bra 	BB5_131;

	setp.eq.s32 	%p84, %r196, 4317;
	@%p84 bra 	BB5_129;

	setp.ne.s32 	%p85, %r196, 4318;
	@%p85 bra 	BB5_133;

	mov.b32 	 %r204, %f272;
	mov.u32 	%r201, 1065353216;
	// inline asm
	sust.b.2d.v4.b32.trap [old_part1_param_1, {%r20, %r12}], {%r201, %r198, %r198, %r204};
	// inline asm
	bra.uni 	BB5_133;

BB5_129:
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f51; 
	mov.b16 	%rs85, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs86, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f52; 
	mov.b16 	%rs87, temp; 
	}
	// inline asm
	// inline asm
	{
	.reg .f16 	temp; 
	cvt.rn.f16.f32 	temp, %f272; 
	mov.b16 	%rs88, temp; 
	}
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs85, %rs86, %rs87, %rs88};
	// inline asm
	bra.uni 	BB5_133;

BB5_130:
	mov.f32 	%f241, 0f46FFFE00;
	mul.rn.f32 	%f237, %f51, %f241;
	mul.rn.f32 	%f240, %f272, %f241;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs93, %f237;
	// inline asm
	mul.rn.f32 	%f239, %f52, %f241;
	// inline asm
	cvt.rni.sat.s16.f32 	%rs94, %f239;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs95, %f239;
	// inline asm
	// inline asm
	cvt.rni.sat.s16.f32 	%rs96, %f240;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs93, %rs94, %rs95, %rs96};
	// inline asm
	bra.uni 	BB5_133;

BB5_131:
	mov.f32 	%f249, 0f477FFF00;
	mul.rn.f32 	%f245, %f51, %f249;
	mul.rn.f32 	%f248, %f272, %f249;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs101, %f245;
	// inline asm
	mul.rn.f32 	%f247, %f52, %f249;
	// inline asm
	cvt.rni.sat.u16.f32 	%rs102, %f247;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs103, %f247;
	// inline asm
	// inline asm
	cvt.rni.sat.u16.f32 	%rs104, %f248;
	// inline asm
	// inline asm
	sust.b.2d.v4.b16.trap [old_part1_param_1, {%r20, %r12}], {%rs101, %rs102, %rs103, %rs104};
	// inline asm
	bra.uni 	BB5_133;

BB5_132:
	mov.f32 	%f257, 0f42FE0000;
	mul.rn.f32 	%f253, %f51, %f257;
	mul.rn.f32 	%f256, %f272, %f257;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc57, %f253;
	// inline asm
	mul.rn.f32 	%f255, %f52, %f257;
	// inline asm
	cvt.rni.sat.s8.f32 	%rc58, %f255;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc59, %f255;
	// inline asm
	// inline asm
	cvt.rni.sat.s8.f32 	%rc60, %f256;
	// inline asm
	// inline asm
	sust.b.2d.v4.b8.trap [old_part1_param_1, {%r20, %r12}], {%rc57, %rc58, %rc59, %rc60};
	// inline asm

BB5_133:
	add.s32 	%r224, %r224, 48;
	add.s32 	%r223, %r223, -1;
	setp.ne.s32 	%p89, %r223, 0;
	mov.f32 	%f301, %f280;
	@%p89 bra 	BB5_2;

BB5_134:
	ret;
}


