# Reading pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/transmiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:11 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:06:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:12 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 18:06:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/uartclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:12 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartclk.v 
# -- Compiling module uartclk
# 
# Top level modules:
# 	uartclk
# End time: 18:06:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:12 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:06:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:06:12 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 18:06:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 18:06:17 on Dec 05,2021
# Loading work.tb
# Loading work.uartclk
# Loading work.receiver
# Loading work.transmiter
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
add wave -position end sim:/tb/gen/*
add wave -position end sim:/tb/tr/*
add wave -position end sim:/tb/rr/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:23 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 18:08:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:49 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# ** Error: C:/Users/user/Desktop/Verilog/lab4/transmiter.v(22): (vlog-2730) Undefined variable: 'date'.
# End time: 18:10:49 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:48 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# ** Error: C:/Users/user/Desktop/Verilog/lab4/transmiter.v(22): (vlog-2730) Undefined variable: 'date'.
# End time: 18:11:48 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:00 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:12:00 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:54 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:12:54 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:00 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 18:14:00 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:40 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:17:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:41 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# ** Error: C:/Users/user/Desktop/Verilog/lab4/transmiter.v(22): (vlog-2730) Undefined variable: 'rx'.
# End time: 18:19:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:54 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:19:55 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:17 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:23:17 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:28 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:26:28 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:27 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:27:27 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:10 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:28:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:07 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# ** Error: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(35): (vlog-3373) Range of part-select [0:7] into 'data' [7:0] is reversed.
# End time: 18:36:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:22 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# ** Error: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(35): (vlog-3373) Range of part-select [8:1] into 'uart_packet' [0:10] is reversed.
# End time: 18:37:22 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:18 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# ** Error: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(35): (vlog-3373) Range of part-select [1:8] into 'uart_packet' [10:0] is reversed.
# End time: 18:38:18 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:42 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 18:38:42 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/transmiter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:48 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 18:39:48 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.transmiter
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:28 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 18:46:28 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 18:46:45 on Dec 05,2021, Elapsed time: 0:40:28
# Errors: 0, Warnings: 1
