Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 16:55:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: ck/cd/r_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fc/cd/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.529        0.000                      0                   45        0.275        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.529        0.000                      0                   45        0.275        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.211ns (27.115%)  route 3.255ns (72.885%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.149     9.493    ck/cd/r_clk
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.617 r  ck/cd/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.617    ck/cd/r_counter_0[19]
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.512    14.853    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[19]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.031    15.147    ck/cd/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.239ns (27.569%)  route 3.255ns (72.431%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.149     9.493    ck/cd/r_clk
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.645 r  ck/cd/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.645    ck/cd/r_counter_0[20]
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.512    14.853    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    ck/cd/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.087ns (25.874%)  route 3.114ns (74.126%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 f  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 r  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.008     9.352    ck/cd/r_clk
    SLICE_X60Y17         FDCE                                         r  ck/cd/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.510    14.851    ck/cd/r_counter_reg[23]_0
    SLICE_X60Y17         FDCE                                         r  ck/cd/r_clk_reg/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)       -0.056    15.020    ck/cd/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.211ns (28.175%)  route 3.087ns (71.825%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.981     9.325    ck/cd/r_clk
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.449 r  ck/cd/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.449    ck/cd/r_counter_0[14]
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.512    14.853    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[14]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    15.145    ck/cd/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.239ns (28.640%)  route 3.087ns (71.360%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.981     9.325    ck/cd/r_clk
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.477 r  ck/cd/r_counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.477    ck/cd/r_counter_0[17]
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.512    14.853    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[17]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    ck/cd/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.952ns (22.738%)  route 3.235ns (77.262%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.628     5.149    fc/cd/CLK
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  fc/cd/r_counter_reg[10]/Q
                         net (fo=2, routed)           1.000     6.605    fc/cd/r_counter_reg_n_0_[10]
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.729 r  fc/cd/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.636     7.365    fc/cd/r_counter[18]_i_6_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  fc/cd/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.506     7.995    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.119 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.093     9.212    fc/cd/r_clk
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.336 r  fc/cd/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.336    fc/cd/r_counter[6]
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    fc/cd/CLK
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.031    15.122    fc/cd/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.982ns (23.287%)  route 3.235ns (76.713%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.628     5.149    fc/cd/CLK
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  fc/cd/r_counter_reg[10]/Q
                         net (fo=2, routed)           1.000     6.605    fc/cd/r_counter_reg_n_0_[10]
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.729 r  fc/cd/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.636     7.365    fc/cd/r_counter[18]_i_6_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  fc/cd/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.506     7.995    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.119 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.093     9.212    fc/cd/r_clk
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.154     9.366 r  fc/cd/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.366    fc/cd/r_counter[8]
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    fc/cd/CLK
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.075    15.166    fc/cd/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.211ns (28.905%)  route 2.979ns (71.094%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.872     9.217    ck/cd/r_clk
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  ck/cd/r_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.341    ck/cd/r_counter_0[7]
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.514    14.855    ck/cd/r_counter_reg[23]_0
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDCE (Setup_fdce_C_D)        0.077    15.171    ck/cd/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.237ns (29.344%)  route 2.979ns (70.656%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.872     9.217    ck/cd/r_clk
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.150     9.367 r  ck/cd/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.367    ck/cd/r_counter_0[8]
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.514    14.855    ck/cd/r_counter_reg[23]_0
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDCE (Setup_fdce_C_D)        0.118    15.212    ck/cd/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.211ns (29.689%)  route 2.868ns (70.311%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.630     5.151    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  ck/cd/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.237    ck/cd/r_counter[20]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.296     6.533 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.963    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.666    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.790 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.430     8.220    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.344 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.762     9.106    ck/cd/r_clk
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  ck/cd/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.230    ck/cd/r_counter_0[22]
    SLICE_X62Y17         FDCE                                         r  ck/cd/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y17         FDCE                                         r  ck/cd/r_counter_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.031    15.122    ck/cd/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    fc/cd/CLK
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.794    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X61Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  fc/cd/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    fc/cd/r_counter[0]
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     1.984    fc/cd/CLK
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.091     1.563    fc/cd/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    ck/cd/r_counter_reg[23]_0
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  ck/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.871    ck/cd/r_counter[0]
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.916 r  ck/cd/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.916    ck/cd/r_counter_0[0]
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.988    ck/cd/r_counter_reg[23]_0
    SLICE_X64Y13         FDCE                                         r  ck/cd/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDCE (Hold_fdce_C_D)         0.121     1.595    ck/cd/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.193%)  route 0.344ns (59.807%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    fc/cd/CLK
    SLICE_X61Y18         FDCE                                         r  fc/cd/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  fc/cd/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.202     1.813    fc/cd/r_counter_reg_n_0_[17]
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.858 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.141     2.000    fc/cd/r_clk
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  fc/cd/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    fc/cd/r_counter[1]
    SLICE_X61Y15         FDCE                                         r  fc/cd/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    fc/cd/CLK
    SLICE_X61Y15         FDCE                                         r  fc/cd/r_counter_reg[1]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.091     1.578    fc/cd/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ck/cd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.062     1.676    ck/cd/r_counter[19]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.787 r  ck/cd/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.948    ck/cd/data0[19]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.108     2.056 r  ck/cd/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.056    ck/cd/r_counter_0[19]
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y16         FDCE                                         r  ck/cd/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.565    ck/cd/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y15         FDCE                                         r  ck/cd/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  ck/cd/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.062     1.677    ck/cd/r_counter[15]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  ck/cd/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.949    ck/cd/data0[15]
    SLICE_X62Y15         LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  ck/cd/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.057    ck/cd/r_counter_0[15]
    SLICE_X62Y15         FDCE                                         r  ck/cd/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y15         FDCE                                         r  ck/cd/r_counter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.092     1.566    ck/cd/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    fc/cd/CLK
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  fc/cd/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.065     1.677    fc/cd/r_counter_reg_n_0_[11]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.787 r  fc/cd/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.948    fc/cd/r_counter0_carry__1_n_5
    SLICE_X61Y17         LUT2 (Prop_lut2_I1_O)        0.108     2.056 r  fc/cd/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.056    fc/cd/r_counter[11]
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.983    fc/cd/CLK
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.092     1.563    fc/cd/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.227%)  route 0.228ns (38.773%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    fc/cd/CLK
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fc/cd/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.065     1.678    fc/cd/r_counter_reg_n_0_[6]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.789 r  fc/cd/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.163     1.952    fc/cd/r_counter0_carry__0_n_6
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  fc/cd/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.060    fc/cd/r_counter[6]
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     1.984    fc/cd/CLK
    SLICE_X61Y16         FDCE                                         r  fc/cd/r_counter_reg[6]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.092     1.564    fc/cd/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.272ns (41.563%)  route 0.382ns (58.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y13         FDCE                                         r  ck/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.128     1.602 f  ck/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.163     1.765    ck/cd/r_counter[2]
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.099     1.864 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.220     2.084    ck/cd/r_clk
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.129 r  ck/cd/r_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.129    ck/cd/r_counter_0[16]
    SLICE_X62Y15         FDCE                                         r  ck/cd/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    ck/cd/r_counter_reg[23]_0
    SLICE_X62Y15         FDCE                                         r  ck/cd/r_counter_reg[16]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.107     1.595    ck/cd/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.234ns (35.422%)  route 0.427ns (64.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    fc/cd/CLK
    SLICE_X61Y18         FDCE                                         r  fc/cd/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  fc/cd/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.202     1.813    fc/cd/r_counter_reg_n_0_[17]
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.858 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.224     2.083    fc/cd/r_clk
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.048     2.131 r  fc/cd/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.131    fc/cd/r_counter[12]
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.983    fc/cd/CLK
    SLICE_X61Y17         FDCE                                         r  fc/cd/r_counter_reg[12]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.107     1.592    fc/cd/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.231ns (35.704%)  route 0.416ns (64.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    fc/cd/CLK
    SLICE_X61Y18         FDCE                                         r  fc/cd/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  fc/cd/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.202     1.813    fc/cd/r_counter_reg_n_0_[17]
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.858 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.214     2.072    fc/cd/r_clk
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.117 r  fc/cd/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.117    fc/cd/r_counter[18]
    SLICE_X61Y18         FDCE                                         r  fc/cd/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.855     1.982    fc/cd/CLK
    SLICE_X61Y18         FDCE                                         r  fc/cd/r_counter_reg[18]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.107     1.577    fc/cd/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.540    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   ck/cd/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   ck/cd/r_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   ck/cd/r_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   ck/cd/r_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   ck/cd/r_counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/cd/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/cd/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/cd/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   ck/cd/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   fc/cd/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   ck/cd/r_counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/cd/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/cd/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/cd/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   ck/cd/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   ck/cd/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   ck/cd/r_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   ck/cd/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   ck/cd/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   ck/cd/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   ck/cd/r_counter_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   ck/cd/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   ck/cd/r_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   ck/cd/r_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   ck/cd/r_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   fc/cd/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   fc/cd/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   fc/cd/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   fc/cd/r_counter_reg[1]/C



