--------------- Build Started: 07/15/2021 14:06:27 Project: dacProgram, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\cmila\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\cmila\uni\projects\Neural-Stimulator-Firmware\new\PSOC6\dacProgramming\dacProgram.cydsn\dacProgram.cyprj -d CYBLE-416045-02 -s C:\Users\cmila\uni\projects\Neural-Stimulator-Firmware\new\PSOC6\dacProgramming\dacProgram.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0050: error: Terminal "vref" requires connection when it is visible.
 * C:\Users\cmila\uni\projects\Neural-Stimulator-Firmware\new\PSOC6\dacProgramming\dacProgram.cydsn\TopDesign\TopDesign.cysch (Signal: Net_373)
 * C:\Users\cmila\uni\projects\Neural-Stimulator-Firmware\new\PSOC6\dacProgramming\dacProgram.cydsn\TopDesign\TopDesign.cysch (Shape_7.5)
ADD: sdb.M0061: information: Info from component: ADC_1.  Conversions cannot be guaranteed to be correctly respresented in an unsigned variable when Vneg is VSSA or EXTERNAL.
 * C:\Users\cmila\uni\projects\Neural-Stimulator-Firmware\new\PSOC6\dacProgramming\dacProgram.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_1)
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 07/15/2021 14:06:30 ---------------
