#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 23 14:23:36 2022
# Process ID: 1578844
# Current directory: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3
# Command line: vivado
# Log file: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/vivado.log
# Journal file: /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/project_1 -part xczu3eg-sbva484-1-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7088.547 ; gain = 23.012 ; free physical = 18834 ; free virtual = 39623
set_property board_part em.avnet.com:ultra96:part0:1.2 [current_project]
create_bd_design "design_1"
Wrote  : </home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 myproject_axi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/myproject_axi_0/in_r" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_out_r "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_fifo_mm_s/S_AXI/Mem0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 4K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_fifo_mm_s/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
startgroup
delete_bd_objs [get_bd_intf_nets axis_dwidth_converter_M_AXIS] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_intf_nets axi_fifo_mm_s_AXI_STR_TXD] [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets axis_subset_converter_M_AXIS]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_nets rst_ps8_0_100M_peripheral_aresetn] [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
delete_bd_objs [get_bd_cells zynq_ultra_ps_e_0] [get_bd_cells axi_fifo_mm_s] [get_bd_cells axis_dwidth_converter] [get_bd_cells myproject_axi_0] [get_bd_cells axis_subset_converter] [get_bd_cells rst_ps8_0_100M]
delete_bd_objs [get_bd_cells ps8_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 myproject_axi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]
validate_bd_design
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
ERROR: [xilinx.com:ip:axi_dma:7.1-8] /axi_dma_0
                   ################################################################################# 
                   Propagated TDATA WIDTH on S_AXIS_S2MM is not 8, 16, 32, 64, 128, 256, 512 or 1024
                   #################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(4) and /myproject_axi_0/out_r(40)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
delete_bd_objs [get_bd_intf_nets myproject_axi_0_out_r]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_dwidth_converter_0/M_AXI" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins myproject_axi_0/out_r]
No interface associated with "/axi_dwidth_converter_0/M_AXI" found
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: No interface associated with "/axi_dwidth_converter_0/M_AXI" found
    connect_fifo_mm_intf Line 27
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object out_r
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_dwidth_converter_0/M_AXI" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins myproject_axi_0/out_r]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/axi_dwidth_converter_0/M_AXI} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dwidth_converter_0/M_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_M_AXI] [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_dwidth_converter_0/aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_1
endgroup
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axis_dwidth_converter_1/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_dwidth_converter_1/aclk]
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(2)
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_1]
set_property -dict [list CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_1]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_0]
endgroup
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(2)
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_1]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {1}] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_1]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_1]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {1}] [get_bd_cells axis_dwidth_converter_1]
endgroup
startgroup
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_dwidth_converter_0/S_AXIS(1) and /myproject_axi_0/out_r(40)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_dwidth_converter_1/S_AXIS(1) and /axi_dma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(2)
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_1]
endgroup
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(2)
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {40} CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_0]
endgroup
validate_bd_design
ERROR: [xilinx.com:ip:axi_dma:7.1-8] /axi_dma_0
                   ################################################################################# 
                   Propagated TDATA WIDTH on S_AXIS_S2MM is not 8, 16, 32, 64, 128, 256, 512 or 1024
                   #################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(2) and /axis_dwidth_converter_0/M_AXIS(40)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(2)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {512}] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {512} CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_1]
endgroup
validate_bd_design
ERROR: [xilinx.com:ip:axi_dma:7.1-8] /axi_dma_0
                   ################################################################################# 
                   Propagated TDATA WIDTH on S_AXIS_S2MM is not 8, 16, 32, 64, 128, 256, 512 or 1024
                   #################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(2) and /axis_dwidth_converter_0/M_AXIS(512)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(512)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_dwidth_converter_1]
endgroup
validate_bd_design
ERROR: [xilinx.com:ip:axi_dma:7.1-8] /axi_dma_0
                   ################################################################################# 
                   Propagated TDATA WIDTH on S_AXIS_S2MM is not 8, 16, 32, 64, 128, 256, 512 or 1024
                   #################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(2) and /axis_dwidth_converter_0/M_AXIS(512)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axis_dwidth_converter_1/M_AXIS(512)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets axis_dwidth_converter_1_M_AXIS] [get_bd_cells axis_dwidth_converter_0] [get_bd_cells axis_dwidth_converter_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/axi_dwidth_converter_0/M_AXI} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dwidth_converter_0/M_AXI]
startgroup
set_property -dict [list CONFIG.PROTOCOL.VALUE_SRC PROPAGATED] [get_bd_cells axi_dwidth_converter_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_M_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_dwidth_converter_0/M_AXI" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_in_r "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins myproject_axi_0/out_r]
No interface associated with "/axi_dwidth_converter_0/M_AXI" found
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: No interface associated with "/axi_dwidth_converter_0/M_AXI" found
    connect_fifo_mm_intf Line 27
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object out_r
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_dwidth_converter_0/M_AXI" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_in_r "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins myproject_axi_0/out_r]'
-65
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_M_AXI]'
delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_M_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/axi_dwidth_converter_0/M_AXI} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dwidth_converter_0/M_AXI]
delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_M_AXI] [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins myproject_axi_0/in_r]
validate_bd_design
ERROR: [xilinx.com:ip:axi_dma:7.1-8] /axi_dma_0
                   ################################################################################# 
                   Propagated TDATA WIDTH on S_AXIS_S2MM is not 8, 16, 32, 64, 128, 256, 512 or 1024
                   #################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(2) and /myproject_axi_0/out_r(40)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /myproject_axi_0/in_r(40) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 15:14:32 2022...
