{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434372340059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434372340060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 09:45:39 2015 " "Processing started: Mon Jun 15 09:45:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434372340060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434372340060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434372340060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1434372340490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto-Structure " "Found design unit 1: projeto-Structure" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434372341062 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434372341062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434372341062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-Behavior " "Found design unit 1: bcd-Behavior" {  } { { "bcd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434372341069 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434372341069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434372341069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/fulladd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434372341078 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434372341078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434372341078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1434372341131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stourou projeto.vhd(71) " "VHDL Process Statement warning at projeto.vhd(71): signal \"stourou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(87) " "VHDL Process Statement warning at projeto.vhd(87): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(88) " "VHDL Process Statement warning at projeto.vhd(88): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(89) " "VHDL Process Statement warning at projeto.vhd(89): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(90) " "VHDL Process Statement warning at projeto.vhd(90): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salvaMOD projeto.vhd(91) " "VHDL Process Statement warning at projeto.vhd(91): signal \"salvaMOD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 projeto.vhd(125) " "VHDL Process Statement warning at projeto.vhd(125): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372341134 "|projeto"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "subousoma projeto.vhd(68) " "VHDL Process Statement warning at projeto.vhd(68): inferring latch(es) for signal or variable \"subousoma\", which holds its previous value in one or more paths through the process" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux2 projeto.vhd(68) " "VHDL Process Statement warning at projeto.vhd(68): inferring latch(es) for signal or variable \"aux2\", which holds its previous value in one or more paths through the process" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaE projeto.vhd(68) " "VHDL Process Statement warning at projeto.vhd(68): inferring latch(es) for signal or variable \"saidaE\", which holds its previous value in one or more paths through the process" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[0\] projeto.vhd(68) " "Inferred latch for \"saidaE\[0\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[1\] projeto.vhd(68) " "Inferred latch for \"saidaE\[1\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[2\] projeto.vhd(68) " "Inferred latch for \"saidaE\[2\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[3\] projeto.vhd(68) " "Inferred latch for \"saidaE\[3\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[4\] projeto.vhd(68) " "Inferred latch for \"saidaE\[4\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[5\] projeto.vhd(68) " "Inferred latch for \"saidaE\[5\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaE\[6\] projeto.vhd(68) " "Inferred latch for \"saidaE\[6\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[0\] projeto.vhd(68) " "Inferred latch for \"aux2\[0\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[1\] projeto.vhd(68) " "Inferred latch for \"aux2\[1\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[2\] projeto.vhd(68) " "Inferred latch for \"aux2\[2\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[3\] projeto.vhd(68) " "Inferred latch for \"aux2\[3\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subousoma projeto.vhd(68) " "Inferred latch for \"subousoma\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372341135 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:stagex " "Elaborating entity \"bcd\" for hierarchy \"bcd:stagex\"" {  } { { "projeto.vhd" "stagex" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434372341137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"fulladd:stage0\"" {  } { { "projeto.vhd" "stage0" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434372341141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[3\] " "Latch aux2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA subousoma " "Ports D and ENA on the latch are fed by the same signal subousoma" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372341796 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372341796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[0\] " "Latch aux2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x0 " "Ports D and ENA on the latch are fed by the same signal x0" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372341796 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372341796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[1\] " "Latch aux2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z1 " "Ports D and ENA on the latch are fed by the same signal z1" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372341796 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372341796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[2\] " "Latch aux2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA subousoma " "Ports D and ENA on the latch are fed by the same signal subousoma" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372341796 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372341796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "subousoma " "Latch subousoma has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA somar " "Ports D and ENA on the latch are fed by the same signal somar" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372341796 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372341796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledmais VCC " "Pin \"ledmais\" is stuck at VCC" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|ledmais"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[0\] GND " "Pin \"saidaE\[0\]\" is stuck at GND" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[1\] VCC " "Pin \"saidaE\[1\]\" is stuck at VCC" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[2\] VCC " "Pin \"saidaE\[2\]\" is stuck at VCC" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[3\] GND " "Pin \"saidaE\[3\]\" is stuck at GND" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[4\] GND " "Pin \"saidaE\[4\]\" is stuck at GND" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[5\] GND " "Pin \"saidaE\[5\]\" is stuck at GND" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[6\] GND " "Pin \"saidaE\[6\]\" is stuck at GND" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372341874 "|projeto|saidaE[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1434372341874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1434372342007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1434372342641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1434372342641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1434372342709 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1434372342709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1434372342709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1434372342709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434372342744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 09:45:42 2015 " "Processing ended: Mon Jun 15 09:45:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434372342744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434372342744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434372342744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372342744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434372343989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434372343990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 09:45:43 2015 " "Processing started: Mon Jun 15 09:45:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434372343990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434372343990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434372343990 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1434372344094 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1434372344119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1434372344209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1434372344210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1434372344210 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1434372344375 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1434372344385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1434372345131 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1434372345131 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 0 { 0 ""} 0 192 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1434372345133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 0 { 0 ""} 0 194 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1434372345133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 0 { 0 ""} 0 196 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1434372345133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 0 { 0 ""} 0 198 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1434372345133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 0 { 0 ""} 0 200 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1434372345133 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1434372345133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1434372345134 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1434372347371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto.sdc " "Synopsys Design Constraints File file not found: 'projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1434372347371 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1434372347372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stourou  from: datac  to: combout " "Cell: stourou  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372347373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datac  to: combout " "Cell: subousoma~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372347373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datad  to: combout " "Cell: subousoma~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372347373 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1434372347373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1434372347374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1434372347376 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1434372347376 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stourou  " "Automatically promoted node stourou " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1434372347382 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stourou } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 0 { 0 ""} 0 78 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1434372347382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1434372347826 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1434372347826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1434372347826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1434372347827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1434372347827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1434372347828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1434372347828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1434372347828 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1434372347828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1434372347854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1434372354455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1434372354507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1434372354512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1434372356585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1434372356585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1434372357482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/14089940/Desktop/proj2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1434372361613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1434372361613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1434372362338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1434372362340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1434372362340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1434372362442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1434372362897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1434372362974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1434372363413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434372366065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 09:46:06 2015 " "Processing ended: Mon Jun 15 09:46:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434372366065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434372366065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434372366065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372366065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434372367498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434372367499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 09:46:07 2015 " "Processing started: Mon Jun 15 09:46:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434372367499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434372367499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434372367499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434372367779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434372367781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 09:46:07 2015 " "Processing started: Mon Jun 15 09:46:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434372367781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434372367781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto -c projeto " "Command: quartus_sta projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434372367781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1434372367996 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1434372368176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1434372368176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1434372368253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1434372368253 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1434372368492 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto.sdc " "Synopsys Design Constraints File file not found: 'projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1434372368679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1434372368679 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name somar somar " "create_clock -period 1.000 -name somar somar" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1434372368680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name x0 x0 " "create_clock -period 1.000 -name x0 x0" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1434372368680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name salvar salvar " "create_clock -period 1.000 -name salvar salvar" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1434372368680 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1434372368680 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stourou  from: datad  to: combout " "Cell: stourou  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372368681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datac  to: combout " "Cell: subousoma~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372368681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datad  to: combout " "Cell: subousoma~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372368681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1434372368681 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1434372368682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1434372368686 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1434372368689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1434372368715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1434372368721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.443 " "Worst-case setup slack is -6.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.443       -25.438 salvar  " "   -6.443       -25.438 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994        -2.159 x0  " "   -0.994        -2.159 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580         0.000 somar  " "    0.580         0.000 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372368727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.745 " "Worst-case hold slack is -4.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.745       -21.336 x0  " "   -4.745       -21.336 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025        -1.025 somar  " "   -1.025        -1.025 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.530         0.000 salvar  " "    6.530         0.000 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372368732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1434372368738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1434372368743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.140 salvar  " "   -3.000        -8.140 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.785 x0  " "   -3.000        -3.785 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 somar  " "   -3.000        -3.000 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372368748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372368748 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1434372368845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1434372368876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1434372370197 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stourou  from: datad  to: combout " "Cell: stourou  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372370301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datac  to: combout " "Cell: subousoma~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372370301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datad  to: combout " "Cell: subousoma~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372370301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1434372370301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1434372370304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1434372370311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.622 " "Worst-case setup slack is -5.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.622       -22.187 salvar  " "   -5.622       -22.187 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712        -1.412 x0  " "   -0.712        -1.412 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 somar  " "    0.502         0.000 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372370318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.304 " "Worst-case hold slack is -4.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.304       -19.344 x0  " "   -4.304       -19.344 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903        -0.903 somar  " "   -0.903        -0.903 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.798         0.000 salvar  " "    5.798         0.000 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372370327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1434372370334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1434372370342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.140 salvar  " "   -3.000        -8.140 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.121 x0  " "   -3.000        -3.121 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 somar  " "   -3.000        -3.000 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372370353 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1434372370483 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stourou  from: datad  to: combout " "Cell: stourou  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372370691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datac  to: combout " "Cell: subousoma~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372370691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: subousoma~2  from: datad  to: combout " "Cell: subousoma~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1434372370691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1434372370691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1434372370694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1434372370697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.773 " "Worst-case setup slack is -2.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773       -10.939 salvar  " "   -2.773       -10.939 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619        -1.447 x0  " "   -0.619        -1.447 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892         0.000 somar  " "    0.892         0.000 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372370711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.389 " "Worst-case hold slack is -2.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.389       -10.761 x0  " "   -2.389       -10.761 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.569        -0.569 somar  " "   -0.569        -0.569 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.300         0.000 salvar  " "    3.300         0.000 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372370723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1434372370732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1434372370740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.670 x0  " "   -3.000        -8.670 x0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.449 salvar  " "   -3.000        -7.449 salvar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.309 somar  " "   -3.000        -3.309 somar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1434372370750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1434372370750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1434372371426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1434372371426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434372371585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 09:46:11 2015 " "Processing ended: Mon Jun 15 09:46:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434372371585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434372371585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434372371585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372371585 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1434372373168 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1434372373296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434372375387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 09:46:15 2015 " "Processing ended: Mon Jun 15 09:46:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434372375387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434372375387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434372375387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372375387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434372376738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434372376739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 09:46:16 2015 " "Processing started: Mon Jun 15 09:46:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434372376739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434372376739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434372376739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_7_1200mv_85c_slow.vho C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_7_1200mv_85c_slow.vho in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_7_1200mv_0c_slow.vho C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_7_1200mv_0c_slow.vho in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_min_1200mv_0c_fast.vho C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_min_1200mv_0c_fast.vho in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto.vho C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto.vho in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_7_1200mv_85c_vhd_slow.sdo C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_7_1200mv_0c_vhd_slow.sdo C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_min_1200mv_0c_vhd_fast.sdo C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_vhd.sdo C:/Users/14089940/Desktop/proj2/simulation/modelsim/ simulation " "Generated file projeto_vhd.sdo in folder \"C:/Users/14089940/Desktop/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1434372377678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434372377757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 09:46:17 2015 " "Processing ended: Mon Jun 15 09:46:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434372377757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434372377757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434372377757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372377757 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1434372378407 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372378407 ""}
