Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/umang/Assignment_3/test_RCA_8bit_isim_beh.exe -prj /home/umang/Assignment_3/test_RCA_8bit_beh.prj work.test_RCA_8bit work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/umang/Assignment_3/half_addr.v" into library work
Analyzing Verilog file "/home/umang/Assignment_3/full_addr.v" into library work
Analyzing Verilog file "/home/umang/Assignment_3/Ripple_Carry_Addr_8bit.v" into library work
Analyzing Verilog file "/home/umang/Assignment_3/test_RCA_8bit.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82692 KB
Fuse CPU Usage: 1080 ms
Compiling module half_addr
Compiling module full_addr
Compiling module Ripple_Carry_Addr_8bit
Compiling module test_RCA_8bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/umang/Assignment_3/test_RCA_8bit_isim_beh.exe
Fuse Memory Usage: 1167188 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 1250 ms
