#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241398780f0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000241398d6230_0 .var "CLK", 0 0;
v00000241398d5330_0 .net "INSTRUCTION", 31 0, L_00000241398d4ed0;  1 drivers
v00000241398d5470_0 .net "PC", 31 0, v00000241398d2630_0;  1 drivers
v00000241398d5a10_0 .var "RESET", 0 0;
v00000241398d62d0_0 .net *"_ivl_0", 7 0, L_00000241398d56f0;  1 drivers
v00000241398d5d30_0 .net *"_ivl_10", 31 0, L_00000241398d4d90;  1 drivers
v00000241398d5510_0 .net *"_ivl_12", 7 0, L_00000241398d4e30;  1 drivers
L_00000241398e0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241398d6410_0 .net/2u *"_ivl_14", 31 0, L_00000241398e0118;  1 drivers
v00000241398d58d0_0 .net *"_ivl_16", 31 0, L_00000241398d5c90;  1 drivers
v00000241398d49d0_0 .net *"_ivl_18", 7 0, L_00000241398d5bf0;  1 drivers
L_00000241398e0088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000241398d4a70_0 .net/2u *"_ivl_2", 31 0, L_00000241398e0088;  1 drivers
v00000241398d5dd0_0 .net *"_ivl_4", 31 0, L_00000241398d4cf0;  1 drivers
v00000241398d4bb0_0 .net *"_ivl_6", 7 0, L_00000241398d5b50;  1 drivers
L_00000241398e00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000241398d5650_0 .net/2u *"_ivl_8", 31 0, L_00000241398e00d0;  1 drivers
v00000241398d4c50_0 .var/i "i", 31 0;
v00000241398d5ab0 .array "instr_mem", 0 1023, 7 0;
L_00000241398d56f0 .array/port v00000241398d5ab0, L_00000241398d4cf0;
L_00000241398d4cf0 .arith/sum 32, v00000241398d2630_0, L_00000241398e0088;
L_00000241398d5b50 .array/port v00000241398d5ab0, L_00000241398d4d90;
L_00000241398d4d90 .arith/sum 32, v00000241398d2630_0, L_00000241398e00d0;
L_00000241398d4e30 .array/port v00000241398d5ab0, L_00000241398d5c90;
L_00000241398d5c90 .arith/sum 32, v00000241398d2630_0, L_00000241398e0118;
L_00000241398d5bf0 .array/port v00000241398d5ab0, v00000241398d2630_0;
L_00000241398d4ed0 .delay 32 (2,2,2) L_00000241398d4ed0/d;
L_00000241398d4ed0/d .concat [ 8 8 8 8], L_00000241398d5bf0, L_00000241398d4e30, L_00000241398d5b50, L_00000241398d56f0;
S_0000024139878450 .scope module, "mycpu" "cpu" 2 41, 3 14 0, S_00000241398780f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000241398d1b90_0 .net "ALUOP", 2 0, v0000024139875bc0_0;  1 drivers
v00000241398d2450_0 .net "ALURESULT", 7 0, v00000241398751c0_0;  1 drivers
v00000241398d32b0_0 .net "BEQ_OUT", 0 0, v00000241398763e0_0;  1 drivers
v00000241398d24f0_0 .net "CLK", 0 0, v00000241398d6230_0;  1 drivers
v00000241398d26d0_0 .net "EXT_OUT", 31 0, L_00000241399380f0;  1 drivers
v00000241398d2770_0 .net "IMM", 0 0, v0000024139876480_0;  1 drivers
v00000241398d33f0_0 .net "IMMEDIATE", 7 0, L_0000024139939d10;  1 drivers
v00000241398d2810_0 .net "INSTRUCTION", 31 0, L_00000241398d4ed0;  alias, 1 drivers
v00000241398d28b0_0 .net "JUMP_OUT", 0 0, v0000024139876700_0;  1 drivers
v00000241398d2a90_0 .net "LOGIC_OUT", 0 0, L_0000024139872330;  1 drivers
v00000241398d6550_0 .net "MUX_32_IN", 31 0, v00000241398d29f0_0;  1 drivers
v00000241398d53d0_0 .net "OFFSET", 7 0, L_0000024139939450;  1 drivers
v00000241398d6050_0 .net "OPCODE", 7 0, L_00000241398d5790;  1 drivers
v00000241398d65f0_0 .net "OUT2_S", 7 0, L_0000024139939db0;  1 drivers
v00000241398d55b0_0 .net "OUT_IMM", 7 0, v00000241398d2b30_0;  1 drivers
v00000241398d4f70_0 .net "OUT_SIGN", 7 0, v00000241398758a0_0;  1 drivers
v00000241398d6690_0 .net "PC", 31 0, v00000241398d2630_0;  alias, 1 drivers
v00000241398d5010_0 .net "PC_NEW", 31 0, v0000024139876d40_0;  1 drivers
v00000241398d5fb0_0 .net "READREG1", 2 0, L_00000241398d5f10;  1 drivers
v00000241398d6370_0 .net "READREG2", 2 0, L_0000024139939a90;  1 drivers
v00000241398d6730_0 .net "REGOUT1", 7 0, L_00000241398725d0;  1 drivers
v00000241398d51f0_0 .net "REGOUT2", 7 0, L_0000024139872410;  1 drivers
v00000241398d67d0_0 .net "RESET", 0 0, v00000241398d5a10_0;  1 drivers
v00000241398d5290_0 .net "SHIFT_OUT", 31 0, L_0000024139939590;  1 drivers
v00000241398d60f0_0 .net "SIGN", 0 0, v00000241398754e0_0;  1 drivers
v00000241398d4b10_0 .net "WRITEENABLE", 0 0, v0000024139875b20_0;  1 drivers
v00000241398d5970_0 .net "WRITEREG", 2 0, L_00000241398d5150;  1 drivers
v00000241398d6190_0 .net "ZERO_OUT", 0 0, L_00000241399394f0;  1 drivers
v00000241398d6870_0 .net *"_ivl_11", 7 0, L_0000024139938cd0;  1 drivers
v00000241398d64b0_0 .net *"_ivl_3", 7 0, L_00000241398d5e70;  1 drivers
v00000241398d5830_0 .net *"_ivl_7", 7 0, L_00000241398d50b0;  1 drivers
L_00000241398d5790 .part L_00000241398d4ed0, 24, 8;
L_00000241398d5e70 .part L_00000241398d4ed0, 8, 8;
L_00000241398d5f10 .part L_00000241398d5e70, 0, 3;
L_00000241398d50b0 .part L_00000241398d4ed0, 16, 8;
L_00000241398d5150 .part L_00000241398d50b0, 0, 3;
L_0000024139938cd0 .part L_00000241398d4ed0, 0, 8;
L_0000024139939a90 .part L_0000024139938cd0, 0, 3;
L_0000024139939d10 .part L_00000241398d4ed0, 0, 8;
L_0000024139939450 .part L_00000241398d4ed0, 16, 8;
S_0000024139840e40 .scope module, "adder_inst" "adder" 3 108, 4 3 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "DATA1";
    .port_info 2 /INPUT 32 "DATA2";
v00000241398760c0_0 .net/s "DATA1", 31 0, v00000241398d29f0_0;  alias, 1 drivers
v0000024139876160_0 .net/s "DATA2", 31 0, L_0000024139939590;  alias, 1 drivers
v0000024139876d40_0 .var/s "OUTPUT", 31 0;
E_0000024139869130 .event anyedge, v00000241398760c0_0, v0000024139876160_0;
S_0000024139840fd0 .scope module, "alu_inst" "alu" 3 72, 5 58 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000024139875a80_0 .net/s "DATA1", 7 0, L_00000241398725d0;  alias, 1 drivers
v00000241398762a0_0 .net/s "DATA2", 7 0, v00000241398d2b30_0;  alias, 1 drivers
v00000241398751c0_0 .var/s "RESULT", 7 0;
v0000024139875c60_0 .net "SELECT", 2 0, v0000024139875bc0_0;  alias, 1 drivers
v0000024139876980_0 .net "ZERO", 0 0, L_00000241399394f0;  alias, 1 drivers
v0000024139875120_0 .net/s *"_ivl_0", 31 0, L_0000024139939950;  1 drivers
L_00000241398e0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024139875260_0 .net/2s *"_ivl_2", 31 0, L_00000241398e0238;  1 drivers
v0000024139876340_0 .net "add_out", 7 0, L_0000024139938550;  1 drivers
v0000024139876020_0 .net "and_out", 7 0, L_0000024139872bf0;  1 drivers
v0000024139876c00_0 .net "forward_out", 7 0, L_0000024139872480;  1 drivers
v0000024139876660_0 .net "or_out", 7 0, L_00000241398723a0;  1 drivers
E_0000024139869ab0/0 .event anyedge, v0000024139875c60_0, v0000024139876fc0_0, v0000024139876ac0_0, v0000024139875440_0;
E_0000024139869ab0/1 .event anyedge, v0000024139876200_0;
E_0000024139869ab0 .event/or E_0000024139869ab0/0, E_0000024139869ab0/1;
L_0000024139939950 .extend/s 32, v00000241398751c0_0;
L_00000241399394f0 .cmp/eq 32, L_0000024139939950, L_00000241398e0238;
S_00000241398458a0 .scope module, "add" "addunit" 5 67, 5 11 0, S_0000024139840fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000024139875800_0 .net "DATA1", 7 0, L_00000241398725d0;  alias, 1 drivers
v00000241398765c0_0 .net "DATA2", 7 0, v00000241398d2b30_0;  alias, 1 drivers
v0000024139875440_0 .net "RESULT", 7 0, L_0000024139938550;  alias, 1 drivers
L_0000024139938550 .delay 8 (2,2,2) L_0000024139938550/d;
L_0000024139938550/d .arith/sum 8, L_00000241398725d0, v00000241398d2b30_0;
S_0000024139845a30 .scope module, "andg" "andunit" 5 68, 5 27 0, S_0000024139840fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000024139872bf0/d .functor AND 8, L_00000241398725d0, v00000241398d2b30_0, C4<11111111>, C4<11111111>;
L_0000024139872bf0 .delay 8 (1,1,1) L_0000024139872bf0/d;
v0000024139876de0_0 .net "DATA1", 7 0, L_00000241398725d0;  alias, 1 drivers
v0000024139876e80_0 .net "DATA2", 7 0, v00000241398d2b30_0;  alias, 1 drivers
v0000024139876ac0_0 .net "RESULT", 7 0, L_0000024139872bf0;  alias, 1 drivers
S_0000024139845370 .scope module, "fwd" "forward" 5 66, 5 19 0, S_0000024139840fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000024139872480/d .functor BUFZ 8, v00000241398d2b30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024139872480 .delay 8 (1,1,1) L_0000024139872480/d;
v0000024139876840_0 .net "DATA2", 7 0, v00000241398d2b30_0;  alias, 1 drivers
v0000024139876200_0 .net "RESULT", 7 0, L_0000024139872480;  alias, 1 drivers
S_0000024139845500 .scope module, "org" "orunit" 5 69, 5 35 0, S_0000024139840fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000241398723a0/d .functor OR 8, L_00000241398725d0, v00000241398d2b30_0, C4<00000000>, C4<00000000>;
L_00000241398723a0 .delay 8 (1,1,1) L_00000241398723a0/d;
v0000024139876f20_0 .net "DATA1", 7 0, L_00000241398725d0;  alias, 1 drivers
v00000241398768e0_0 .net "DATA2", 7 0, v00000241398d2b30_0;  alias, 1 drivers
v0000024139876fc0_0 .net "RESULT", 7 0, L_00000241398723a0;  alias, 1 drivers
S_0000024139841370 .scope module, "control_inst" "control_unit" 3 80, 6 5 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "J";
    .port_info 1 /OUTPUT 1 "BEQ";
    .port_info 2 /INPUT 8 "OPCODE";
    .port_info 3 /OUTPUT 1 "IMM";
    .port_info 4 /OUTPUT 1 "SIGN";
    .port_info 5 /OUTPUT 1 "WRITEENABLE";
    .port_info 6 /OUTPUT 3 "ALUOP";
v0000024139875bc0_0 .var "ALUOP", 2 0;
v00000241398763e0_0 .var "BEQ", 0 0;
v0000024139876480_0 .var "IMM", 0 0;
v0000024139876700_0 .var "J", 0 0;
v0000024139875300_0 .net "OPCODE", 7 0, L_00000241398d5790;  alias, 1 drivers
v00000241398754e0_0 .var "SIGN", 0 0;
v0000024139875b20_0 .var "WRITEENABLE", 0 0;
E_000002413986a970 .event anyedge, v0000024139875300_0;
S_0000024139841500 .scope module, "logic_inst" "logic_choice" 3 121, 7 1 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUTPUT";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "BEQ";
    .port_info 3 /INPUT 1 "ZERO";
L_0000024139872b10 .functor AND 1, v00000241398763e0_0, L_00000241399394f0, C4<1>, C4<1>;
L_0000024139872330 .functor OR 1, v0000024139876700_0, L_0000024139872b10, C4<0>, C4<0>;
v0000024139875580_0 .net "BEQ", 0 0, v00000241398763e0_0;  alias, 1 drivers
v00000241398756c0_0 .net "J", 0 0, v0000024139876700_0;  alias, 1 drivers
v0000024139876a20_0 .net "OUTPUT", 0 0, L_0000024139872330;  alias, 1 drivers
v0000024139875760_0 .net "ZERO", 0 0, L_00000241399394f0;  alias, 1 drivers
v0000024139876520_0 .net *"_ivl_0", 0 0, L_0000024139872b10;  1 drivers
S_00000241398397f0 .scope module, "mux1" "mux" 3 53, 8 3 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000241398759e0_0 .net "DATA1", 7 0, L_0000024139939db0;  alias, 1 drivers
v0000024139875da0_0 .net "DATA2", 7 0, L_0000024139872410;  alias, 1 drivers
v00000241398758a0_0 .var "OUTPUT", 7 0;
v0000024139875940_0 .net "SELECT", 0 0, v00000241398754e0_0;  alias, 1 drivers
E_000002413986a930 .event anyedge, v00000241398754e0_0, v0000024139875da0_0, v00000241398759e0_0;
S_0000024139839980 .scope module, "mux2" "mux" 3 65, 8 3 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000024139875e40_0 .net "DATA1", 7 0, L_0000024139939d10;  alias, 1 drivers
v0000024139860570_0 .net "DATA2", 7 0, v00000241398758a0_0;  alias, 1 drivers
v00000241398d2b30_0 .var "OUTPUT", 7 0;
v00000241398d3850_0 .net "SELECT", 0 0, v0000024139876480_0;  alias, 1 drivers
E_0000024139867c70 .event anyedge, v0000024139876480_0, v00000241398758a0_0, v0000024139875e40_0;
S_0000024139833b50 .scope module, "mux_32_inst" "mux_32" 3 114, 9 2 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v00000241398d1ff0_0 .net "DATA1", 31 0, v0000024139876d40_0;  alias, 1 drivers
v00000241398d2d10_0 .net "DATA2", 31 0, v00000241398d29f0_0;  alias, 1 drivers
v00000241398d2630_0 .var "OUTPUT", 31 0;
v00000241398d1f50_0 .net "SELECT", 0 0, L_0000024139872330;  alias, 1 drivers
E_0000024139867470 .event anyedge, v0000024139876a20_0, v00000241398760c0_0, v0000024139876d40_0;
S_0000024139833ce0 .scope module, "pc1" "pc" 3 90, 10 3 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "NEW_PC";
    .port_info 3 /OUTPUT 32 "PC";
v00000241398d2e50_0 .net "CLK", 0 0, v00000241398d6230_0;  alias, 1 drivers
v00000241398d3710_0 .net "NEW_PC", 31 0, v00000241398d2630_0;  alias, 1 drivers
v00000241398d29f0_0 .var "PC", 31 0;
v00000241398d3530_0 .var "PCreg", 31 0;
v00000241398d3210_0 .net "RESET", 0 0, v00000241398d5a10_0;  alias, 1 drivers
E_00000241398674f0 .event posedge, v00000241398d2e50_0;
S_00000241398469f0 .scope module, "reg_file_inst" "reg_file" 3 41, 11 8 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000241398725d0/d .functor BUFZ 8, L_0000024139939f90, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000241398725d0 .delay 8 (2,2,2) L_00000241398725d0/d;
L_0000024139872410/d .functor BUFZ 8, L_00000241399389b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024139872410 .delay 8 (2,2,2) L_0000024139872410/d;
v00000241398d1d70_0 .net "CLK", 0 0, v00000241398d6230_0;  alias, 1 drivers
v00000241398d2ef0_0 .net "IN", 7 0, v00000241398751c0_0;  alias, 1 drivers
v00000241398d1a50_0 .net "INADDRESS", 2 0, L_00000241398d5150;  alias, 1 drivers
v00000241398d3030_0 .net "OUT1", 7 0, L_00000241398725d0;  alias, 1 drivers
v00000241398d35d0_0 .net "OUT1ADDRESS", 2 0, L_00000241398d5f10;  alias, 1 drivers
v00000241398d3350_0 .net "OUT2", 7 0, L_0000024139872410;  alias, 1 drivers
v00000241398d1eb0_0 .net "OUT2ADDRESS", 2 0, L_0000024139939a90;  alias, 1 drivers
v00000241398d3670 .array "REGISTER", 0 7, 7 0;
v00000241398d2130_0 .net "RESET", 0 0, v00000241398d5a10_0;  alias, 1 drivers
v00000241398d2f90_0 .net "WRITE", 0 0, v0000024139875b20_0;  alias, 1 drivers
v00000241398d37b0_0 .net *"_ivl_0", 7 0, L_0000024139939f90;  1 drivers
v00000241398d2c70_0 .net *"_ivl_10", 4 0, L_0000024139938690;  1 drivers
L_00000241398e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241398d21d0_0 .net *"_ivl_13", 1 0, L_00000241398e01a8;  1 drivers
v00000241398d3490_0 .net *"_ivl_2", 4 0, L_0000024139939bd0;  1 drivers
L_00000241398e0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241398d1cd0_0 .net *"_ivl_5", 1 0, L_00000241398e0160;  1 drivers
v00000241398d1af0_0 .net *"_ivl_8", 7 0, L_00000241399389b0;  1 drivers
L_0000024139939f90 .array/port v00000241398d3670, L_0000024139939bd0;
L_0000024139939bd0 .concat [ 3 2 0 0], L_00000241398d5f10, L_00000241398e0160;
L_00000241399389b0 .array/port v00000241398d3670, L_0000024139938690;
L_0000024139938690 .concat [ 3 2 0 0], L_0000024139939a90, L_00000241398e01a8;
S_0000024139846b80 .scope module, "shift_2_inst" "shift_2" 3 103, 12 1 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "INPUT";
v00000241398d30d0_0 .net/s "INPUT", 31 0, L_00000241399380f0;  alias, 1 drivers
v00000241398d2270_0 .net/s "OUTPUT", 31 0, L_0000024139939590;  alias, 1 drivers
v00000241398d3170_0 .net *"_ivl_2", 29 0, L_00000241399384b0;  1 drivers
L_00000241398e0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241398d2bd0_0 .net *"_ivl_4", 1 0, L_00000241398e0280;  1 drivers
L_00000241399384b0 .part L_00000241399380f0, 0, 30;
L_0000024139939590 .concat [ 2 30 0 0], L_00000241398e0280, L_00000241399384b0;
S_0000024139837d80 .scope module, "signextent_inst" "signextent" 3 98, 13 1 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 8 "INPUT";
v00000241398d1c30_0 .net "INPUT", 7 0, L_0000024139939450;  alias, 1 drivers
v00000241398d2590_0 .net "OUTPUT", 31 0, L_00000241399380f0;  alias, 1 drivers
v00000241398d1e10_0 .net *"_ivl_1", 0 0, L_0000024139938d70;  1 drivers
v00000241398d2310_0 .net *"_ivl_2", 23 0, L_0000024139938ff0;  1 drivers
L_0000024139938d70 .part L_0000024139939450, 7, 1;
LS_0000024139938ff0_0_0 .concat [ 1 1 1 1], L_0000024139938d70, L_0000024139938d70, L_0000024139938d70, L_0000024139938d70;
LS_0000024139938ff0_0_4 .concat [ 1 1 1 1], L_0000024139938d70, L_0000024139938d70, L_0000024139938d70, L_0000024139938d70;
LS_0000024139938ff0_0_8 .concat [ 1 1 1 1], L_0000024139938d70, L_0000024139938d70, L_0000024139938d70, L_0000024139938d70;
LS_0000024139938ff0_0_12 .concat [ 1 1 1 1], L_0000024139938d70, L_0000024139938d70, L_0000024139938d70, L_0000024139938d70;
LS_0000024139938ff0_0_16 .concat [ 1 1 1 1], L_0000024139938d70, L_0000024139938d70, L_0000024139938d70, L_0000024139938d70;
LS_0000024139938ff0_0_20 .concat [ 1 1 1 1], L_0000024139938d70, L_0000024139938d70, L_0000024139938d70, L_0000024139938d70;
LS_0000024139938ff0_1_0 .concat [ 4 4 4 4], LS_0000024139938ff0_0_0, LS_0000024139938ff0_0_4, LS_0000024139938ff0_0_8, LS_0000024139938ff0_0_12;
LS_0000024139938ff0_1_4 .concat [ 4 4 0 0], LS_0000024139938ff0_0_16, LS_0000024139938ff0_0_20;
L_0000024139938ff0 .concat [ 16 8 0 0], LS_0000024139938ff0_1_0, LS_0000024139938ff0_1_4;
L_00000241399380f0 .concat [ 8 24 0 0], L_0000024139939450, L_0000024139938ff0;
S_00000241398d3e70 .scope module, "twos_inst" "two_s_comple" 3 60, 14 3 0, S_0000024139878450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_0000024139872a30 .functor NOT 8, L_0000024139872410, C4<00000000>, C4<00000000>, C4<00000000>;
v00000241398d19b0_0 .net "DATA2", 7 0, L_0000024139872410;  alias, 1 drivers
v00000241398d23b0_0 .net "OUTPUT", 7 0, L_0000024139939db0;  alias, 1 drivers
v00000241398d2950_0 .net *"_ivl_0", 7 0, L_0000024139872a30;  1 drivers
L_00000241398e01f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000241398d2db0_0 .net/2u *"_ivl_2", 7 0, L_00000241398e01f0;  1 drivers
L_0000024139939db0 .delay 8 (1,1,1) L_0000024139939db0/d;
L_0000024139939db0/d .arith/sum 8, L_0000024139872a30, L_00000241398e01f0;
    .scope S_00000241398469f0;
T_0 ;
    %wait E_00000241398674f0;
    %load/vec4 v00000241398d2130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241398d3670, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241398d2f90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000241398d2ef0_0;
    %load/vec4 v00000241398d1a50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000241398d3670, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000241398469f0;
T_1 ;
    %vpi_call 11 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000241398d3670, 0>, &A<v00000241398d3670, 1>, &A<v00000241398d3670, 2>, &A<v00000241398d3670, 3>, &A<v00000241398d3670, 4>, &A<v00000241398d3670, 5>, &A<v00000241398d3670, 6>, &A<v00000241398d3670, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000241398397f0;
T_2 ;
    %wait E_000002413986a930;
    %load/vec4 v0000024139875940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000241398759e0_0;
    %store/vec4 v00000241398758a0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024139875da0_0;
    %store/vec4 v00000241398758a0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024139839980;
T_3 ;
    %wait E_0000024139867c70;
    %load/vec4 v00000241398d3850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000024139875e40_0;
    %store/vec4 v00000241398d2b30_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024139860570_0;
    %store/vec4 v00000241398d2b30_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024139840fd0;
T_4 ;
    %wait E_0000024139869ab0;
    %load/vec4 v0000024139875c60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000024139876c00_0;
    %store/vec4 v00000241398751c0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024139875c60_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000024139876340_0;
    %store/vec4 v00000241398751c0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000024139875c60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000024139876020_0;
    %store/vec4 v00000241398751c0_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000024139875c60_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0000024139876660_0;
    %store/vec4 v00000241398751c0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024139841370;
T_5 ;
    %wait E_000002413986a970;
    %delay 1, 0;
    %load/vec4 v0000024139875300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024139875bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241398754e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139876700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241398763e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024139875b20_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024139833ce0;
T_6 ;
    %wait E_00000241398674f0;
    %load/vec4 v00000241398d3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241398d3530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241398d29f0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000241398d3710_0;
    %load/vec4 v00000241398d3530_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %delay 1, 0;
    %load/vec4 v00000241398d3710_0;
    %store/vec4 v00000241398d3530_0, 0, 32;
    %load/vec4 v00000241398d3530_0;
    %store/vec4 v00000241398d29f0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %delay 1, 0;
    %load/vec4 v00000241398d3530_0;
    %addi 4, 0, 32;
    %store/vec4 v00000241398d3530_0, 0, 32;
    %load/vec4 v00000241398d3530_0;
    %store/vec4 v00000241398d29f0_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024139840e40;
T_7 ;
    %wait E_0000024139869130;
    %delay 2, 0;
    %load/vec4 v00000241398760c0_0;
    %load/vec4 v0000024139876160_0;
    %add;
    %store/vec4 v0000024139876d40_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024139833b50;
T_8 ;
    %wait E_0000024139867470;
    %load/vec4 v00000241398d1f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000241398d1ff0_0;
    %store/vec4 v00000241398d2630_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000241398d2d10_0;
    %store/vec4 v00000241398d2630_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000241398780f0;
T_9 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v00000241398d5ab0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000241398780f0;
T_10 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000241398780f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241398d4c50_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000241398d4c50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000241398d3670, v00000241398d4c50_0 > {0 0 0};
    %load/vec4 v00000241398d4c50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241398d4c50_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398d6230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398d5a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241398d5a10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241398d5a10_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000241398780f0;
T_11 ;
    %delay 4, 0;
    %load/vec4 v00000241398d6230_0;
    %inv;
    %store/vec4 v00000241398d6230_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./adder.v";
    "./alu.v";
    "./control_unit.v";
    "./logic_choice.v";
    "./mux.v";
    "./mux_32.v";
    "./pc.v";
    "./reg_file.v";
    "./shift_2.v";
    "./signextent.v";
    "./two_s_comple.v";
