
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118611                       # Number of seconds simulated
sim_ticks                                118611386460                       # Number of ticks simulated
final_tick                               1171280404525                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67811                       # Simulator instruction rate (inst/s)
host_op_rate                                    85564                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3657569                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889464                       # Number of bytes of host memory used
host_seconds                                 32429.02                       # Real time elapsed on the host
sim_insts                                  2199048932                       # Number of instructions simulated
sim_ops                                    2774763151                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3298176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1066752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4368384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1135232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1135232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8334                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34128                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8869                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8869                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27806572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8993673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36829381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15108                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9571020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9571020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9571020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27806572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8993673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46400402                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142390621                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23425493                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18983268                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2031529                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9426132                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8992985                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503973                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90220                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102154440                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128943642                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23425493                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496958                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28171171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6597060                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3232733                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11922526                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138079149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109907978     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2647835      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020335      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959440      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117943      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602261      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211788      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762425      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13849144     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138079149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164516                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.905563                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100952723                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4798756                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27736690                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111964                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479014                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043781                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41797                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155563125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77634                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479014                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101808008                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1339843                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1996879                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26983506                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1471897                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153967745                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        24570                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270809                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       167114                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216320466                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717112858                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717112858                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45624956                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37100                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20566                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4987670                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14862102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       125597                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608589                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151239069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37086                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140466341                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189493                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27612791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59874257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4018                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138079149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79255554     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24712693     17.90%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11550767      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8470577      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7532006      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989653      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960164      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458770      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148965      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138079149                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564665     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114421     13.94%     82.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141727     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117900687     83.94%     83.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111580      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13260465      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177075      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140466341                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.986486                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820813                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420022137                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178889393                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136935556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141287154                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345802                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3628134                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1018                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       220705                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479014                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         797429                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91273                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151276155                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        51016                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14862102                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246478                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20552                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1159170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2264334                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137939603                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12745366                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2526738                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19920714                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19595089                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175348                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.968741                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137115987                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136935556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82135812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227537625                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961689                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360977                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28468118                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034169                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133600135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83236195     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23562318     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383716      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5440597      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335827      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1559830      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324261      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989258      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2768133      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133600135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2768133                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282109555                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307034358                       # The number of ROB writes
system.switch_cpus0.timesIdled                  72568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4311472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423906                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423906                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702293                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702293                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621987456                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190744394                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145515787                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142390621                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23690098                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19213130                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2020637                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9787274                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9117993                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2550627                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93936                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103527185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129536643                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23690098                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11668620                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28510743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6576655                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3084531                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12093051                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1589240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139652643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.539627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111141900     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2009424      1.44%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3672943      2.63%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3333784      2.39%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2121129      1.52%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1739142      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1008222      0.72%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1052099      0.75%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13574000      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139652643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166374                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.909727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102471267                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4459399                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28144007                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48013                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4529953                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4096564                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156784999                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4529953                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103294404                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1083475                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2200457                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27351056                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1193294                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155037572                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        229842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       513914                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219337051                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721942076                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721942076                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173689880                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45647168                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34204                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4277830                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14689791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7292155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83582                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1630173                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152105520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141372922                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159859                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26612959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58398281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139652643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559239                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80429231     57.59%     57.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24382520     17.46%     75.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12812211      9.17%     84.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7404628      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8199511      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3038700      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2703928      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       518328      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163586      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139652643                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         566911     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116253     14.13%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139511     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119053736     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2000713      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17102      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13046421      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7254950      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141372922                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992853                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             822675                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423381021                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178752899                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138274270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142195597                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272363                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3366896                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119174                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4529953                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         696005                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108810                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152139724                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14689791                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7292155                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94443                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1129138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2259422                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139040793                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12529789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2332129                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19784401                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19787949                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7254612                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.976474                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138401097                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138274270                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80689486                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226583495                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.971091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356114                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101156269                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124553300                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27586863                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2046059                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135122690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83887896     62.08%     62.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23734842     17.57%     79.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11790802      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4009070      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4938232      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1730664      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1218424      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1009228      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2803532      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135122690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101156269                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124553300                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18495875                       # Number of memory references committed
system.switch_cpus1.commit.loads             11322894                       # Number of loads committed
system.switch_cpus1.commit.membars              17102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17977970                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112213028                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2568980                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2803532                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284459321                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308810461                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2737978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101156269                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124553300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101156269                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407630                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407630                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710414                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710414                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626065632                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193569709                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146069194                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34204                       # number of misc regfile writes
system.l20.replacements                         25781                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371328                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29877                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.428557                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.398581                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.364293                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2680.813404                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1375.423723                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.654495                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335797                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47299                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47299                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14111                       # number of Writeback hits
system.l20.Writeback_hits::total                14111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47299                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47299                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47299                       # number of overall hits
system.l20.overall_hits::total                  47299                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25767                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25780                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25767                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25780                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25767                       # number of overall misses
system.l20.overall_misses::total                25780                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2743155                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5916057665                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5918800820                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2743155                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5916057665                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5918800820                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2743155                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5916057665                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5918800820                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73066                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73079                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73066                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73079                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73066                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73079                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.352654                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.352769                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.352654                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.352769                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.352654                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.352769                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211011.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 229598.232817                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 229588.860357                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211011.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 229598.232817                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 229588.860357                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211011.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 229598.232817                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 229588.860357                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4425                       # number of writebacks
system.l20.writebacks::total                     4425                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25767                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25780                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25767                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25780                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25767                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25780                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1964158                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4370621153                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4372585311                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1964158                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4370621153                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4372585311                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1964158                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4370621153                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4372585311                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.352654                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.352769                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.352654                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.352769                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.352654                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.352769                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151089.076923                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 169620.877595                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 169611.532622                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151089.076923                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 169620.877595                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 169611.532622                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151089.076923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 169620.877595                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 169611.532622                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8350                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          291549                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12446                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.425117                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.508944                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.587965                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2498.130818                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1508.772273                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020632                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001120                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.609895                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.368353                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30841                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30841                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9850                       # number of Writeback hits
system.l21.Writeback_hits::total                 9850                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30841                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30841                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30841                       # number of overall hits
system.l21.overall_hits::total                  30841                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8334                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8348                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8334                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8348                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8334                       # number of overall misses
system.l21.overall_misses::total                 8348                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3461220                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2322920736                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2326381956                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3461220                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2322920736                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2326381956                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3461220                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2322920736                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2326381956                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39175                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39189                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9850                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9850                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39175                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39189                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39175                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39189                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212738                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213019                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212738                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213019                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212738                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213019                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       247230                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 278728.190065                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278675.366076                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       247230                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 278728.190065                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278675.366076                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       247230                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 278728.190065                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278675.366076                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4444                       # number of writebacks
system.l21.writebacks::total                     4444                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8334                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8348                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8334                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8348                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8334                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8348                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2620695                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1822277577                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1824898272                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2620695                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1822277577                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1824898272                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2620695                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1822277577                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1824898272                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212738                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213019                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212738                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213019                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212738                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213019                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187192.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 218655.816775                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218603.051270                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 187192.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 218655.816775                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218603.051270                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 187192.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 218655.816775                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218603.051270                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996314                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011930127                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040181.707661                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996314                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11922510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11922510                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11922510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11922510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11922510                       # number of overall hits
system.cpu0.icache.overall_hits::total       11922510                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3413432                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3413432                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3413432                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3413432                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3413432                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3413432                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11922526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11922526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11922526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11922526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11922526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11922526                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 213339.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 213339.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 213339.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 213339.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 213339.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 213339.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2851055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2851055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2851055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2851055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2851055                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2851055                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 219311.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 219311.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 219311.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 219311.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 219311.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 219311.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73066                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179585641                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73322                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.273629                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.509035                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490965                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9595654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9595654                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20264                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16588359                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16588359                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16588359                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16588359                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176534                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176534                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176534                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176534                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176534                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23689270464                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23689270464                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23689270464                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23689270464                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23689270464                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23689270464                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772188                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772188                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16764893                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16764893                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16764893                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16764893                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018065                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018065                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010530                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010530                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010530                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010530                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134190.980004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134190.980004                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134190.980004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134190.980004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134190.980004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134190.980004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14111                       # number of writebacks
system.cpu0.dcache.writebacks::total            14111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103468                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103468                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73066                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73066                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73066                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73066                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73066                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73066                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9221308262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9221308262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9221308262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9221308262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9221308262                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9221308262                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007477                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007477                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004358                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126205.187940                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126205.187940                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126205.187940                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126205.187940                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126205.187940                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126205.187940                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997425                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009993343                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181411.107991                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997425                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12093034                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12093034                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12093034                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12093034                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12093034                       # number of overall hits
system.cpu1.icache.overall_hits::total       12093034                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4344896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4344896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4344896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4344896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4344896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4344896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12093051                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12093051                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12093051                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12093051                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12093051                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12093051                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 255582.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 255582.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 255582.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 255582.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 255582.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 255582.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3577420                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3577420                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3577420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3577420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3577420                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3577420                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       255530                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       255530                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       255530                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       255530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       255530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       255530                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39175                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167925718                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39431                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4258.723289                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.746202                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.253798                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905259                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094741                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9424487                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9424487                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7139329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7139329                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17102                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16563816                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16563816                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16563816                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16563816                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118713                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118713                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118713                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118713                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118713                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16092207488                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16092207488                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16092207488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16092207488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16092207488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16092207488                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9543200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9543200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7139329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7139329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16682529                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16682529                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16682529                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16682529                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012440                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007116                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007116                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007116                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007116                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 135555.562474                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 135555.562474                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135555.562474                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135555.562474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135555.562474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135555.562474                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9850                       # number of writebacks
system.cpu1.dcache.writebacks::total             9850                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79538                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79538                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79538                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79538                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79538                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79538                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39175                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39175                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39175                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4397280004                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4397280004                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4397280004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4397280004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4397280004                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4397280004                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112247.096465                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112247.096465                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112247.096465                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112247.096465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112247.096465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112247.096465                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
