#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 25 22:16:19 2024
# Process ID: 4532
# Current directory: D:/DESKTOP/code/IMG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11876 D:\DESKTOP\code\IMG\IMG.xpr
# Log file: D:/DESKTOP/code/IMG/vivado.log
# Journal file: D:/DESKTOP/code/IMG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DESKTOP/code/IMG/IMG.xpr
open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
startgroup
set_property -dict [list CONFIG.c_num_fstores {3} CONFIG.c_s2mm_genlock_mode {2} CONFIG.c_mm2s_linebuffer_depth {512} CONFIG.c_include_s2mm {1}] [get_bd_cells axi_vdma_0]
endgroup
update_compile_order -fileset sources_1
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_vdma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
set_property location {2 420 41} [get_bd_cells v_vid_in_axi4s_0]
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]
add_files -norecurse D:/DESKTOP/code/IMG/IMG.srcs/sources_1/imports/hdmi/cmos_capture.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference cmos_capture cmos_capture_0
update_module_reference zynq_cmos_capture_0_0
startgroup
make_bd_pins_external  [get_bd_pins cmos_capture_0/cmos_herf] [get_bd_pins cmos_capture_0/cmos_data] [get_bd_pins cmos_capture_0/cmos_vsync] [get_bd_pins cmos_capture_0/cmos_pclk]
endgroup
update_compile_order -fileset sources_1
startgroup
connect_bd_net [get_bd_pins cmos_capture_0/cmos_pclk_ce] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
endgroup
connect_bd_net [get_bd_ports cmos_pclk_0] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
connect_bd_net [get_bd_pins cmos_capture_0/cmos_frame_valid] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
connect_bd_net [get_bd_pins cmos_capture_0/cmos_frame_data] [get_bd_pins v_vid_in_axi4s_0/vid_data]
connect_bd_net [get_bd_pins cmos_capture_0/cmos_frame_herf] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]
connect_bd_net [get_bd_pins cmos_capture_0/cmos_frame_vsync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins cmos_capture_0/sys_rst_n]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclken] [get_bd_pins cmos_capture_0/cmos_frame_data]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/axis_enable] [get_bd_pins cmos_capture_0/cmos_frame_data]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins cmos_capture_0/cmos_frame_data]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk]
delete_bd_objs [get_bd_nets cmos_capture_0_cmos_frame_data]
connect_bd_net [get_bd_pins cmos_capture_0/cmos_frame_data] [get_bd_pins v_vid_in_axi4s_0/vid_data]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/axis_enable] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins clk_wiz_0/locked]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all zynq_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 20 {zynq_axi_vdma_0_0_synth_1 zynq_axi_smc_0_synth_1 zynq_vga2hdmi_0_1_synth_1 zynq_cmos_capture_0_0_synth_1 zynq_v_vid_in_axi4s_0_0_synth_1}
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {5}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 20 {zynq_processing_system7_0_0_synth_1 zynq_axi_vdma_0_0_synth_1}
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
wait_on_run zynq_processing_system7_0_0_synth_1
wait_on_run zynq_axi_vdma_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
synth_design -rtl -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
launch_sdk -workspace D:/DESKTOP/code/IMG/IMG.sdk -hwspec D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf
launch_sdk -workspace D:/DESKTOP/code/IMG/IMG.sdk -hwspec D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf
launch_sdk -workspace D:/DESKTOP/code/IMG/IMG.sdk -hwspec D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf
open_hw
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

launch_sdk -workspace D:/DESKTOP/code/IMG/IMG.sdk -hwspec D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run impl_1
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
refresh_design
open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
regenerate_bd_layout
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
update_module_reference zynq_vga2hdmi_0_1
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 20 zynq_vga2hdmi_0_1_synth_1
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
update_module_reference zynq_vga2hdmi_0_1
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 20 zynq_vga2hdmi_0_1_synth_1
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
update_module_reference zynq_vga2hdmi_0_1
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 20 zynq_vga2hdmi_0_1_synth_1
export_simulation -of_objects [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -directory D:/DESKTOP/code/IMG/IMG.ip_user_files/sim_scripts -ip_user_files_dir D:/DESKTOP/code/IMG/IMG.ip_user_files -ipstatic_source_dir D:/DESKTOP/code/IMG/IMG.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/modelsim} {questa=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/questa} {riviera=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/riviera} {activehdl=D:/DESKTOP/code/IMG/IMG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
update_module_reference zynq_cmos_capture_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

open_bd_design {D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/DESKTOP/code/IMG/IMG.srcs/sources_1/bd/zynq/zynq.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force D:/DESKTOP/code/IMG/IMG.runs/impl_1/zynq_wrapper.sysdef D:/DESKTOP/code/IMG/IMG.sdk/zynq_wrapper.hdf

