//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: C:\Users\serve\OneDrive\Belgeler\fpga_project_odev2\impl\gwsynthesis\fpga_project_odev2.vg
  <Physical Constraints File>: ---
  <Timing Constraints File>: ---
  <PnR Version>: V1.9.8.10
  <Part Number>: GW1NZ-LV1QN48C6/I5
  <Device>: GW1NZ-1
  <Created Time>:Sun Apr 16 16:45:40 2023


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.002s
    Placement Phase 1: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.012s
    Placement Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Placement Phase 3: CPU time = 0h 0m 0.779s, Elapsed time = 0h 0m 0.777s
    Total Placement: CPU time = 0h 0m 0.799s, Elapsed time = 0h 0m 0.791s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.012s
    Routing Phase 2: CPU time = 0h 0m 0.012s, Elapsed time = 0h 0m 0.009s
    Total Routing: CPU time = 0h 0m 0.022s, Elapsed time = 0h 0m 0.021s
 Generate output files:
    CPU time = 0h 0m 0.253s, Elapsed time = 0h 0m 0.26s

 Total Time and Memory Usage: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 140MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 9/1152  <1%
    --LUT,ALU,ROM16           | 3(3 LUT, 0 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 1
  Register                    | 1/957  <1%
    --Logic Register as Latch | 0/864  0%
    --Logic Register as FF    | 0/864  0%
    --I/O Register as Latch   | 0/93  0%
    --I/O Register as FF      | 1/93  2%
  CLS                         | 5/576  <1%
  I/O Port                    | 24
  I/O Buf                     | 24
    --Input Buf               | 8
    --Output Buf              | 15
    --Inout Buf               | 1
  IOLOGIC                     | 0%
  BSRAM                       | 0%
  PLL                         | 0/1  0%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  User Flash                  | 0/1  0%
  CLKDIV                      | 0/4  0%
  DLLDLY                      | 0/4  0%
  DHCEN                       | 0/8  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 10/18(55%)  
  bank 1   | 14/23(60%)  
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 1/8(13%)
  LW            | 0/8(0%)
  GCLK_PIN      | 1/3(34%)
  PLL           | 0/1(0%)
  CLKDIV        | 0/4(0%)
  DLLDLY        | 0/4(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_d          | PRIMARY        |  RIGHT
  ===========================================


7. Pinout by Port Name

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name  | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | BankVccio 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk        |           | 47/0          | N          | in    | IOT10[A] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
addr[0]    |           | 40/0          | N          | in    | IOT16[A] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
addr[1]    |           | 39/0          | N          | in    | IOT16[B] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
addr[2]    |           | 38/0          | N          | in    | IOT17[A] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
addr[3]    |           | 41/0          | N          | in    | IOT15[B] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
cs         |           | 10/1          | N          | in    | IOR2[B]  | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
wr         |           | 11/1          | N          | in    | IOR3[A]  | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
oe         |           | 20/1          | N          | in    | IOR10[A] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8       
data[0]    |           | 34/1          | N          | io    | IOR3[B]  | LVCMOS18   | 8     | UP        | NA        | NONE       | OFF        | FAST      | 1.8       
data[1]    |           | 33/1          | N          | io    | IOR5[A]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[2]    |           | 32/1          | N          | io    | IOR5[B]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[3]    |           | 29/1          | N          | io    | IOR6[E]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[4]    |           | 16/1          | N          | io    | IOR6[F]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[5]    |           | 17/1          | N          | io    | IOR6[G]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[6]    |           | 18/1          | N          | io    | IOR6[H]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[7]    |           | 19/1          | N          | io    | IOR6[J]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[8]    |           | 8/0           | N          | io    | IOT10[B] | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[9]    |           | 44/0          | N          | io    | IOT13[A] | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[10]   |           | 9/1           | N          | io    | IOR2[A]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[11]   |           | 43/0          | N          | io    | IOT14[A] | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[12]   |           | 42/0          | N          | io    | IOT14[B] | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[13]   |           | 21/1          | N          | io    | IOR7[B]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[14]   |           | 23/1          | N          | io    | IOR8[B]  | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
data[15]   |           | 35/0          | N          | io    | IOT17[B] | LVCMOS18   | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8       
===================================================================================================================================================================




8. All Package Pins

---------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal    | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Bank Vccio
---------------------------------------------------------------------------------------------------------------------------------------
4/0      | -         | in    | IOT7[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
3/0      | -         | in    | IOT7[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
5/0      | -         | in    | IOT8[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
7/0      | -         | out   | IOT8[B]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
6/0      | -         | in    | IOT9[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
48/0     | -         | in    | IOT9[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
47/0     | clk       | in    | IOT10[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
8/0      | data[8]   | out   | IOT10[B] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
46/0     | -         | in    | IOT12[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
45/0     | -         | in    | IOT12[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
44/0     | data[9]   | out   | IOT13[A] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
43/0     | data[11]  | out   | IOT14[A] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
42/0     | data[12]  | out   | IOT14[B] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
41/0     | addr[3]   | in    | IOT15[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
40/0     | addr[0]   | in    | IOT16[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
39/0     | addr[1]   | in    | IOT16[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
38/0     | addr[2]   | in    | IOT17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
35/0     | data[15]  | out   | IOT17[B] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
---------------------------------------------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------
9/1      | data[10]  | out   | IOR2[A]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
10/1     | cs        | in    | IOR2[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
11/1     | wr        | in    | IOR3[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
34/1     | data[0]   | io    | IOR3[B]  | LVCMOS18 | 8     | UP        | NA        | NONE       | OFF        | FAST      | 1.8  
33/1     | data[1]   | out   | IOR5[A]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
32/1     | data[2]   | out   | IOR5[B]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
31/1     | -         | in    | IOR6[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
14/1     | -         | in    | IOR6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
30/1     | -         | in    | IOR6[C]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
15/1     | -         | in    | IOR6[D]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
29/1     | data[3]   | out   | IOR6[E]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
16/1     | data[4]   | out   | IOR6[F]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
17/1     | data[5]   | out   | IOR6[G]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
18/1     | data[6]   | out   | IOR6[H]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
28/1     | -         | in    | IOR6[I]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
19/1     | data[7]   | out   | IOR6[J]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
27/1     | -         | in    | IOR7[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
21/1     | data[13]  | out   | IOR7[B]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
24/1     | -         | in    | IOR8[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
23/1     | data[14]  | out   | IOR8[B]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | 1.8  
22/1     | -         | in    | IOR9[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
20/1     | oe        | in    | IOR10[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
13/1     | -         | in    | IOR10[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA        | 1.8  
---------------------------------------------------------------------------------------------------------------------------------------
=======================================================================================================================================


