;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 0, @50
	SUB @127, 106
	DJN 421, 0
	CMP 100, 6
	ADD @124, 100
	SUB @127, 106
	SPL 0, -5
	JMN -7, @-20
	JMP 100, 9
	SPL 0, -5
	CMP 12, @0
	MOV -7, <-20
	JMN -7, @-20
	MOV -7, <-20
	SUB 0, -5
	JMP -1, @-22
	JMP -1, @-22
	DJN -4, @-20
	JMP -7, @-20
	JMP <127, 106
	JMP -7, @-20
	SUB #207, <-120
	SLT 421, 0
	ADD -4, <-20
	ADD -4, <-20
	SUB @127, 106
	SUB 12, @201
	SUB 1, <1
	JMP -7, @-20
	SLT 210, 60
	ADD @0, @2
	SUB #207, <-520
	SUB #207, <-120
	SUB #207, <-120
	SUB #207, <-120
	MOV -7, <-20
	SUB 0, @54
	SUB 0, @54
	MOV -7, <-20
	SPL 0, <332
	SLT -1, @-26
	MOV -7, <-20
	SPL 0, <332
	MOV -7, <-20
	MOV -7, <-20
