# Radwa-AbdelRazk

Fresh graduate from EECE, Mansoura university, interested in Digital IC design with good experience in RTL design using Verilog.
