Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Nov 20 16:58:28 2015
| Host         : SDPC117 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file dbe_bpm_dsp_clock_utilization_placed.rpt
| Design       : dbe_bpm_dsp
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    6 |        32 |         0 |
| BUFH  |    0 |       120 |         0 |
| BUFIO |    0 |        40 |         0 |
| MMCM  |    0 |        10 |         0 |
| PLL   |    1 |        10 |         0 |
| BUFR  |    0 |        40 |         0 |
| BUFMR |    0 |        20 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------+------------------------------+--------------+-------+---------------+-----------+
|       |                                  |                              |   Num Loads  |       |               |           |
+-------+----------------------------------+------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                        | Net Name                     | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------+------------------------------+------+-------+-------+---------------+-----------+
|     1 | cmp_clk_gen/cmp_bufg_clk_gen     | cmp_clk_gen/sys_clk_bufg_o   |    1 |     1 |    no |         2.194 |     0.110 |
|     2 | cmp_sys_pll_inst/cmp_clkf_bufg   | cmp_sys_pll_inst/s_mmcm_fbin |    1 |     1 |    no |         2.195 |     0.110 |
|     3 | dbg_hub/inst/u_bufg_icon_update  | dbg_hub/inst/UPDATE          |    1 |     1 |    no |         1.970 |     0.116 |
|     4 | dbg_hub/inst/u_bufg_icon         | dbg_hub/inst/idrck           |  459 |   107 |    no |         2.022 |     0.168 |
|     5 | boot_clk_i_IBUF_BUFG_inst        | boot_clk_i_IBUF_BUFG         | 1573 |   471 |    no |         2.277 |     0.425 |
|     6 | cmp_sys_pll_inst/cmp_clkout0_buf | cmp_sys_pll_inst/clk0_o      | 1660 |   480 |    no |         2.354 |     0.487 |
+-------+----------------------------------+------------------------------+------+-------+-------+---------------+-----------+


+-------+------------------------------+-------------------------------+--------------+-------+---------------+-----------+
|       |                              |                               |   Num Loads  |       |               |           |
+-------+------------------------------+-------------------------------+------+-------+-------+---------------+-----------+
| Index | PLL Cell                     | Net Name                      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------+-------------------------------+------+-------+-------+---------------+-----------+
|     1 | cmp_sys_pll_inst/cmp_sys_pll | cmp_sys_pll_inst/s_clk0       |    1 |     1 |    no |         2.691 |     0.135 |
|     2 | cmp_sys_pll_inst/cmp_sys_pll | cmp_sys_pll_inst/s_mmcm_fbout |    1 |     1 |    no |         2.691 |     0.135 |
+-------+------------------------------+-------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 21600 |    0 |  3200 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 1455 | 20000 |  247 |  3200 |    0 |    40 |    7 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 33600 |    0 |  5600 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1834 | 32000 |  145 |  5600 |    0 |    80 |    1 |    40 |    0 |    80 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 28800 |    0 |  5600 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 28800 |    0 |  5600 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 20400 |    0 |  3000 |    0 |    50 |    0 |    25 |    0 |    60 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |    40 |    0 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |        Clock Net Name        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------+
| BUFG        |     ---     |   no  |         0 |        1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | cmp_clk_gen/sys_clk_bufg_o   |
| BUFG        |     ---     |   no  |         0 |        1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | cmp_sys_pll_inst/s_mmcm_fbin |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         3 |       0 |       0 |  152 |   135 |        0 | boot_clk_i_IBUF_BUFG         |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        11 |       0 |       0 | 1303 |   112 |        0 | cmp_sys_pll_inst/clk0_o      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |      Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | dbg_hub/inst/UPDATE     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 |  221 |    16 |        0 | cmp_sys_pll_inst/clk0_o |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  435 |    24 |        0 | dbg_hub/inst/idrck      |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 | 1177 |   105 |        0 | boot_clk_i_IBUF_BUFG    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells boot_clk_i_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells cmp_clk_gen/cmp_bufg_clk_gen]
set_property LOC BUFGCTRL_X0Y0 [get_cells cmp_sys_pll_inst/cmp_clkout0_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells cmp_sys_pll_inst/cmp_clkf_bufg]
set_property LOC BUFGCTRL_X0Y5 [get_cells dbg_hub/inst/u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y2 [get_cells dbg_hub/inst/u_bufg_icon]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y0 [get_cells cmp_sys_pll_inst/cmp_sys_pll]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y76 [get_ports boot_clk_i]
set_property LOC IOB_X1Y23 [get_ports sys_clk_n_i]
set_property LOC IOB_X1Y24 [get_ports sys_clk_p_i]

# Clock net "boot_clk_i_IBUF_BUFG" driven by instance "boot_clk_i_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_boot_clk_i_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_boot_clk_i_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="boot_clk_i_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_boot_clk_i_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "cmp_sys_pll_inst/clk0_o" driven by instance "cmp_sys_pll_inst/cmp_clkout0_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_cmp_sys_pll_inst/clk0_o
add_cells_to_pblock [get_pblocks  CLKAG_cmp_sys_pll_inst/clk0_o] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cmp_sys_pll_inst/clk0_o"}]]]
resize_pblock [get_pblocks CLKAG_cmp_sys_pll_inst/clk0_o] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "dbg_hub/inst/UPDATE" driven by instance "dbg_hub/inst/u_bufg_icon_update" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_dbg_hub/inst/UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/u_bufg_icon" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_dbg_hub/inst/idrck
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/idrck] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/idrck] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup
