//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.10 (64-bit)
//Created Time: Wed Sep 18 15:29:06 2024

`timescale 100 ps/100 ps
module DDS_II_Top(
	clk_i,
	rst_n_i,
	phase_valid_i,
	phase_inc_i,
	phase_off_i,
	phase_out_o,
	sine_o,
	data_valid_o
);
input clk_i;
input rst_n_i;
input phase_valid_i;
input [26:0] phase_inc_i;
input [26:0] phase_off_i;
output [26:0] phase_out_o;
output [11:0] sine_o;
output data_valid_o;
wire GND;
wire VCC;
wire clk_i;
wire data_valid_o;
wire [26:0] phase_inc_i;
wire [26:0] phase_off_i;
wire [26:0] phase_out_o;
wire phase_valid_i;
wire rst_n_i;
wire [11:0] sine_o;
wire \u_dds_compiler_core/w_phase_valid ;
wire \u_dds_compiler_core/n72_5 ;
wire \u_dds_compiler_core/w0_phase_valid ;
wire [26:0] \u_dds_compiler_core/w_chX_poff ;
wire [26:0] \u_dds_compiler_core/w_chX_pinc ;
wire [0:0] \u_dds_compiler_core/w_chX_resync ;
wire [26:0] \u_dds_compiler_core/w0_phase_out ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n64_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n65_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n66_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n67_6 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n67_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1130_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1129_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1128_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1127_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1123_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1121_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1116_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1115_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1114_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1112_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1110_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1109_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1108_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1107_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1106_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n1105_7 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ;
wire \u_dds_compiler_core/u_dds_pha_cfg/n551_7 ;
wire [3:0] \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt ;
wire \u_dds_compiler_core/u_dds_pha_gen/n51_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n80_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n81_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n82_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n83_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n84_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n85_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n86_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n87_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n88_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n89_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n90_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n91_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n92_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n93_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n94_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n95_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n96_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n97_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n98_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n99_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n100_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n101_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n102_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n103_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n104_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n105_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n106_3 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n9_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n8_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n7_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n51_5 ;
wire \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n59_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n59_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n57_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n57_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n56_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n56_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n55_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n55_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n54_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n54_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n53_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n53_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n216_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n216_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n215_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n215_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n214_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n214_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n213_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n213_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n212_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n212_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n211_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n211_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n210_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n210_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n209_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n209_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n208_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n208_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n207_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n207_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n206_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n206_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n205_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n205_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n204_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n204_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n203_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n203_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n202_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n202_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n201_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n201_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n200_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n200_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n199_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n199_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n198_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n198_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n197_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n197_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n196_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n196_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n195_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n195_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n194_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n194_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n193_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n193_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n192_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n192_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n191_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n191_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n190_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n190_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n10_6 ;
wire [3:0] \u_dds_compiler_core/u_dds_pha_gen/local_cnt ;
wire [26:0] \u_dds_compiler_core/u_dds_pha_gen/accu_reg ;
wire [26:0] \u_dds_compiler_core/u_dds_pha_gen/accu_off ;
wire [26:0] \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] ;
wire \u_dds_compiler_core/u_dds_lut_table/n561_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n562_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n563_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n564_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n565_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n566_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n567_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n568_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_15 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n505_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n561_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n563_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n565_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_16 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_17 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_18 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_19 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n505_22 ;
wire \u_dds_compiler_core/u_dds_lut_table/n505_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_20 ;
wire \u_dds_compiler_core/u_dds_lut_table/n494_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_40 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_41 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n495_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n496_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n497_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n498_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n499_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n500_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n501_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n502_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n503_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n504_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n569_5 ;
wire [8:0] \u_dds_compiler_core/u_dds_lut_table/lut_addr ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/r1_addr ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] ;
wire [7:0] \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] ;
wire [26:0] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] ;
wire [26:15] \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[0] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[1] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[2] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[3] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[4] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[5] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[6] ;
wire [11:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/rom_douta ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/rom_doutb ;
wire [31:21] \u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/n64_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n64_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n64_s2 .INIT=16'h7F80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n65_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n65_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n65_s2 .INIT=8'h78;
LUT2 \u_dds_compiler_core/u_dds_pha_cfg/n66_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n66_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n66_s2 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_pha_cfg/n67_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n67_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n67_s2 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/n67_s3  (
	.I0(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n67_s3 .INIT=16'h0001;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1130_s2  (
	.I0(phase_inc_i[1]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1130_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1130_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1129_s2  (
	.I0(phase_inc_i[2]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1129_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1129_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1128_s2  (
	.I0(phase_inc_i[3]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1128_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1128_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1127_s2  (
	.I0(phase_inc_i[4]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1127_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1127_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1123_s2  (
	.I0(phase_inc_i[8]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1123_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1123_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1121_s2  (
	.I0(phase_inc_i[10]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1121_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1121_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1116_s2  (
	.I0(phase_inc_i[15]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1116_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1116_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1115_s2  (
	.I0(phase_inc_i[16]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1115_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1115_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1114_s2  (
	.I0(phase_inc_i[17]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1114_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1114_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1112_s2  (
	.I0(phase_inc_i[19]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1112_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1112_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1110_s2  (
	.I0(phase_inc_i[21]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1110_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1110_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1109_s2  (
	.I0(phase_inc_i[22]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1109_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1109_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1108_s2  (
	.I0(phase_inc_i[23]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1108_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1108_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1107_s2  (
	.I0(phase_inc_i[24]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1107_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1107_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1106_s2  (
	.I0(phase_inc_i[25]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1106_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1106_s2 .INIT=8'h80;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n1105_s2  (
	.I0(phase_inc_i[26]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n1105_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n1105_s2 .INIT=8'h80;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s5  (
	.I0(phase_inc_i[20]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s5  (
	.I0(phase_inc_i[18]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s5  (
	.I0(phase_inc_i[14]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s5  (
	.I0(phase_inc_i[13]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s5  (
	.I0(phase_inc_i[12]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s5  (
	.I0(phase_inc_i[11]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s5  (
	.I0(phase_inc_i[9]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s5  (
	.I0(phase_inc_i[7]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s5  (
	.I0(phase_inc_i[6]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s5  (
	.I0(phase_inc_i[5]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s5 .INIT=16'h80FF;
LUT4 \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s5  (
	.I0(phase_inc_i[0]),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.I3(rst_n_i),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s5 .INIT=16'h80FF;
LUT3 \u_dds_compiler_core/u_dds_pha_cfg/n551_s3  (
	.I0(rst_n_i),
	.I1(phase_valid_i),
	.I2(\u_dds_compiler_core/u_dds_pha_cfg/n67_7 ),
	.F(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/n551_s3 .INIT=8'h7F;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n64_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n65_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n66_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n67_6 ),
	.CLK(clk_i),
	.CE(phase_valid_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_0_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0  (
	.D(phase_off_i[26]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0  (
	.D(phase_off_i[25]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0  (
	.D(phase_off_i[24]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0  (
	.D(phase_off_i[23]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0  (
	.D(phase_off_i[22]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0  (
	.D(phase_off_i[21]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0  (
	.D(phase_off_i[20]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0  (
	.D(phase_off_i[19]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0  (
	.D(phase_off_i[18]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0  (
	.D(phase_off_i[17]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0  (
	.D(phase_off_i[16]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0  (
	.D(phase_off_i[15]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0  (
	.D(phase_off_i[14]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0  (
	.D(phase_off_i[13]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0  (
	.D(phase_off_i[12]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0  (
	.D(phase_off_i[11]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0  (
	.D(phase_off_i[10]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0  (
	.D(phase_off_i[9]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0  (
	.D(phase_off_i[8]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0  (
	.D(phase_off_i[7]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0  (
	.D(phase_off_i[6]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0  (
	.D(phase_off_i[5]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0  (
	.D(phase_off_i[4]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0  (
	.D(phase_off_i[3]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0  (
	.D(phase_off_i[2]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0  (
	.D(phase_off_i[1]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0  (
	.D(phase_off_i[0]),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/u_dds_pha_cfg/n551_7 ),
	.Q(\u_dds_compiler_core/w_chX_poff [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1105_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1106_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1107_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1108_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1109_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1110_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1112_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1114_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1115_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1116_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1121_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1123_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1127_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1128_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1129_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/n1130_7 ),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_chX_pinc [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/r_chX_resync_0_s0  (
	.D(\u_dds_compiler_core/w_chX_resync [0]),
	.CLK(clk_i),
	.RESET(rst_n_i),
	.Q(\u_dds_compiler_core/w_chX_resync [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_resync_0_s0 .INIT=1'b0;
DFFR \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0  (
	.D(phase_valid_i),
	.CLK(clk_i),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/w_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s1 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s1  (
	.D(\u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_9 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w_chX_pinc [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s1 .INIT=1'b0;
INV \u_dds_compiler_core/u_dds_pha_cfg/n72_s2  (
	.I(rst_n_i),
	.O(\u_dds_compiler_core/n72_5 )
);
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n51_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/n51_5 ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n51_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n51_s0 .INIT=4'h4;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n80_s0  (
	.I0(\u_dds_compiler_core/w_chX_pinc [26]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/n53_1 ),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n80_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n80_s0 .INIT=8'hAC;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n81_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n54_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [25]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n81_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n81_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n82_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n55_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [24]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n82_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n82_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n83_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n56_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [23]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n83_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n83_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n84_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n57_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [22]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n84_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n84_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n85_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n58_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [21]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n85_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n85_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n86_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n59_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [20]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n86_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n86_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n87_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n60_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [19]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n87_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n87_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n88_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n61_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [18]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n88_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n88_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n89_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n62_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [17]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n89_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n89_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n90_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n63_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [16]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n90_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n90_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n91_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n64_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [15]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n91_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n91_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n92_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n65_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [14]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n92_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n92_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n93_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n66_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [13]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n93_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n93_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n94_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n67_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [12]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n94_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n94_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n95_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n68_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [11]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n95_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n95_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n96_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n69_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [10]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n96_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n96_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n97_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n70_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [9]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n97_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n97_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n98_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n71_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [8]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n98_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n98_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n99_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n72_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [7]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n99_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n99_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n100_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n73_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [6]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n100_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n100_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n101_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n74_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [5]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n101_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n101_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n102_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n75_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [4]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n102_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n102_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n103_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n76_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [3]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n103_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n103_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n104_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n77_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [2]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n104_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n104_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n105_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n78_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [1]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n105_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n105_s0 .INIT=8'hCA;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n106_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/n79_1 ),
	.I1(\u_dds_compiler_core/w_chX_pinc [0]),
	.I2(\u_dds_compiler_core/w_chX_resync [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n106_3 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n106_s0 .INIT=8'hCA;
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n9_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n9_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n9_s0 .INIT=4'h6;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n8_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n8_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n8_s0 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n7_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n7_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n7_s0 .INIT=16'h7F80;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n51_s1  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.I3(\u_dds_compiler_core/w_phase_valid ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n51_5 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n51_s1 .INIT=16'h0100;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n8_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n9_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n10_6 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n80_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n81_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n82_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n83_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n84_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n85_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n86_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n87_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n88_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n89_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n90_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n91_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n92_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n93_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n94_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n95_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n96_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n97_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n98_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n99_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n100_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n101_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n102_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n103_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n104_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n105_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n106_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.RESET(\u_dds_compiler_core/n72_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n190_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n191_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n192_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n193_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n194_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n195_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n196_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n197_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n198_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n199_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n200_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n201_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n202_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n203_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n204_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n205_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n206_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n207_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n208_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n209_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n210_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n211_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n212_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n213_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n214_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n215_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n216_1 ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_out [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/w0_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n7_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n51_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0 .INIT=1'b0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n79_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/w_chX_pinc [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n79_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n79_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n78_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/w_chX_pinc [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n78_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n78_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n77_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/w_chX_pinc [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n77_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n77_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n76_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/w_chX_pinc [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n76_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n76_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n75_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/w_chX_pinc [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n75_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n75_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n74_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/w_chX_pinc [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n74_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n74_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n73_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/w_chX_pinc [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n73_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n73_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n72_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/w_chX_pinc [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n72_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n72_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n71_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/w_chX_pinc [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n71_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n71_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n70_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/w_chX_pinc [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n70_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n70_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n69_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/w_chX_pinc [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n69_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n69_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n68_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/w_chX_pinc [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n68_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n68_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n67_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/w_chX_pinc [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n67_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n67_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n66_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/w_chX_pinc [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n66_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n66_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n65_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/w_chX_pinc [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n65_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n65_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n64_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/w_chX_pinc [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n64_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n64_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n63_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/w_chX_pinc [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n63_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n63_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n62_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/w_chX_pinc [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n62_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n62_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n61_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/w_chX_pinc [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n61_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n61_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n60_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/w_chX_pinc [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n60_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n60_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n60_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n59_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/w_chX_pinc [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n60_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n59_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n59_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n59_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n58_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/w_chX_pinc [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n59_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n58_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n58_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n58_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n57_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/w_chX_pinc [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n58_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n57_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n57_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n57_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n56_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/w_chX_pinc [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n57_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n56_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n56_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n56_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n55_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/w_chX_pinc [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n56_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n55_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n55_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n55_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n54_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/w_chX_pinc [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n55_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n54_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n54_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n54_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n53_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/w_chX_pinc [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n54_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n53_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n53_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n53_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n216_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n216_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n216_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n216_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n215_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n216_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n215_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n215_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n215_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n214_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n215_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n214_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n214_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n214_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n213_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n214_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n213_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n213_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n213_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n212_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n213_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n212_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n212_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n212_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n211_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n212_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n211_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n211_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n211_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n210_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n211_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n210_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n210_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n210_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n209_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n210_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n209_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n209_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n209_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n208_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n209_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n208_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n208_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n208_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n207_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n208_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n207_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n207_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n207_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n206_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n207_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n206_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n206_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n206_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n205_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n206_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n205_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n205_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n205_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n204_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n205_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n204_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n204_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n204_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n203_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n204_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n203_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n203_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n203_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n202_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n203_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n202_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n202_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n202_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n201_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n202_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n201_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n201_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n201_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n200_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n201_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n200_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n200_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n200_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n199_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n200_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n199_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n199_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n199_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n198_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n199_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n198_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n198_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n198_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n197_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n198_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n197_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n197_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n197_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n196_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n197_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n196_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n196_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n196_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n195_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n196_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n195_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n195_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n195_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n194_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n195_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n194_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n194_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n194_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n193_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n194_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n193_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n193_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n193_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n192_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n193_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n192_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n192_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n192_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n191_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n192_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n191_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n191_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n191_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n190_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n191_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n190_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n190_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n190_s .ALU_MODE=0;
LUT1 \u_dds_compiler_core/u_dds_pha_gen/n10_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n10_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n10_s2 .INIT=2'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n561_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [24]),
	.I1(\u_dds_compiler_core/w0_phase_out [22]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n561_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [23]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n561_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n561_s0 .INIT=16'h4FB0;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n562_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [22]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n561_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n562_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n562_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n563_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [24]),
	.I1(\u_dds_compiler_core/w0_phase_out [20]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n563_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [21]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n563_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n563_s0 .INIT=16'h4FB0;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n564_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [20]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n563_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n564_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n564_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n565_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [24]),
	.I1(\u_dds_compiler_core/w0_phase_out [18]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n565_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [19]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n565_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n565_s0 .INIT=16'hF40B;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n566_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [18]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n565_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n566_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n566_s0 .INIT=4'h9;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n567_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [16]),
	.I1(\u_dds_compiler_core/w0_phase_out [15]),
	.I2(\u_dds_compiler_core/w0_phase_out [24]),
	.I3(\u_dds_compiler_core/w0_phase_out [17]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n567_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n567_s0 .INIT=16'h0EF1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n568_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [24]),
	.I1(\u_dds_compiler_core/w0_phase_out [15]),
	.I2(\u_dds_compiler_core/w0_phase_out [16]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n568_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n568_s0 .INIT=8'h4B;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n494_s10  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n494_16 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n494_17 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n494_18 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n494_19 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_15 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s10 .INIT=16'h00EF;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s32 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s33  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s33 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s34  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s34 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s35  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s35 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s28 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s29 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n496_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s30 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n496_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s31 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n497_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n497_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n497_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n497_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n497_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n497_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n497_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n497_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n497_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n497_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n497_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n497_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n497_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n497_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n497_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n497_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n498_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s28 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n498_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s29 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n498_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n498_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s30 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n498_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n498_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s31 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n499_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n499_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n499_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n499_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n499_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n499_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n499_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n499_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n499_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n499_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n499_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n499_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n499_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n499_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n499_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n499_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n500_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n500_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n500_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n500_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n500_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n500_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n500_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n500_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n500_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n500_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n500_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n500_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n500_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n500_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n500_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n500_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n501_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n501_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n501_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n501_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n501_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n501_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n501_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n501_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n501_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n501_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n501_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n501_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n501_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n501_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n501_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n501_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n502_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n502_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n502_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n502_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n502_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n502_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n502_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n502_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n502_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n502_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n502_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n502_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n502_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n502_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n502_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n502_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n503_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n503_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n503_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n503_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n503_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n503_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n503_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n503_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n503_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n503_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n503_s28 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n503_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n503_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n503_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n503_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n503_s29 .INIT=16'h0F11;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n504_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n504_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n504_s26 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n504_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n504_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n504_s27 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n504_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n504_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n504_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n504_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n504_s28 .INIT=16'hF044;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n504_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n504_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n504_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n504_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n504_s29 .INIT=16'hF0EE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n505_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n505_22 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n505_23 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n505_21 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n505_s15 .INIT=16'h0C0A;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n561_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [21]),
	.I1(\u_dds_compiler_core/w0_phase_out [20]),
	.I2(\u_dds_compiler_core/w0_phase_out [24]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n563_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n561_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n561_s1 .INIT=16'hF100;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n563_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [19]),
	.I1(\u_dds_compiler_core/w0_phase_out [18]),
	.I2(\u_dds_compiler_core/w0_phase_out [24]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n565_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n563_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n563_s1 .INIT=16'h00F1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n565_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [17]),
	.I1(\u_dds_compiler_core/w0_phase_out [16]),
	.I2(\u_dds_compiler_core/w0_phase_out [15]),
	.I3(\u_dds_compiler_core/w0_phase_out [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n565_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n565_s1 .INIT=16'h00FE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n494_s11  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n494_20 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n505_23 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_16 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s11 .INIT=16'h40B0;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n494_s12  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n505_22 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n494_21 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n505_23 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_17 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s12 .INIT=16'h0041;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n494_s13  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_34 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_18 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s13 .INIT=16'hBF00;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n494_s14  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n505_22 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_19 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s14 .INIT=8'h0B;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n495_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [15]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s22 .INIT=8'h40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_41 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s23 .INIT=16'h7F80;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n495_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n494_20 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s24 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_40 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s22 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n496_37 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s23 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n497_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n497_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n497_s22 .INIT=8'h78;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n497_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n497_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n497_s23 .INIT=8'h78;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n498_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s22 .INIT=8'h78;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n498_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s23 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n499_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n499_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n499_s22 .INIT=16'hEF10;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n499_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n499_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n499_s23 .INIT=16'hEF10;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n500_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n500_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n500_s22 .INIT=8'hB4;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n500_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n500_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n500_s23 .INIT=8'hB4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n501_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n501_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n501_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n501_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n501_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n501_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n502_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n502_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n502_s22 .INIT=16'hFE01;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n502_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n502_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n502_s23 .INIT=16'hFE01;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n503_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n503_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n503_s22 .INIT=8'hE1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n503_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n503_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n503_s23 .INIT=8'hE1;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n504_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n504_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n504_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n504_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n504_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n504_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n505_s16  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [15]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_37 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n495_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n505_22 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n505_s16 .INIT=16'h1000;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n505_s17  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n505_23 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n505_s17 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n494_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n496_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n496_37 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_20 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s15 .INIT=16'h1000;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n494_s16  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n495_40 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n495_41 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n494_21 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n494_s16 .INIT=16'h4000;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [17]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [18]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [19]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [20]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s25 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [16]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [21]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s26 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s27 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n495_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_40 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s28 .INIT=16'h0001;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n495_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n495_41 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n495_s29 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s24 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n496_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n496_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n496_s25 .INIT=16'h0001;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n498_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s24 .INIT=8'h01;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n498_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n498_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n498_s25 .INIT=8'h01;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n494_15 ),
	.CLK(clk_i),
	.Q(sine_o[11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n495_21 ),
	.CLK(clk_i),
	.Q(sine_o[10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n496_21 ),
	.CLK(clk_i),
	.Q(sine_o[9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n497_21 ),
	.CLK(clk_i),
	.Q(sine_o[8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n498_21 ),
	.CLK(clk_i),
	.Q(sine_o[7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n499_21 ),
	.CLK(clk_i),
	.Q(sine_o[6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n500_21 ),
	.CLK(clk_i),
	.Q(sine_o[5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n501_21 ),
	.CLK(clk_i),
	.Q(sine_o[4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n502_21 ),
	.CLK(clk_i),
	.Q(sine_o[3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n503_21 ),
	.CLK(clk_i),
	.Q(sine_o[2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n504_21 ),
	.CLK(clk_i),
	.Q(sine_o[1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n505_21 ),
	.CLK(clk_i),
	.Q(sine_o[0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n561_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n562_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n563_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n564_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n565_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n566_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n567_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n568_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n569_5 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [26]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [25]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [24]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [23]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [22]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [21]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [20]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [19]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [18]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [17]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [16]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [15]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [14]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_13_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [13]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_13_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_12_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [12]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_12_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_11_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [11]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_11_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_10_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [10]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_10_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_9_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [9]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_9_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_8_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [8]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_8_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_7_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [7]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_7_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_6_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [6]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_6_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_5_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [5]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_5_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_4_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [4]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_4_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_3_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [3]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_3_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_2_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [2]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_2_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_1_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [1]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_1_s0 .INIT=1'b0;
DFFE \u_dds_compiler_core/u_dds_lut_table/r1_addr_0_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [0]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w0_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [14]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [13]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [12]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [26]),
	.CLK(clk_i),
	.Q(phase_out_o[26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [25]),
	.CLK(clk_i),
	.Q(phase_out_o[25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [24]),
	.CLK(clk_i),
	.Q(phase_out_o[24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [23]),
	.CLK(clk_i),
	.Q(phase_out_o[23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [22]),
	.CLK(clk_i),
	.Q(phase_out_o[22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [21]),
	.CLK(clk_i),
	.Q(phase_out_o[21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [20]),
	.CLK(clk_i),
	.Q(phase_out_o[20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [19]),
	.CLK(clk_i),
	.Q(phase_out_o[19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [18]),
	.CLK(clk_i),
	.Q(phase_out_o[18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [17]),
	.CLK(clk_i),
	.Q(phase_out_o[17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [16]),
	.CLK(clk_i),
	.Q(phase_out_o[16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [15]),
	.CLK(clk_i),
	.Q(phase_out_o[15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [14]),
	.CLK(clk_i),
	.Q(phase_out_o[14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_14_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [13]),
	.CLK(clk_i),
	.Q(phase_out_o[13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_13_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [12]),
	.CLK(clk_i),
	.Q(phase_out_o[12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_12_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [11]),
	.CLK(clk_i),
	.Q(phase_out_o[11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [10]),
	.CLK(clk_i),
	.Q(phase_out_o[10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [9]),
	.CLK(clk_i),
	.Q(phase_out_o[9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [8]),
	.CLK(clk_i),
	.Q(phase_out_o[8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [7]),
	.CLK(clk_i),
	.Q(phase_out_o[7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [6]),
	.CLK(clk_i),
	.Q(phase_out_o[6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [5]),
	.CLK(clk_i),
	.Q(phase_out_o[5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [4]),
	.CLK(clk_i),
	.Q(phase_out_o[4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [3]),
	.CLK(clk_i),
	.Q(phase_out_o[3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [2]),
	.CLK(clk_i),
	.Q(phase_out_o[2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [1]),
	.CLK(clk_i),
	.Q(phase_out_o[1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[7] [0]),
	.CLK(clk_i),
	.Q(phase_out_o[0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[8]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [7]),
	.CLK(clk_i),
	.Q(data_valid_o)
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [26]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [25]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [24]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [23]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [22]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [21]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_21_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [20]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_20_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [19]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_19_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [18]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_18_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [17]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [16]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_16_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [15]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_15_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_11_s0  (
	.D(GND),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [11]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_11_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [10]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_10_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [9]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_9_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [8]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_8_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [7]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_7_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [6]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_6_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [5]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_5_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [4]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_4_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [3]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [2]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_2_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [1]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_1_s0 .INIT=1'b0;
DFF \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [0]),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0 .INIT=1'b0;
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n495_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n495_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n495_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n495_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n495_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n495_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n495_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n495_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n496_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n496_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n496_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n496_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n496_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n496_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n496_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n496_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n496_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n496_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n497_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n497_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n497_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n497_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n497_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n497_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n497_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n497_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n497_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n497_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n497_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n497_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n498_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n498_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n498_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n498_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n498_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n498_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n498_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n498_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n498_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n498_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n499_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n499_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n499_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n499_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n499_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n499_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n499_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n499_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n499_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n499_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n499_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n499_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n500_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n500_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n500_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n500_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n500_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n500_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n500_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n500_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n500_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n500_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n500_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n500_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n501_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n501_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n501_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n501_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n501_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n501_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n501_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n501_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n501_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n501_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n501_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n501_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n502_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n502_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n502_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n502_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n502_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n502_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n502_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n502_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n502_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n502_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n502_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n502_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n503_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n503_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n503_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n503_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n503_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n503_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n503_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n503_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n503_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n503_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n503_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n503_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n504_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n504_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n504_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n504_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n504_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n504_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n504_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n504_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n504_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n504_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n504_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n504_25 )
);
LUT1 \u_dds_compiler_core/u_dds_lut_table/n569_s2  (
	.I0(\u_dds_compiler_core/w0_phase_out [15]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n569_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n569_s2 .INIT=2'h1;
DFF \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_10_s0  (
	.D(VCC),
	.CLK(clk_i),
	.Q(\u_dds_compiler_core/u_dds_lut_table/rom_douta [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_10_s0 .INIT=1'b0;
pROM \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s  (
	.CLK(clk_i),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.AD({\u_dds_compiler_core/u_dds_lut_table/lut_addr [8:0], GND, VCC, VCC, VCC, VCC}),
	.DO({\u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO [31:21], \u_dds_compiler_core/u_dds_lut_table/rom_doutb [10:0], \u_dds_compiler_core/u_dds_lut_table/rom_douta [9:0]})
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_00=256'h000067FE00005BFE00004FFE000043FE000037FE000027FE00001BFE00000FFE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_01=256'h0000CBFD0000BFFD0000B3FE0000A7FE00009BFE00008FFE00007FFE000073FE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_02=256'h00012FFD000123FD000117FD00010BFD0000FFFD0000F3FD0000E3FD0000D7FD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_03=256'h000193FC000187FC00017BFC00016FFC000163FC000157FC00014BFC00013BFC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_04=256'h0001F7FA0001EBFA0001DFFB0001D3FB0001C7FB0001BBFB0001AFFB0001A3FB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_05=256'h00025FF800024FF9000243F9000237F900022BF900021FFA000213FA000207FA;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_06=256'h0002C3F60002B3F70002A7F700029BF700028FF7000283F8000277F800026BF8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_07=256'h000327F4000317F400030BF50002FFF50002F3F50002E7F60002DBF60002CFF6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_08=256'h00038BF200037BF200036FF2000363F3000357F300034BF300033FF4000333F4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_09=256'h0003EBEF0003DFEF0003D3EF0003C7F00003BBF00003AFF00003A3F1000397F1;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0A=256'h00044FEB000443EC000437EC00042BED00041FED000413ED000407EE0003FBEE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0B=256'h0004B3E80004A7E800049BE900048FE9000483EA000477EA00046BEB00045BEB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0C=256'h000517E400050BE50004FFE50004F3E50004E7E60004DBE60004CBE70004BFE7;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0D=256'h00057BE000056FE0000563E1000557E1000547E200053BE300052FE3000523E4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0E=256'h0005DBDB0005CFDC0005C3DD0005B7DD0005ABDE00059FDE000593DF000587DF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0F=256'h00063FD7000633D7000627D800061BD900060FD9000603DA0005F7DA0005EBDB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_10=256'h0006A3D2000697D200068BD300067FD400066FD4000663D5000657D500064BD6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_11=256'h000703CC0006F7CD0006EBCE0006DFCE0006D3CF0006C7D00006BBD00006AFD1;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_12=256'h000767C700075BC700074FC8000743C9000737C9000727CA00071BCB00070FCC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_13=256'h0007C7C10007BBC10007AFC20007A3C3000797C400078BC400077FC5000773C6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_14=256'h000827BA00081BBB00080FBC000803BD0007F7BE0007EBBE0007DFBF0007D3C0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_15=256'h00088BB400087FB5000873B6000867B600085BB700084FB8000843B9000833BA;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_16=256'h0008EBAD0008DFAE0008D3AF0008C7B00008BBB10008AFB10008A3B2000897B3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_17=256'h00094BA600093FA7000933A8000927A900091BAA00090FAA000903AB0008F7AC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_18=256'h0009AB9E00099F9F000993A0000987A100097BA200096FA3000963A4000957A5;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_19=256'h000A0B970009FF980009F3990009E79A0009DB9B0009CF9C0009C39D0009B79E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1A=256'h000A6B8F000A5F90000A5391000A4792000A3B93000A2F94000A2395000A1796;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1B=256'h000AC786000ABB87000AAF89000AA38A000A978B000A8B8C000A838D000A778E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1C=256'h000B277E000B1B7F000B0F80000B0381000AF782000AEB83000ADF84000AD385;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1D=256'h000B8375000B7776000B6B77000B6378000B5779000B4B7A000B3F7C000B337D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1E=256'h000BE36C000BD76D000BCB6E000BBF6F000BB370000BA771000B9B73000B8F74;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1F=256'h000C3F62000C3363000C2765000C1B66000C0F67000C0368000BFB69000BEF6B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_20=256'h000C9B59000C8F5A000C835B000C775C000C6F5D000C635F000C5760000C4B61;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_21=256'h000CF74E000CEB50000CDF51000CD752000CCB54000CBF55000CB356000CA757;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_22=256'h000D5344000D4745000D3B47000D2F48000D2749000D1B4B000D0F4C000D034D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_23=256'h000DAF3A000DA33B000D973C000D8B3E000D7F3F000D7740000D6B42000D5F43;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_24=256'h000E072F000DFF30000DF331000DE733000DDB34000DCF36000DC337000DBB38;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_25=256'h000E6324000E5725000E4B26000E3F28000E3729000E2B2B000E1F2C000E132D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_26=256'h000EBB18000EAF1A000EA71B000E9B1C000E8F1E000E831F000E7B21000E6F22;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_27=256'h000F130C000F0B0E000EFF0F000EF311000EE712000EDF14000ED315000EC717;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_28=256'h000F6F00000F6302000F5703000F4B05000F4306000F3708000F2B09000F1F0B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_29=256'h000FC2F4000FBAF6000FAEF7000FA2F9000F9AFA000F8EFC000F82FD000F76FF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2A=256'h00101AE8001012E9001006EB000FFAEC000FEEEE000FE6F0000FDAF1000FCEF3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2B=256'h001072DB001066DD00105ADE001052E0001046E100103AE3001032E5001026E6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2C=256'h0010C6CE0010BED00010B2D10010A6D300109ED4001092D6001086D800107ED9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2D=256'h00111EC1001112C2001106C40010FEC60010F2C70010E6C90010DECB0010D2CC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2E=256'h001172B3001166B500115AB6001152B8001146BA00113EBC001132BD001126BF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2F=256'h0011C6A50011BAA70011AEA90011A6AA00119AAC001192AE001186B000117AB1;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_30=256'h0012169700120E990012029B0011FA9C0011EE9E0011E6A00011DAA20011CEA3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_31=256'h00126A890012628B0012568C00124A8E001242900012369200122E9400122295;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_32=256'h0012BE7A0012B27C0012A67E00129E800012928200128A8300127E8500127687;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_33=256'h00130E6B0013026D0012FA6F0012EE710012E6730012DA750012D2770012C678;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_34=256'h00135E5C0013525E00134A6000133E620013366400132A660013226800131669;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_35=256'h0013AE4D0013A24F00139A5100138E530013865500137A57001372580013665A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_36=256'h0013FA3D0013F23F0013EA410013DE430013D6450013CA470013C2490013B64B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_37=256'h00144A2E001442300014363200142E340014223600141A3700140E390014063B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_38=256'h0014961E00148E200014822200147A24001472260014662800145E2A0014522C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_39=256'h0014E20D0014DA0F0014D2110014C6130014BE150014B2170014AA190014A21C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3A=256'h00152DFD001525FF00151E010015120300150A05001502070014F6090014EE0B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3B=256'h001579EC001571EE001565F000155DF2001555F4001549F6001541F9001539FB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3C=256'h0015C5DB0015B9DD0015B1DF0015A9E100159DE4001595E600158DE8001581EA;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3D=256'h00160DCA001605CC0015F9CE0015F1D00015E9D20015DDD50015D5D70015CDD9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3E=256'h001655B800164DBB001641BD001639BF001631C1001629C300161DC5001615C8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3F=256'h00169DA7001695A9001689AB001681AD001679B0001671B2001665B400165DB6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .READ_MODE=1'b0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .BIT_WIDTH=32;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .RESET_MODE="SYNC";
endmodule
