// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1_fadd_32ns_kbM.h"
#include "conv_1_fmul_32ns_lbW.h"
#include "conv_1_fcmp_32ns_mb6.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_weieOg.h"
#include "conv_1_conv_1_weifYi.h"
#include "conv_1_conv_1_weig8j.h"
#include "conv_1_conv_1_weihbi.h"
#include "conv_1_conv_1_weiibs.h"
#include "conv_1_conv_1_weijbC.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > conv_input_address0;
    sc_out< sc_logic > conv_input_ce0;
    sc_in< sc_lv<32> > conv_input_q0;
    sc_out< sc_lv<10> > conv_input_address1;
    sc_out< sc_logic > conv_input_ce1;
    sc_in< sc_lv<32> > conv_input_q1;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_1_conv_1_weibkb* conv_1_weights_0_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_0_1_0_U;
    conv_1_conv_1_weidEe* conv_1_weights_0_2_0_U;
    conv_1_conv_1_weieOg* conv_1_weights_1_0_0_U;
    conv_1_conv_1_weifYi* conv_1_weights_1_1_0_U;
    conv_1_conv_1_weig8j* conv_1_weights_1_2_0_U;
    conv_1_conv_1_weihbi* conv_1_weights_2_0_0_U;
    conv_1_conv_1_weiibs* conv_1_weights_2_1_0_U;
    conv_1_conv_1_weijbC* conv_1_weights_2_2_0_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    conv_1_fadd_32ns_kbM<1,2,32,32,32>* conv_1_fadd_32ns_kbM_U1;
    conv_1_fadd_32ns_kbM<1,2,32,32,32>* conv_1_fadd_32ns_kbM_U2;
    conv_1_fmul_32ns_lbW<1,2,32,32,32>* conv_1_fmul_32ns_lbW_U3;
    conv_1_fmul_32ns_lbW<1,2,32,32,32>* conv_1_fmul_32ns_lbW_U4;
    conv_1_fcmp_32ns_mb6<1,1,32,32,1>* conv_1_fcmp_32ns_mb6_U5;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_1_weights_0_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<6> > f_0_reg_347;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln14_reg_860;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state22_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state23_pp0_stage4_iter3;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_367_p2;
    sc_signal< sc_lv<32> > reg_396;
    sc_signal< sc_lv<32> > grp_fu_358_p2;
    sc_signal< sc_lv<32> > reg_402;
    sc_signal< sc_lv<32> > reg_407;
    sc_signal< sc_lv<1> > icmp_ln14_reg_860_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_363_p2;
    sc_signal< sc_lv<32> > reg_412;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln14_reg_860_pp0_iter2_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > reg_417;
    sc_signal< sc_lv<1> > icmp_ln14_reg_860_pp0_iter3_reg;
    sc_signal< sc_lv<10> > add_ln8_fu_422_p2;
    sc_signal< sc_lv<10> > add_ln8_reg_767;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > r_fu_434_p2;
    sc_signal< sc_lv<5> > r_reg_775;
    sc_signal< sc_lv<11> > sub_ln26_fu_464_p2;
    sc_signal< sc_lv<11> > sub_ln26_reg_780;
    sc_signal< sc_lv<1> > icmp_ln8_fu_428_p2;
    sc_signal< sc_lv<11> > sub_ln26_1_fu_494_p2;
    sc_signal< sc_lv<11> > sub_ln26_1_reg_787;
    sc_signal< sc_lv<11> > sub_ln26_2_fu_530_p2;
    sc_signal< sc_lv<11> > sub_ln26_2_reg_794;
    sc_signal< sc_lv<1> > icmp_ln11_fu_536_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > c_fu_542_p2;
    sc_signal< sc_lv<5> > c_reg_805;
    sc_signal< sc_lv<10> > conv_input_addr_reg_810;
    sc_signal< sc_lv<10> > conv_input_addr_3_reg_815;
    sc_signal< sc_lv<10> > conv_input_addr_6_reg_820;
    sc_signal< sc_lv<16> > zext_ln26_9_fu_600_p1;
    sc_signal< sc_lv<16> > zext_ln26_9_reg_825;
    sc_signal< sc_lv<10> > conv_input_addr_1_reg_830;
    sc_signal< sc_lv<10> > conv_input_addr_4_reg_835;
    sc_signal< sc_lv<10> > conv_input_addr_7_reg_840;
    sc_signal< sc_lv<10> > conv_input_addr_2_reg_845;
    sc_signal< sc_lv<10> > conv_input_addr_5_reg_850;
    sc_signal< sc_lv<10> > conv_input_addr_8_reg_855;
    sc_signal< sc_lv<1> > icmp_ln14_fu_678_p2;
    sc_signal< sc_lv<1> > icmp_ln14_reg_860_pp0_iter4_reg;
    sc_signal< sc_lv<6> > f_fu_684_p2;
    sc_signal< sc_lv<6> > f_reg_864;
    sc_signal< sc_lv<64> > zext_ln26_fu_690_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_869;
    sc_signal< sc_lv<64> > zext_ln26_reg_869_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln26_reg_869_pp0_iter2_reg;
    sc_signal< sc_lv<16> > add_ln35_1_fu_707_p2;
    sc_signal< sc_lv<16> > add_ln35_1_reg_874;
    sc_signal< sc_lv<16> > add_ln35_1_reg_874_pp0_iter1_reg;
    sc_signal< sc_lv<16> > add_ln35_1_reg_874_pp0_iter2_reg;
    sc_signal< sc_lv<16> > add_ln35_1_reg_874_pp0_iter3_reg;
    sc_signal< sc_lv<16> > add_ln35_1_reg_874_pp0_iter4_reg;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_0_2_reg_934;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_0_2_reg_939;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_0_2_reg_944;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_0_2_reg_949;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_0_2_reg_954;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_0_2_reg_959;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_0_2_reg_964;
    sc_signal< sc_lv<32> > grp_fu_374_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_reg_969;
    sc_signal< sc_lv<32> > tmp_1_1_reg_974;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_979;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_979_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_984;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_984_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_989;
    sc_signal< sc_lv<32> > tmp_1_2_reg_989_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_994;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_994_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_994_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_999;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_999_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_999_pp0_iter3_reg;
    sc_signal< sc_lv<32> > w_sum_3_1_1_reg_1004;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_1014;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<5> > r_0_reg_313;
    sc_signal< sc_lv<10> > phi_mul_reg_324;
    sc_signal< sc_lv<5> > c_0_reg_336;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<6> > ap_phi_mux_f_0_phi_fu_351_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > sext_ln26_fu_561_p1;
    sc_signal< sc_lv<64> > sext_ln26_1_fu_571_p1;
    sc_signal< sc_lv<64> > sext_ln26_2_fu_581_p1;
    sc_signal< sc_lv<64> > sext_ln26_3_fu_613_p1;
    sc_signal< sc_lv<64> > sext_ln26_4_fu_623_p1;
    sc_signal< sc_lv<64> > sext_ln26_5_fu_633_p1;
    sc_signal< sc_lv<64> > sext_ln26_6_fu_653_p1;
    sc_signal< sc_lv<64> > sext_ln26_7_fu_663_p1;
    sc_signal< sc_lv<64> > sext_ln26_8_fu_673_p1;
    sc_signal< sc_lv<64> > zext_ln35_1_fu_712_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > grp_fu_358_p0;
    sc_signal< sc_lv<32> > grp_fu_358_p1;
    sc_signal< sc_lv<32> > grp_fu_363_p0;
    sc_signal< sc_lv<32> > grp_fu_363_p1;
    sc_signal< sc_lv<32> > grp_fu_367_p0;
    sc_signal< sc_lv<32> > grp_fu_374_p0;
    sc_signal< sc_lv<10> > tmp_5_fu_440_p3;
    sc_signal< sc_lv<7> > tmp_6_fu_452_p3;
    sc_signal< sc_lv<11> > zext_ln26_1_fu_448_p1;
    sc_signal< sc_lv<11> > zext_ln26_2_fu_460_p1;
    sc_signal< sc_lv<10> > tmp_7_fu_470_p3;
    sc_signal< sc_lv<7> > tmp_8_fu_482_p3;
    sc_signal< sc_lv<11> > zext_ln26_3_fu_478_p1;
    sc_signal< sc_lv<11> > zext_ln26_4_fu_490_p1;
    sc_signal< sc_lv<5> > add_ln26_2_fu_500_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_506_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_518_p3;
    sc_signal< sc_lv<11> > zext_ln26_5_fu_514_p1;
    sc_signal< sc_lv<11> > zext_ln26_6_fu_526_p1;
    sc_signal< sc_lv<11> > zext_ln26_8_fu_552_p1;
    sc_signal< sc_lv<11> > add_ln26_fu_556_p2;
    sc_signal< sc_lv<11> > add_ln26_3_fu_566_p2;
    sc_signal< sc_lv<11> > add_ln26_4_fu_576_p2;
    sc_signal< sc_lv<10> > zext_ln26_7_fu_548_p1;
    sc_signal< sc_lv<10> > add_ln35_fu_586_p2;
    sc_signal< sc_lv<15> > tmp_11_fu_592_p3;
    sc_signal< sc_lv<11> > zext_ln26_10_fu_604_p1;
    sc_signal< sc_lv<11> > add_ln26_6_fu_608_p2;
    sc_signal< sc_lv<11> > add_ln26_7_fu_618_p2;
    sc_signal< sc_lv<11> > add_ln26_8_fu_628_p2;
    sc_signal< sc_lv<5> > add_ln26_1_fu_638_p2;
    sc_signal< sc_lv<11> > zext_ln26_11_fu_644_p1;
    sc_signal< sc_lv<11> > add_ln26_9_fu_648_p2;
    sc_signal< sc_lv<11> > add_ln26_10_fu_658_p2;
    sc_signal< sc_lv<11> > add_ln26_11_fu_668_p2;
    sc_signal< sc_lv<16> > zext_ln35_fu_703_p1;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_716_p1;
    sc_signal< sc_lv<8> > tmp_fu_720_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_730_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_740_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_734_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_746_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_380_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_752_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage3;
    static const sc_lv<9> ap_ST_fsm_pp0_stage4;
    static const sc_lv<9> ap_ST_fsm_state26;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln26_10_fu_658_p2();
    void thread_add_ln26_11_fu_668_p2();
    void thread_add_ln26_1_fu_638_p2();
    void thread_add_ln26_2_fu_500_p2();
    void thread_add_ln26_3_fu_566_p2();
    void thread_add_ln26_4_fu_576_p2();
    void thread_add_ln26_6_fu_608_p2();
    void thread_add_ln26_7_fu_618_p2();
    void thread_add_ln26_8_fu_628_p2();
    void thread_add_ln26_9_fu_648_p2();
    void thread_add_ln26_fu_556_p2();
    void thread_add_ln35_1_fu_707_p2();
    void thread_add_ln35_fu_586_p2();
    void thread_add_ln8_fu_422_p2();
    void thread_and_ln34_fu_752_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage1_iter1();
    void thread_ap_block_state11_pp0_stage2_iter1();
    void thread_ap_block_state12_pp0_stage3_iter1();
    void thread_ap_block_state13_pp0_stage4_iter1();
    void thread_ap_block_state14_pp0_stage0_iter2();
    void thread_ap_block_state15_pp0_stage1_iter2();
    void thread_ap_block_state16_pp0_stage2_iter2();
    void thread_ap_block_state17_pp0_stage3_iter2();
    void thread_ap_block_state18_pp0_stage4_iter2();
    void thread_ap_block_state19_pp0_stage0_iter3();
    void thread_ap_block_state20_pp0_stage1_iter3();
    void thread_ap_block_state21_pp0_stage2_iter3();
    void thread_ap_block_state22_pp0_stage3_iter3();
    void thread_ap_block_state23_pp0_stage4_iter3();
    void thread_ap_block_state24_pp0_stage0_iter4();
    void thread_ap_block_state25_pp0_stage1_iter4();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_351_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_716_p1();
    void thread_c_fu_542_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_0_0_address0();
    void thread_conv_1_weights_0_0_0_ce0();
    void thread_conv_1_weights_0_1_0_address0();
    void thread_conv_1_weights_0_1_0_ce0();
    void thread_conv_1_weights_0_2_0_address0();
    void thread_conv_1_weights_0_2_0_ce0();
    void thread_conv_1_weights_1_0_0_address0();
    void thread_conv_1_weights_1_0_0_ce0();
    void thread_conv_1_weights_1_1_0_address0();
    void thread_conv_1_weights_1_1_0_ce0();
    void thread_conv_1_weights_1_2_0_address0();
    void thread_conv_1_weights_1_2_0_ce0();
    void thread_conv_1_weights_2_0_0_address0();
    void thread_conv_1_weights_2_0_0_ce0();
    void thread_conv_1_weights_2_1_0_address0();
    void thread_conv_1_weights_2_1_0_ce0();
    void thread_conv_1_weights_2_2_0_address0();
    void thread_conv_1_weights_2_2_0_ce0();
    void thread_conv_input_address0();
    void thread_conv_input_address1();
    void thread_conv_input_ce0();
    void thread_conv_input_ce1();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_684_p2();
    void thread_grp_fu_358_p0();
    void thread_grp_fu_358_p1();
    void thread_grp_fu_363_p0();
    void thread_grp_fu_363_p1();
    void thread_grp_fu_367_p0();
    void thread_grp_fu_374_p0();
    void thread_icmp_ln11_fu_536_p2();
    void thread_icmp_ln14_fu_678_p2();
    void thread_icmp_ln34_1_fu_740_p2();
    void thread_icmp_ln34_fu_734_p2();
    void thread_icmp_ln8_fu_428_p2();
    void thread_or_ln34_fu_746_p2();
    void thread_r_fu_434_p2();
    void thread_sext_ln26_1_fu_571_p1();
    void thread_sext_ln26_2_fu_581_p1();
    void thread_sext_ln26_3_fu_613_p1();
    void thread_sext_ln26_4_fu_623_p1();
    void thread_sext_ln26_5_fu_633_p1();
    void thread_sext_ln26_6_fu_653_p1();
    void thread_sext_ln26_7_fu_663_p1();
    void thread_sext_ln26_8_fu_673_p1();
    void thread_sext_ln26_fu_561_p1();
    void thread_sub_ln26_1_fu_494_p2();
    void thread_sub_ln26_2_fu_530_p2();
    void thread_sub_ln26_fu_464_p2();
    void thread_tmp_10_fu_518_p3();
    void thread_tmp_11_fu_592_p3();
    void thread_tmp_5_fu_440_p3();
    void thread_tmp_6_fu_452_p3();
    void thread_tmp_7_fu_470_p3();
    void thread_tmp_8_fu_482_p3();
    void thread_tmp_9_fu_506_p3();
    void thread_tmp_fu_720_p4();
    void thread_trunc_ln34_fu_730_p1();
    void thread_zext_ln26_10_fu_604_p1();
    void thread_zext_ln26_11_fu_644_p1();
    void thread_zext_ln26_1_fu_448_p1();
    void thread_zext_ln26_2_fu_460_p1();
    void thread_zext_ln26_3_fu_478_p1();
    void thread_zext_ln26_4_fu_490_p1();
    void thread_zext_ln26_5_fu_514_p1();
    void thread_zext_ln26_6_fu_526_p1();
    void thread_zext_ln26_7_fu_548_p1();
    void thread_zext_ln26_8_fu_552_p1();
    void thread_zext_ln26_9_fu_600_p1();
    void thread_zext_ln26_fu_690_p1();
    void thread_zext_ln35_1_fu_712_p1();
    void thread_zext_ln35_fu_703_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
