{"vcs1":{"timestamp_begin":1732704703.837080809, "rt":10.76, "ut":9.65, "st":0.75}}
{"vcselab":{"timestamp_begin":1732704714.681086584, "rt":2.46, "ut":1.44, "st":0.09}}
{"link":{"timestamp_begin":1732704717.209726144, "rt":0.54, "ut":0.47, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732704703.156974910}
{"VCS_COMP_START_TIME": 1732704703.156974910}
{"VCS_COMP_END_TIME": 1732705170.871869974}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 477544}}
{"stitch_vcselab": {"peak_mem": 288104}}
