ARM GAS  /tmp/cc0IVqWe.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NMI_Handler:
  24              	.LFB40:
  25              		.file 1 "Src/stm32f0xx_it.c"
   1:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_it.c **** /**
   3:Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Src/stm32f0xx_it.c ****   * @attention
   8:Src/stm32f0xx_it.c ****   *
   9:Src/stm32f0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/stm32f0xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f0xx_it.c ****   *
  12:Src/stm32f0xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/stm32f0xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Src/stm32f0xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Src/stm32f0xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/stm32f0xx_it.c ****   *
  17:Src/stm32f0xx_it.c ****   ******************************************************************************
  18:Src/stm32f0xx_it.c ****   */
  19:Src/stm32f0xx_it.c **** /* USER CODE END Header */
  20:Src/stm32f0xx_it.c **** 
  21:Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f0xx_it.c **** #include "main.h"
  23:Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  24:Src/stm32f0xx_it.c **** 
  25:Src/stm32f0xx_it.c **** #define FBDEPH 4
  26:Src/stm32f0xx_it.c **** #define FBDEPHPOW 16
  27:Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  28:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  29:Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  30:Src/stm32f0xx_it.c **** 
  31:Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  32:Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  33:Src/stm32f0xx_it.c **** 
ARM GAS  /tmp/cc0IVqWe.s 			page 2


  34:Src/stm32f0xx_it.c **** /* USER CODE END TD */
  35:Src/stm32f0xx_it.c **** 
  36:Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  37:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  38:Src/stm32f0xx_it.c **** 
  39:Src/stm32f0xx_it.c **** /* USER CODE END PD */
  40:Src/stm32f0xx_it.c **** 
  41:Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  42:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  43:Src/stm32f0xx_it.c **** 
  44:Src/stm32f0xx_it.c **** /* USER CODE END PM */
  45:Src/stm32f0xx_it.c **** 
  46:Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  47:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  48:Src/stm32f0xx_it.c **** 
  49:Src/stm32f0xx_it.c **** /* USER CODE END PV */
  50:Src/stm32f0xx_it.c **** 
  51:Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  52:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  53:Src/stm32f0xx_it.c **** 
  54:Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  55:Src/stm32f0xx_it.c **** 
  56:Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  57:Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  58:Src/stm32f0xx_it.c **** 
  59:Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  60:Src/stm32f0xx_it.c **** 
  61:Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  62:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  63:Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim1;
  64:Src/stm32f0xx_it.c **** extern SPI_HandleTypeDef hspi1;
  65:Src/stm32f0xx_it.c **** extern uint16_t fbuf[8][8];
  66:Src/stm32f0xx_it.c **** extern uint8_t modCnt;
  67:Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  68:Src/stm32f0xx_it.c **** 
  69:Src/stm32f0xx_it.c **** /* USER CODE END EV */
  70:Src/stm32f0xx_it.c **** 
  71:Src/stm32f0xx_it.c **** /******************************************************************************/
  72:Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */
  73:Src/stm32f0xx_it.c **** /******************************************************************************/
  74:Src/stm32f0xx_it.c **** /**
  75:Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  76:Src/stm32f0xx_it.c ****   */
  77:Src/stm32f0xx_it.c **** void NMI_Handler(void)
  78:Src/stm32f0xx_it.c **** {
  26              		.loc 1 78 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  79:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  80:Src/stm32f0xx_it.c **** 
  81:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  82:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  83:Src/stm32f0xx_it.c **** 
  84:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  85:Src/stm32f0xx_it.c **** }
ARM GAS  /tmp/cc0IVqWe.s 			page 3


  31              		.loc 1 85 0
  32              		@ sp needed
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE40:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.code	16
  42              		.thumb_func
  43              		.fpu softvfp
  45              	HardFault_Handler:
  46              	.LFB41:
  86:Src/stm32f0xx_it.c **** 
  87:Src/stm32f0xx_it.c **** /**
  88:Src/stm32f0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  89:Src/stm32f0xx_it.c ****   */
  90:Src/stm32f0xx_it.c **** void HardFault_Handler(void)
  91:Src/stm32f0xx_it.c **** {
  47              		.loc 1 91 0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  54 0000 FEE7     		b	.L3
  55              		.cfi_endproc
  56              	.LFE41:
  58              		.section	.text.SVC_Handler,"ax",%progbits
  59              		.align	1
  60              		.global	SVC_Handler
  61              		.syntax unified
  62              		.code	16
  63              		.thumb_func
  64              		.fpu softvfp
  66              	SVC_Handler:
  67              	.LFB42:
  92:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  93:Src/stm32f0xx_it.c **** 
  94:Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  95:Src/stm32f0xx_it.c ****   while (1)
  96:Src/stm32f0xx_it.c ****   {
  97:Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  98:Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  99:Src/stm32f0xx_it.c ****   }
 100:Src/stm32f0xx_it.c **** }
 101:Src/stm32f0xx_it.c **** 
 102:Src/stm32f0xx_it.c **** /**
 103:Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 104:Src/stm32f0xx_it.c ****   */
 105:Src/stm32f0xx_it.c **** void SVC_Handler(void)
 106:Src/stm32f0xx_it.c **** {
  68              		.loc 1 106 0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc0IVqWe.s 			page 4


  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
 107:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 108:Src/stm32f0xx_it.c **** 
 109:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 110:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 111:Src/stm32f0xx_it.c **** 
 112:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 113:Src/stm32f0xx_it.c **** }
  73              		.loc 1 113 0
  74              		@ sp needed
  75 0000 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE42:
  79              		.section	.text.PendSV_Handler,"ax",%progbits
  80              		.align	1
  81              		.global	PendSV_Handler
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  85              		.fpu softvfp
  87              	PendSV_Handler:
  88              	.LFB43:
 114:Src/stm32f0xx_it.c **** 
 115:Src/stm32f0xx_it.c **** /**
 116:Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
 117:Src/stm32f0xx_it.c ****   */
 118:Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 119:Src/stm32f0xx_it.c **** {
  89              		.loc 1 119 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 120:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 121:Src/stm32f0xx_it.c **** 
 122:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 123:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 124:Src/stm32f0xx_it.c **** 
 125:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 126:Src/stm32f0xx_it.c **** }
  94              		.loc 1 126 0
  95              		@ sp needed
  96 0000 7047     		bx	lr
  97              		.cfi_endproc
  98              	.LFE43:
 100              		.section	.text.SysTick_Handler,"ax",%progbits
 101              		.align	1
 102              		.global	SysTick_Handler
 103              		.syntax unified
 104              		.code	16
 105              		.thumb_func
 106              		.fpu softvfp
 108              	SysTick_Handler:
 109              	.LFB44:
 127:Src/stm32f0xx_it.c **** 
 128:Src/stm32f0xx_it.c **** /**
ARM GAS  /tmp/cc0IVqWe.s 			page 5


 129:Src/stm32f0xx_it.c ****   * @brief This function handles System tick timer.
 130:Src/stm32f0xx_it.c ****   */
 131:Src/stm32f0xx_it.c **** void SysTick_Handler(void)
 132:Src/stm32f0xx_it.c **** {
 110              		.loc 1 132 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114 0000 10B5     		push	{r4, lr}
 115              	.LCFI0:
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 4, -8
 118              		.cfi_offset 14, -4
 133:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 134:Src/stm32f0xx_it.c **** 
 135:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 136:Src/stm32f0xx_it.c ****   HAL_IncTick();
 119              		.loc 1 136 0
 120 0002 FFF7FEFF 		bl	HAL_IncTick
 121              	.LVL0:
 137:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 138:Src/stm32f0xx_it.c **** 
 139:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 140:Src/stm32f0xx_it.c **** }
 122              		.loc 1 140 0
 123              		@ sp needed
 124 0006 10BD     		pop	{r4, pc}
 125              		.cfi_endproc
 126              	.LFE44:
 128              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 129              		.align	1
 130              		.global	DMA1_Channel2_3_IRQHandler
 131              		.syntax unified
 132              		.code	16
 133              		.thumb_func
 134              		.fpu softvfp
 136              	DMA1_Channel2_3_IRQHandler:
 137              	.LFB45:
 141:Src/stm32f0xx_it.c **** 
 142:Src/stm32f0xx_it.c **** /******************************************************************************/
 143:Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 144:Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 145:Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 146:Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 147:Src/stm32f0xx_it.c **** /******************************************************************************/
 148:Src/stm32f0xx_it.c **** 
 149:Src/stm32f0xx_it.c **** /**
 150:Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 2 and 3 interrupts.
 151:Src/stm32f0xx_it.c ****   */
 152:Src/stm32f0xx_it.c **** void DMA1_Channel2_3_IRQHandler(void)
 153:Src/stm32f0xx_it.c **** {
 138              		.loc 1 153 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142 0000 10B5     		push	{r4, lr}
 143              	.LCFI1:
ARM GAS  /tmp/cc0IVqWe.s 			page 6


 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 4, -8
 146              		.cfi_offset 14, -4
 154:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
 155:Src/stm32f0xx_it.c **** 
 156:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 0 */
 157:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi1_tx);
 147              		.loc 1 157 0
 148 0002 0248     		ldr	r0, .L8
 149 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 150              	.LVL1:
 158:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
 159:Src/stm32f0xx_it.c **** 
 160:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 1 */
 161:Src/stm32f0xx_it.c **** }
 151              		.loc 1 161 0
 152              		@ sp needed
 153 0008 10BD     		pop	{r4, pc}
 154              	.L9:
 155 000a C046     		.align	2
 156              	.L8:
 157 000c 00000000 		.word	hdma_spi1_tx
 158              		.cfi_endproc
 159              	.LFE45:
 161              		.section	.text.TIM1_BRK_UP_TRG_COM_IRQHandler,"ax",%progbits
 162              		.align	1
 163              		.global	TIM1_BRK_UP_TRG_COM_IRQHandler
 164              		.syntax unified
 165              		.code	16
 166              		.thumb_func
 167              		.fpu softvfp
 169              	TIM1_BRK_UP_TRG_COM_IRQHandler:
 170              	.LFB46:
 162:Src/stm32f0xx_it.c **** 
 163:Src/stm32f0xx_it.c **** /**
 164:Src/stm32f0xx_it.c ****   * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
 165:Src/stm32f0xx_it.c ****   */
 166:Src/stm32f0xx_it.c **** void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
 167:Src/stm32f0xx_it.c **** {
 171              		.loc 1 167 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175 0000 10B5     		push	{r4, lr}
 176              	.LCFI2:
 177              		.cfi_def_cfa_offset 8
 178              		.cfi_offset 4, -8
 179              		.cfi_offset 14, -4
 168:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
 169:Src/stm32f0xx_it.c ****   if(__HAL_TIM_GET_FLAG(&htim1,TIM_FLAG_UPDATE) && HAL_DMA_GetState(&hdma_spi1_tx) == HAL_DMA_STATE
 180              		.loc 1 169 0
 181 0002 134B     		ldr	r3, .L13
 182 0004 1B68     		ldr	r3, [r3]
 183 0006 1B69     		ldr	r3, [r3, #16]
 184 0008 DB07     		lsls	r3, r3, #31
 185 000a 03D4     		bmi	.L12
 186              	.L11:
ARM GAS  /tmp/cc0IVqWe.s 			page 7


 170:Src/stm32f0xx_it.c ****     modCnt++;
 171:Src/stm32f0xx_it.c ****     modCnt = modCnt % FBDEPH;
 172:Src/stm32f0xx_it.c ****     __HAL_TIM_SET_PRESCALER(&htim1,(((modCnt+FBDEPH+1)%FBDEPH)*100));
 173:Src/stm32f0xx_it.c ****     __HAL_TIM_SET_COUNTER(&htim1,0);
 174:Src/stm32f0xx_it.c ****     HAL_SPI_Transmit_DMA(&hspi1,&fbuf[modCnt][0],8);
 175:Src/stm32f0xx_it.c ****   }
 176:Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
 177:Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 187              		.loc 1 177 0
 188 000c 1048     		ldr	r0, .L13
 189 000e FFF7FEFF 		bl	HAL_TIM_IRQHandler
 190              	.LVL2:
 178:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */
 179:Src/stm32f0xx_it.c **** 
 180:Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
 181:Src/stm32f0xx_it.c **** }
 191              		.loc 1 181 0
 192              		@ sp needed
 193 0012 10BD     		pop	{r4, pc}
 194              	.L12:
 169:Src/stm32f0xx_it.c ****     modCnt++;
 195              		.loc 1 169 0 discriminator 1
 196 0014 0F48     		ldr	r0, .L13+4
 197 0016 FFF7FEFF 		bl	HAL_DMA_GetState
 198              	.LVL3:
 199 001a 0128     		cmp	r0, #1
 200 001c F6D1     		bne	.L11
 170:Src/stm32f0xx_it.c ****     modCnt++;
 201              		.loc 1 170 0
 202 001e 0E4B     		ldr	r3, .L13+8
 203 0020 1978     		ldrb	r1, [r3]
 204 0022 0131     		adds	r1, r1, #1
 171:Src/stm32f0xx_it.c ****     __HAL_TIM_SET_PRESCALER(&htim1,(((modCnt+FBDEPH+1)%FBDEPH)*100));
 205              		.loc 1 171 0
 206 0024 0322     		movs	r2, #3
 207 0026 1140     		ands	r1, r2
 208 0028 1970     		strb	r1, [r3]
 172:Src/stm32f0xx_it.c ****     __HAL_TIM_SET_COUNTER(&htim1,0);
 209              		.loc 1 172 0
 210 002a 4A1D     		adds	r2, r1, #5
 211 002c 0323     		movs	r3, #3
 212 002e 1A40     		ands	r2, r3
 213 0030 074B     		ldr	r3, .L13
 214 0032 1868     		ldr	r0, [r3]
 215 0034 6423     		movs	r3, #100
 216 0036 5343     		muls	r3, r2
 217 0038 8362     		str	r3, [r0, #40]
 173:Src/stm32f0xx_it.c ****     HAL_SPI_Transmit_DMA(&hspi1,&fbuf[modCnt][0],8);
 218              		.loc 1 173 0
 219 003a 0023     		movs	r3, #0
 220 003c 4362     		str	r3, [r0, #36]
 174:Src/stm32f0xx_it.c ****   }
 221              		.loc 1 174 0
 222 003e 0901     		lsls	r1, r1, #4
 223 0040 064B     		ldr	r3, .L13+12
 224 0042 C918     		adds	r1, r1, r3
 225 0044 0822     		movs	r2, #8
ARM GAS  /tmp/cc0IVqWe.s 			page 8


 226 0046 0648     		ldr	r0, .L13+16
 227 0048 FFF7FEFF 		bl	HAL_SPI_Transmit_DMA
 228              	.LVL4:
 229 004c DEE7     		b	.L11
 230              	.L14:
 231 004e C046     		.align	2
 232              	.L13:
 233 0050 00000000 		.word	htim1
 234 0054 00000000 		.word	hdma_spi1_tx
 235 0058 00000000 		.word	modCnt
 236 005c 00000000 		.word	fbuf
 237 0060 00000000 		.word	hspi1
 238              		.cfi_endproc
 239              	.LFE46:
 241              		.text
 242              	.Letext0:
 243              		.file 2 "/home/janhenrik/programme/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machin
 244              		.file 3 "/home/janhenrik/programme/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_s
 245              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 246              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 247              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 248              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 249              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 250              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 251              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /tmp/cc0IVqWe.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/cc0IVqWe.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc0IVqWe.s:23     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc0IVqWe.s:38     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc0IVqWe.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc0IVqWe.s:59     .text.SVC_Handler:0000000000000000 $t
     /tmp/cc0IVqWe.s:66     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cc0IVqWe.s:80     .text.PendSV_Handler:0000000000000000 $t
     /tmp/cc0IVqWe.s:87     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cc0IVqWe.s:101    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc0IVqWe.s:108    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc0IVqWe.s:129    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/cc0IVqWe.s:136    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/cc0IVqWe.s:157    .text.DMA1_Channel2_3_IRQHandler:000000000000000c $d
     /tmp/cc0IVqWe.s:162    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 $t
     /tmp/cc0IVqWe.s:169    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 TIM1_BRK_UP_TRG_COM_IRQHandler
     /tmp/cc0IVqWe.s:233    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000050 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_spi1_tx
HAL_TIM_IRQHandler
HAL_DMA_GetState
HAL_SPI_Transmit_DMA
htim1
modCnt
fbuf
hspi1
