/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/clk_vip_v1_0_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap clk_vip_v1_0_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/clk_vip_v1_0_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L clk_vip_v1_0_1 -L xilinx_vip +incdir+/home/feilong/.cxl.ip/incl -sv -work clk_vip_v1_0_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/clk_vip_v1_0_1/.cxl.systemverilog.clk_vip_v1_0_1.clk_vip_v1_0_1.lin64.cmf
