library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_UNSIGNED.all;

entity romALU is
port(bus_dir: in std_logic_vector(0 downto 0);
	  cs: in std_logic;
	  bus_datos: out std_logic_vector (2 downto 0));
end entity;

architecture arq of romALU is

type memoria is array (0 to 1) of std_logic_vector(2 downto 0);
signal mem_rom: memoria;
attribute ram_init_file: string;
attribute ram_init_file of mem_rom: signal is "romALU.mif";

signal dato: std_logic_vector(2 downto 0);

begin

	prom: process(bus_dir)
	begin
		dato <= mem_rom(conv_integer(bus_dir));
	end process prom;
	
	pbuf: process (dato,cs)
	begin
		 if(cs='1') then
			bus_datos<=dato;
		 else
			bus_datos <= (others=>'Z');
		 end if;
	end process pbuf;
end architecture;
