

================================================================
== Vitis HLS Report for 'fft_stage_4'
================================================================
* Date:           Fri Jun 30 11:19:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 0, i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln43 = store i5 0, i5 %j" [fft_baseline/fft.cpp:43]   --->   Operation 17 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln43 = store i6 0, i6 %t" [fft_baseline/fft.cpp:43]   --->   Operation 18 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [fft_baseline/fft.cpp:43]   --->   Operation 19 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_5 = load i5 %j"   --->   Operation 20 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i5 %j_5"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0"   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten_load, i10 512" [fft_baseline/fft.cpp:43]   --->   Operation 24 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln43 = add i10 %indvar_flatten_load, i10 1" [fft_baseline/fft.cpp:43]   --->   Operation 25 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc42, void %for.end44" [fft_baseline/fft.cpp:43]   --->   Operation 26 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_load = load i6 %t" [fft_baseline/fft.cpp:46]   --->   Operation 27 'load' 't_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_eq  i6 %t_load, i6 32" [fft_baseline/fft.cpp:46]   --->   Operation 28 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln43 = select i1 %icmp_ln46, i6 0, i6 %t_load" [fft_baseline/fft.cpp:43]   --->   Operation 29 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%add_ln43_5 = add i5 %j_5, i5 1" [fft_baseline/fft.cpp:43]   --->   Operation 30 'add' 'add_ln43_5' <Predicate = (!icmp_ln43)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_17 = trunc i5 %add_ln43_5" [fft_baseline/fft.cpp:43]   --->   Operation 31 'trunc' 'empty_17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_17, i5 0" [fft_baseline/fft.cpp:43]   --->   Operation 32 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln43_10 = select i1 %icmp_ln46, i9 %p_mid1, i9 %tmp_s" [fft_baseline/fft.cpp:43]   --->   Operation 33 'select' 'select_ln43_10' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %select_ln43_10" [fft_baseline/fft.cpp:43]   --->   Operation 34 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W_real11_addr = getelementptr i32 %W_real11, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 35 'getelementptr' 'W_real11_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%W_real11_load = load i9 %W_real11_addr" [fft_baseline/fft.cpp:43]   --->   Operation 36 'load' 'W_real11_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_imag3_addr = getelementptr i32 %W_imag3, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 37 'getelementptr' 'W_imag3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%W_imag3_load = load i9 %W_imag3_addr" [fft_baseline/fft.cpp:43]   --->   Operation 38 'load' 'W_imag3_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln43_11 = select i1 %icmp_ln46, i5 %add_ln43_5, i5 %j_5" [fft_baseline/fft.cpp:43]   --->   Operation 39 'select' 'select_ln43_11' <Predicate = (!icmp_ln43)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i6 %select_ln43" [fft_baseline/fft.cpp:47]   --->   Operation 40 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln47, i5 %select_ln43_11" [fft_baseline/fft.cpp:47]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%add_ln53 = add i10 %or_ln, i10 16" [fft_baseline/fft.cpp:53]   --->   Operation 42 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %add_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 43 'zext' 'zext_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 44 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 45 'load' 'X_R_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 46 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 47 'load' 'X_I_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.84ns)   --->   "%add_ln46 = add i6 %select_ln43, i6 1" [fft_baseline/fft.cpp:46]   --->   Operation 48 'add' 'add_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 %add_ln43, i10 %indvar_flatten" [fft_baseline/fft.cpp:46]   --->   Operation 49 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln46 = store i5 %select_ln43_11, i5 %j" [fft_baseline/fft.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln46 = store i6 %add_ln46, i6 %t" [fft_baseline/fft.cpp:46]   --->   Operation 51 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%W_real11_load = load i9 %W_real11_addr" [fft_baseline/fft.cpp:43]   --->   Operation 52 'load' 'W_real11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 53 [1/2] (1.29ns)   --->   "%W_imag3_load = load i9 %W_imag3_addr" [fft_baseline/fft.cpp:43]   --->   Operation 53 'load' 'W_imag3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 54 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 55 [2/2] (5.91ns)   --->   "%mul7 = fmul i32 %X_R_load, i32 %W_real11_load" [fft_baseline/fft.cpp:54]   --->   Operation 55 'fmul' 'mul7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 56 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 57 [2/2] (5.91ns)   --->   "%mul8 = fmul i32 %X_I_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:54]   --->   Operation 57 'fmul' 'mul8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_I_load, i32 %W_real11_load" [fft_baseline/fft.cpp:55]   --->   Operation 58 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (5.91ns)   --->   "%mul9 = fmul i32 %X_R_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:55]   --->   Operation 59 'fmul' 'mul9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 60 [1/2] (5.91ns)   --->   "%mul7 = fmul i32 %X_R_load, i32 %W_real11_load" [fft_baseline/fft.cpp:54]   --->   Operation 60 'fmul' 'mul7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (5.91ns)   --->   "%mul8 = fmul i32 %X_I_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:54]   --->   Operation 61 'fmul' 'mul8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_I_load, i32 %W_real11_load" [fft_baseline/fft.cpp:55]   --->   Operation 62 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (5.91ns)   --->   "%mul9 = fmul i32 %X_R_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:55]   --->   Operation 63 'fmul' 'mul9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 64 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul7, i32 %mul8" [fft_baseline/fft.cpp:54]   --->   Operation 64 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul9" [fft_baseline/fft.cpp:55]   --->   Operation 65 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln" [fft_baseline/fft.cpp:51]   --->   Operation 66 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul7, i32 %mul8" [fft_baseline/fft.cpp:54]   --->   Operation 67 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul9" [fft_baseline/fft.cpp:55]   --->   Operation 68 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%X_R_addr_6 = getelementptr i32 %X_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:56]   --->   Operation 69 'getelementptr' 'X_R_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.29ns)   --->   "%X_R_load_6 = load i10 %X_R_addr_6" [fft_baseline/fft.cpp:56]   --->   Operation 70 'load' 'X_R_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%X_I_addr_6 = getelementptr i32 %X_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:57]   --->   Operation 71 'getelementptr' 'X_I_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.29ns)   --->   "%X_I_load_6 = load i10 %X_I_addr_6" [fft_baseline/fft.cpp:57]   --->   Operation 72 'load' 'X_I_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 73 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul7, i32 %mul8" [fft_baseline/fft.cpp:54]   --->   Operation 73 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul9" [fft_baseline/fft.cpp:55]   --->   Operation 74 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (1.29ns)   --->   "%X_R_load_6 = load i10 %X_R_addr_6" [fft_baseline/fft.cpp:56]   --->   Operation 75 'load' 'X_R_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 76 [1/2] (1.29ns)   --->   "%X_I_load_6 = load i10 %X_I_addr_6" [fft_baseline/fft.cpp:57]   --->   Operation 76 'load' 'X_I_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 77 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 77 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [3/3] (7.29ns)   --->   "%sub6 = fsub i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 78 'fsub' 'sub6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [3/3] (7.29ns)   --->   "%add6 = fadd i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 80 'fadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 81 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 81 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/3] (7.29ns)   --->   "%sub6 = fsub i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 82 'fsub' 'sub6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [2/3] (7.29ns)   --->   "%add6 = fadd i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 84 'fadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 85 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 85 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/3] (7.29ns)   --->   "%sub6 = fsub i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 86 'fsub' 'sub6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/3] (7.29ns)   --->   "%add6 = fadd i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 88 'fadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 102 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @butterfly_loop_dft_loop_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 90 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fft_baseline/fft.cpp:49]   --->   Operation 91 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fft_baseline/fft.cpp:46]   --->   Operation 92 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 93 'getelementptr' 'Out_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %sub, i10 %Out_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 94 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 95 'getelementptr' 'Out_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %sub6, i10 %Out_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 96 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%Out_R_addr_5 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:58]   --->   Operation 97 'getelementptr' 'Out_R_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %add, i10 %Out_R_addr_5" [fft_baseline/fft.cpp:58]   --->   Operation 98 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%Out_I_addr_5 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:59]   --->   Operation 99 'getelementptr' 'Out_I_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %add6, i10 %Out_I_addr_5" [fft_baseline/fft.cpp:59]   --->   Operation 100 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 101 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                   (alloca           ) [ 01000000000]
j                   (alloca           ) [ 01000000000]
indvar_flatten      (alloca           ) [ 01000000000]
store_ln43          (store            ) [ 00000000000]
store_ln43          (store            ) [ 00000000000]
store_ln43          (store            ) [ 00000000000]
br_ln43             (br               ) [ 00000000000]
j_5                 (load             ) [ 00000000000]
indvar_flatten_load (load             ) [ 00000000000]
empty               (trunc            ) [ 00000000000]
tmp_s               (bitconcatenate   ) [ 00000000000]
icmp_ln43           (icmp             ) [ 01111111110]
add_ln43            (add              ) [ 00000000000]
br_ln43             (br               ) [ 00000000000]
t_load              (load             ) [ 00000000000]
icmp_ln46           (icmp             ) [ 00000000000]
select_ln43         (select           ) [ 00000000000]
add_ln43_5          (add              ) [ 00000000000]
empty_17            (trunc            ) [ 00000000000]
p_mid1              (bitconcatenate   ) [ 00000000000]
select_ln43_10      (select           ) [ 00000000000]
zext_ln43           (zext             ) [ 00000000000]
W_real11_addr       (getelementptr    ) [ 01100000000]
W_imag3_addr        (getelementptr    ) [ 01100000000]
select_ln43_11      (select           ) [ 00000000000]
trunc_ln47          (trunc            ) [ 00000000000]
or_ln               (bitconcatenate   ) [ 01111100000]
add_ln53            (add              ) [ 00000000000]
zext_ln54           (zext             ) [ 01111111111]
X_R_addr            (getelementptr    ) [ 01100000000]
X_I_addr            (getelementptr    ) [ 01100000000]
add_ln46            (add              ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
W_real11_load       (load             ) [ 01010000000]
W_imag3_load        (load             ) [ 01010000000]
X_R_load            (load             ) [ 01010000000]
X_I_load            (load             ) [ 01010000000]
mul7                (fmul             ) [ 01001110000]
mul8                (fmul             ) [ 01001110000]
mul                 (fmul             ) [ 01001110000]
mul9                (fmul             ) [ 01001110000]
zext_ln51           (zext             ) [ 01000011111]
X_R_addr_6          (getelementptr    ) [ 01000010000]
X_I_addr_6          (getelementptr    ) [ 01000010000]
temp_R              (fsub             ) [ 01000001110]
temp_I              (fadd             ) [ 01000001110]
X_R_load_6          (load             ) [ 01000001110]
X_I_load_6          (load             ) [ 01000001110]
sub                 (fsub             ) [ 01000000001]
sub6                (fsub             ) [ 01000000001]
add                 (fadd             ) [ 01000000001]
add6                (fadd             ) [ 01000000001]
specloopname_ln0    (specloopname     ) [ 00000000000]
empty_16            (speclooptripcount) [ 00000000000]
specpipeline_ln49   (specpipeline     ) [ 00000000000]
specloopname_ln46   (specloopname     ) [ 00000000000]
Out_R_addr          (getelementptr    ) [ 00000000000]
store_ln56          (store            ) [ 00000000000]
Out_I_addr          (getelementptr    ) [ 00000000000]
store_ln57          (store            ) [ 00000000000]
Out_R_addr_5        (getelementptr    ) [ 00000000000]
store_ln58          (store            ) [ 00000000000]
Out_I_addr_5        (getelementptr    ) [ 00000000000]
store_ln59          (store            ) [ 00000000000]
br_ln46             (br               ) [ 00000000000]
ret_ln62            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_loop_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="t_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="W_real11_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real11_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real11_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="W_imag3_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag3_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag3_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="X_R_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
<pin id="109" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_6/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="X_I_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
<pin id="126" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_6/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="X_R_addr_6_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_6/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="X_I_addr_6_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_6/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Out_R_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="9"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="10" slack="1"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/10 store_ln58/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="Out_I_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="9"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="10" slack="1"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/10 store_ln59/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Out_R_addr_5_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="5"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr_5/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Out_I_addr_5_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="5"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr_5/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub6/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add6/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln43_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln43_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln43_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_5_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln43_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln43_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="t_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln46_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln43_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln43_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_5/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_17_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_mid1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln43_10_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="9" slack="0"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_10/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln43_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln43_11_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_11/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln47_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln53_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln54_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln46_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln46_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln46_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln46_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln51_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="4"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="394" class="1005" name="t_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="401" class="1005" name="j_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="408" class="1005" name="indvar_flatten_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln43_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="8"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="419" class="1005" name="W_real11_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="1"/>
<pin id="421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real11_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="W_imag3_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="1"/>
<pin id="426" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag3_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="or_ln_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="4"/>
<pin id="431" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="434" class="1005" name="zext_ln54_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="9"/>
<pin id="436" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="440" class="1005" name="X_R_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="1"/>
<pin id="442" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="X_I_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="1"/>
<pin id="447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="W_real11_load_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real11_load "/>
</bind>
</comp>

<comp id="456" class="1005" name="W_imag3_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag3_load "/>
</bind>
</comp>

<comp id="462" class="1005" name="X_R_load_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="X_I_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="474" class="1005" name="mul7_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="479" class="1005" name="mul8_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="484" class="1005" name="mul_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="489" class="1005" name="mul9_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="494" class="1005" name="zext_ln51_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="5"/>
<pin id="496" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="500" class="1005" name="X_R_addr_6_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_6 "/>
</bind>
</comp>

<comp id="505" class="1005" name="X_I_addr_6_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="1"/>
<pin id="507" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_6 "/>
</bind>
</comp>

<comp id="510" class="1005" name="temp_R_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="516" class="1005" name="temp_I_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="522" class="1005" name="X_R_load_6_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_6 "/>
</bind>
</comp>

<comp id="528" class="1005" name="X_I_load_6_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_6 "/>
</bind>
</comp>

<comp id="534" class="1005" name="sub_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="539" class="1005" name="sub6_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub6 "/>
</bind>
</comp>

<comp id="544" class="1005" name="add_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="549" class="1005" name="add6_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="161" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="222"><net_src comp="101" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="75" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="118" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="88" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="118" pin="7"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="75" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="101" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="88" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="260" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="260" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="287" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="257" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="290" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="267" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="341"><net_src comp="290" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="304" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="257" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="296" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="336" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="372"><net_src comp="296" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="281" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="336" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="368" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="389" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="397"><net_src comp="56" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="404"><net_src comp="60" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="411"><net_src comp="64" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="418"><net_src comp="275" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="68" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="427"><net_src comp="81" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="432"><net_src comp="348" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="437"><net_src comp="362" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="443"><net_src comp="94" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="448"><net_src comp="111" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="453"><net_src comp="75" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="459"><net_src comp="88" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="465"><net_src comp="101" pin="7"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="471"><net_src comp="118" pin="7"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="477"><net_src comp="218" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="482"><net_src comp="224" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="487"><net_src comp="230" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="492"><net_src comp="236" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="497"><net_src comp="389" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="503"><net_src comp="128" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="508"><net_src comp="136" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="513"><net_src comp="194" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="519"><net_src comp="198" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="525"><net_src comp="101" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="531"><net_src comp="118" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="537"><net_src comp="202" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="542"><net_src comp="206" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="547"><net_src comp="210" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="552"><net_src comp="214" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R | {10 }
	Port: Out_I | {10 }
 - Input state : 
	Port: fft_stage.4 : X_R | {1 2 5 6 }
	Port: fft_stage.4 : X_I | {1 2 5 6 }
	Port: fft_stage.4 : W_real11 | {1 2 }
	Port: fft_stage.4 : W_imag3 | {1 2 }
  - Chain level:
	State 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		j_5 : 1
		indvar_flatten_load : 1
		empty : 2
		tmp_s : 3
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		t_load : 1
		icmp_ln46 : 2
		select_ln43 : 3
		add_ln43_5 : 2
		empty_17 : 3
		p_mid1 : 4
		select_ln43_10 : 5
		zext_ln43 : 6
		W_real11_addr : 7
		W_real11_load : 8
		W_imag3_addr : 7
		W_imag3_load : 8
		select_ln43_11 : 3
		trunc_ln47 : 4
		or_ln : 5
		add_ln53 : 6
		zext_ln54 : 7
		X_R_addr : 8
		X_R_load : 9
		X_I_addr : 8
		X_I_load : 9
		add_ln46 : 4
		store_ln46 : 3
		store_ln46 : 4
		store_ln46 : 5
	State 2
		mul7 : 1
		mul8 : 1
		mul : 1
		mul9 : 1
	State 3
	State 4
	State 5
		X_R_addr_6 : 1
		X_R_load_6 : 2
		X_I_addr_6 : 1
		X_I_load_6 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln56 : 1
		store_ln57 : 1
		store_ln58 : 1
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_194      |    2    |   177   |   229   |
|          |       grp_fu_198      |    2    |   177   |   229   |
|   fadd   |       grp_fu_202      |    2    |   177   |   229   |
|          |       grp_fu_206      |    2    |   177   |   229   |
|          |       grp_fu_210      |    2    |   177   |   229   |
|          |       grp_fu_214      |    2    |   177   |   229   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_218      |    3    |   128   |    77   |
|   fmul   |       grp_fu_224      |    3    |   128   |    77   |
|          |       grp_fu_230      |    3    |   128   |    77   |
|          |       grp_fu_236      |    3    |   128   |    77   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln43_fu_281    |    0    |    0    |    17   |
|    add   |   add_ln43_5_fu_304   |    0    |    0    |    12   |
|          |    add_ln53_fu_356    |    0    |    0    |    17   |
|          |    add_ln46_fu_368    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln43_fu_275   |    0    |    0    |    11   |
|          |    icmp_ln46_fu_290   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln43_fu_296  |    0    |    0    |    6    |
|  select  | select_ln43_10_fu_322 |    0    |    0    |    9    |
|          | select_ln43_11_fu_336 |    0    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|          |      empty_fu_263     |    0    |    0    |    0    |
|   trunc  |    empty_17_fu_310    |    0    |    0    |    0    |
|          |   trunc_ln47_fu_344   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_267     |    0    |    0    |    0    |
|bitconcatenate|     p_mid1_fu_314     |    0    |    0    |    0    |
|          |      or_ln_fu_348     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln43_fu_330   |    0    |    0    |    0    |
|   zext   |    zext_ln54_fu_362   |    0    |    0    |    0    |
|          |    zext_ln51_fu_389   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    24   |   1574  |   1782  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| W_imag3_addr_reg_424 |    9   |
| W_imag3_load_reg_456 |   32   |
| W_real11_addr_reg_419|    9   |
| W_real11_load_reg_450|   32   |
|  X_I_addr_6_reg_505  |   10   |
|   X_I_addr_reg_445   |   10   |
|  X_I_load_6_reg_528  |   32   |
|   X_I_load_reg_468   |   32   |
|  X_R_addr_6_reg_500  |   10   |
|   X_R_addr_reg_440   |   10   |
|  X_R_load_6_reg_522  |   32   |
|   X_R_load_reg_462   |   32   |
|     add6_reg_549     |   32   |
|      add_reg_544     |   32   |
|   icmp_ln43_reg_415  |    1   |
|indvar_flatten_reg_408|   10   |
|       j_reg_401      |    5   |
|     mul7_reg_474     |   32   |
|     mul8_reg_479     |   32   |
|     mul9_reg_489     |   32   |
|      mul_reg_484     |   32   |
|     or_ln_reg_429    |   10   |
|     sub6_reg_539     |   32   |
|      sub_reg_534     |   32   |
|       t_reg_394      |    6   |
|    temp_I_reg_516    |   32   |
|    temp_R_reg_510    |   32   |
|   zext_ln51_reg_494  |   64   |
|   zext_ln54_reg_434  |   64   |
+----------------------+--------+
|         Total        |   730  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_218    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_218    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_224    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_224    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_230    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_230    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_236    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_236    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   588  ||   6.44  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1574  |  1782  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   126  |
|  Register |    -   |    -   |   730  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    6   |  2304  |  1908  |
+-----------+--------+--------+--------+--------+
