Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[08:48:14.233929] Configured Lic search path (20.02-s004): 27006@cadencels.s.uw.edu

Version: 21.12-s068_1, built Fri Mar 04 14:12:46 PST 2022
Options: -files /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/syn.tcl -no_gui 
Date:    Mon Apr 28 08:48:14 2025
Host:    linux-lab-076.ece.uw.edu (x86_64 w/Linux 4.18.0-553.45.1.el8_10.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) (15962852KB)
PID:     3334091
OS:      AlmaLinux release 8.10 (Cerulean Leopard)


[08:48:14.186459] Periodic Lic check successful
[08:48:14.186464] Feature usage summary:
[08:48:14.186464] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/syn.tcl
#@ Begin verbose source /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/syn.tcl
@file(syn.tcl) 1: puts "set_db hdl_error_on_blackbox true" 
set_db hdl_error_on_blackbox true
@file(syn.tcl) 2: set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
@file(syn.tcl) 3: puts "set_db max_cpus_per_server 8" 
set_db max_cpus_per_server 8
@file(syn.tcl) 4: set_db max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(syn.tcl) 5: puts "set_db hdl_auto_sync_set_reset true" 
set_db hdl_auto_sync_set_reset true
@file(syn.tcl) 6: set_db hdl_auto_sync_set_reset true
  Setting attribute of root '/': 'hdl_auto_sync_set_reset' = true
@file(syn.tcl) 7: puts "set_db hdl_unconnected_value none" 
set_db hdl_unconnected_value none
@file(syn.tcl) 8: set_db hdl_unconnected_value none
  Setting attribute of root '/': 'hdl_unconnected_value' = none
@file(syn.tcl) 9: puts "read_mmmc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/mmmc.tcl" 
read_mmmc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/mmmc.tcl
@file(syn.tcl) 10: read_mmmc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/mmmc.tcl
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/mmmc.tcl' (Mon Apr 28 08:48:20 PDT 2025)...
#@ Begin verbose source /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/mmmc.tcl
@file(mmmc.tcl) 1: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/clock_constraints_fragment.sdc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/pin_constraints_fragment.sdc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_tag_timing.tcl /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_chip/bsg_chip_timing_constraint.tcl /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl]" 
create_constraint_mode -name my_constraint_mode -sdc_files /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/clock_constraints_fragment.sdc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/pin_constraints_fragment.sdc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_tag_timing.tcl /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_chip/bsg_chip_timing_constraint.tcl /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl
@file(mmmc.tcl) 2: create_constraint_mode -name my_constraint_mode -sdc_files [list /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/clock_constraints_fragment.sdc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/pin_constraints_fragment.sdc /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_tag_timing.tcl /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_chip/bsg_chip_timing_constraint.tcl /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl]
@file(mmmc.tcl) 3: puts "create_library_set -name ss_100C_1v60.setup_set -timing [list /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib]" 
create_library_set -name ss_100C_1v60.setup_set -timing /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
@file(mmmc.tcl) 4: create_library_set -name ss_100C_1v60.setup_set -timing [list /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib]
@file(mmmc.tcl) 5: puts "create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]" 
create_timing_condition -name ss_100C_1v60.setup_cond -library_sets ss_100C_1v60.setup_set
@file(mmmc.tcl) 6: create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]
@file(mmmc.tcl) 7: puts "create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0  " 
create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0  
@file(mmmc.tcl) 8: create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0  
@file(mmmc.tcl) 9: puts "create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc" 
create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
@file(mmmc.tcl) 10: create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
@file(mmmc.tcl) 11: puts "create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 12: create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 13: puts "create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib]" 
create_library_set -name ff_n40C_1v95.hold_set -timing /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib
@file(mmmc.tcl) 14: create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib]
@file(mmmc.tcl) 15: puts "create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]" 
create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets ff_n40C_1v95.hold_set
@file(mmmc.tcl) 16: create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]
@file(mmmc.tcl) 17: puts "create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0  " 
create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0  
@file(mmmc.tcl) 18: create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0  
@file(mmmc.tcl) 19: puts "create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc" 
create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
@file(mmmc.tcl) 20: create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
@file(mmmc.tcl) 21: puts "create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 22: create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 23: puts "create_library_set -name tt_025C_1v80.extra_set -timing [list /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib]" 
create_library_set -name tt_025C_1v80.extra_set -timing /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
@file(mmmc.tcl) 24: create_library_set -name tt_025C_1v80.extra_set -timing [list /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib]
@file(mmmc.tcl) 25: puts "create_timing_condition -name tt_025C_1v80.extra_cond -library_sets [list tt_025C_1v80.extra_set]" 
create_timing_condition -name tt_025C_1v80.extra_cond -library_sets tt_025C_1v80.extra_set
@file(mmmc.tcl) 26: create_timing_condition -name tt_025C_1v80.extra_cond -library_sets [list tt_025C_1v80.extra_set]
@file(mmmc.tcl) 27: puts "create_rc_corner -name tt_025C_1v80.extra_rc -temperature 25.0  " 
create_rc_corner -name tt_025C_1v80.extra_rc -temperature 25.0  
@file(mmmc.tcl) 28: create_rc_corner -name tt_025C_1v80.extra_rc -temperature 25.0  
@file(mmmc.tcl) 29: puts "create_delay_corner -name tt_025C_1v80.extra_delay -timing_condition tt_025C_1v80.extra_cond -rc_corner tt_025C_1v80.extra_rc" 
create_delay_corner -name tt_025C_1v80.extra_delay -timing_condition tt_025C_1v80.extra_cond -rc_corner tt_025C_1v80.extra_rc
@file(mmmc.tcl) 30: create_delay_corner -name tt_025C_1v80.extra_delay -timing_condition tt_025C_1v80.extra_cond -rc_corner tt_025C_1v80.extra_rc
@file(mmmc.tcl) 31: puts "create_analysis_view -name tt_025C_1v80.extra_view -delay_corner tt_025C_1v80.extra_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name tt_025C_1v80.extra_view -delay_corner tt_025C_1v80.extra_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 32: create_analysis_view -name tt_025C_1v80.extra_view -delay_corner tt_025C_1v80.extra_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 33: puts "set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view tt_025C_1v80.extra_view }" 
set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view tt_025C_1v80.extra_view }
@file(mmmc.tcl) 34: set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view tt_025C_1v80.extra_view }

Threads Configured:3

  Message Summary for Library sky130_fd_sc_hd__ss_100C_1v60.lib:
  **************************************************************
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pg_pin 'VPWR' is being ignored. (File /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82160)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pg_pin 'VPWR' is being ignored. (File /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82294)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pg_pin 'VPWR' is being ignored. (File /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82428)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pg_pin 'VPWR' is being ignored. (File /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82705)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pg_pin 'VPWR' is being ignored. (File /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82839)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pg_pin 'VPWR' is being ignored. (File /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82973)
  Missing pg_pin group in the library. [LBR-702]: 6
  An unsupported construct was detected in this library. [LBR-40]: 12
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_fd_sc_hd__ss_100C_1v60.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:ss_100C_1v60.setup_cond'.
#@ End verbose source /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/mmmc.tcl
@file(syn.tcl) 11: puts "read_physical -lef { /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef }" 
read_physical -lef { /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef }
@file(syn.tcl) 12: read_physical -lef { /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/projects/ee477.2025wtr/cad/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef }
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probe_p_8' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probec_p_8' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
  Library has 335 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_ef_sc_hd__decap_12 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_ef_sc_hd__fakediode_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_ef_sc_hd__fill_8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_ef_sc_hd__fill_12 cannot be found in library.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a2bb2o_1' is marked as GROUND in LEF file.
        : Overriding lib value with LEF value. To use .lib as golden do: '::legacy::set_attribute use_power_ground_pin_from_lef false'.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a2bb2o_1' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a2bb2o_2' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a2bb2o_2' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a2bb2o_4' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a2bb2o_4' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a2bb2oi_1' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a2bb2oi_1' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a2bb2oi_2' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a2bb2oi_2' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a2bb2oi_4' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a2bb2oi_4' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a21bo_1' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a21bo_1' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a21bo_2' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a21bo_2' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a21bo_4' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a21bo_4' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VNB' of library cell 'sky130_fd_sc_hd__a21boi_0' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VPB' of library cell 'sky130_fd_sc_hd__a21boi_0' is marked as POWER in LEF file.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-128'.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd2_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvpwrvgnd_1 cannot be found in library.
@file(syn.tcl) 13: puts "read_hdl -sv { /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/bsg_guts.vh /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_defines.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_noc_links.vh /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_noc_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_overflow_set_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_concentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_unconcentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_set_down.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_array_concentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_ready_and_link_async_to_wormhole.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_input_control.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_output_control.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_credit_counter.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_ptr_gray.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_launch_sync_sync.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_sync_sync.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_narrow.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_in.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_out.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_flatten_2D_array.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_make_2D_array.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_one_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_1_to_n.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_sbox.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_scatter_gather.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_full.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_two_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_in.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_out.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb_murn_gateway.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_ddr_downstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_ddr_upstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_iddr_phy.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_oddr_phy.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_source_sync_downstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_source_sync_upstream.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1r1w.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_2r1w_sync.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_adder_cin.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_and.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_arb_fixed.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_array_reverse.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_binary_plus_one_to_gray.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_buf.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_buf_ctrl.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_circular_ptr.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_clkbuf.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_clear_up.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_up_down.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_up_down_variable.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_cycle_counter.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_decode.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_decode_with_v.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_reset.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_reset_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_encode_one_hot.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_gray_to_binary.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_idiv_iterative.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_imul_iterative.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_mux.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_mux_one_hot.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_nor2.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_popcount.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_priority_encode.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_rotate_right.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_round_robin_arb.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_scan.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_thermometer_count.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_tiehi.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_tielo.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_transpose.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_xnor.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router_buffered.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_stitch.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/bsg_guts.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopad_macros.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopad_mapping.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopads.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_pinout.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_cx_ac.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_cx_dc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_y_ac.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_y_dc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dqt.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_fifo.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_ram_dp.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_transpose_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_transpose.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_x.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_y.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_input.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_id.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_proc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_cx_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_fifo.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_y_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_core.v }" 
read_hdl -sv { /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/bsg_guts.vh /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_defines.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_noc_links.vh /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_noc_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_overflow_set_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_concentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_unconcentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_set_down.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_array_concentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_ready_and_link_async_to_wormhole.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_input_control.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_output_control.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_credit_counter.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_ptr_gray.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_launch_sync_sync.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_sync_sync.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_narrow.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_in.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_out.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_flatten_2D_array.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_make_2D_array.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_one_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_1_to_n.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_sbox.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_scatter_gather.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_full.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_two_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_in.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_out.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb_murn_gateway.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_ddr_downstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_ddr_upstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_iddr_phy.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_oddr_phy.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_source_sync_downstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_source_sync_upstream.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1r1w.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_2r1w_sync.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_adder_cin.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_and.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_arb_fixed.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_array_reverse.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_binary_plus_one_to_gray.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_buf.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_buf_ctrl.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_circular_ptr.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_clkbuf.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_clear_up.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_up_down.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_up_down_variable.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_cycle_counter.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_decode.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_decode_with_v.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_reset.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_reset_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_encode_one_hot.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_gray_to_binary.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_idiv_iterative.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_imul_iterative.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_mux.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_mux_one_hot.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_nor2.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_popcount.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_priority_encode.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_rotate_right.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_round_robin_arb.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_scan.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_thermometer_count.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_tiehi.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_tielo.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_transpose.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_xnor.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router_buffered.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_stitch.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/bsg_guts.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopad_macros.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopad_mapping.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopads.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_pinout.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_cx_ac.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_cx_dc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_y_ac.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_y_dc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dqt.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_fifo.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_ram_dp.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_transpose_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_transpose.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_x.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_y.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_input.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_id.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_proc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_cx_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_fifo.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_y_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_core.v }
@file(syn.tcl) 14: read_hdl -sv { /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/bsg_guts.vh /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_defines.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_noc_links.vh /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_noc_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_overflow_set_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_concentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_unconcentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_set_down.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_array_concentrate_static.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_pkg.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_ready_and_link_async_to_wormhole.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_input_control.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_output_control.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_credit_counter.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_ptr_gray.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_launch_sync_sync.v /home/kaulad/myEE478/basejump_stl/bsg_async/bsg_sync_sync.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_narrow.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_in.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_out.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_flatten_2D_array.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_make_2D_array.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_one_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_1_to_n.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_sbox.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_scatter_gather.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_full.v /home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_two_fifo.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_in.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_front_side_bus_hop_out.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb.v /home/kaulad/myEE478/basejump_stl/bsg_fsb/bsg_fsb_murn_gateway.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_ddr_downstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_ddr_upstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_iddr_phy.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_oddr_phy.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_source_sync_downstream.v /home/kaulad/myEE478/basejump_stl/bsg_link/bsg_link_source_sync_upstream.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1r1w.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_2r1w_sync.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v /home/kaulad/myEE478/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_adder_cin.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_and.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_arb_fixed.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_array_reverse.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_binary_plus_one_to_gray.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_buf.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_buf_ctrl.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_circular_ptr.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_clkbuf.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_clear_up.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_up_down.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_counter_up_down_variable.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_cycle_counter.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_decode.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_decode_with_v.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_reset.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_dff_reset_en.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_encode_one_hot.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_gray_to_binary.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_idiv_iterative.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_imul_iterative.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_mux.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_mux_one_hot.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_nor2.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_popcount.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_priority_encode.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_rotate_right.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_round_robin_arb.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_scan.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_thermometer_count.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_tiehi.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_tielo.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_transpose.v /home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_xnor.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_router_buffered.v /home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_mesh_stitch.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/bsg_guts.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopad_macros.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopad_mapping.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_iopads.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/../common/v/packaging/bsg_pinout.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_cx_ac.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_cx_dc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_y_ac.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht_std_y_dc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dht.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_dqt.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_fifo.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_ram_dp.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_transpose_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_transpose.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_x.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_idct_y.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_input.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_id.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_proc.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_cx_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_fifo.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_output_y_ram.v /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_core.v }
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_pkg.v' on line 1, column 24.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router.v' on line 1, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_ready_and_link_async_to_wormhole.v' on line 15, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.v' on line 9, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_input_control.v' on line 1, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_noc/bsg_wormhole_router_output_control.v' on line 1, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_credit_counter.v' on line 60, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_fifo.v' on line 14, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_async/bsg_async_ptr_gray.v' on line 18, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_async/bsg_launch_sync_sync.v' on line 25, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_async/bsg_sync_sync.v' on line 11, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.v' on line 17, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.v' on line 14, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_narrow.v' on line 15, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel.v' on line 62, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_in.v' on line 10, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_channel_tunnel_out.v' on line 10, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.v' on line 9, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v' on line 105, column 24.
`include "bsg_defines.v"
                       |
Warning : Cannot open file. [VLOGPT-650]
        : File 'bsg_defines.v' in file '/home/kaulad/myEE478/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v' on line 20, column 24.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'VLOGPT-650'.
// synthesis of (x+1) ^ ((x+1) >> 1). Synopsys has some
                                                      |
Warning : Unrecognized Synthesis pragma_name found in HDL. [VLOGPT-502]
        : Pragma 'synthesis of (x+1) ^ ((x+1) >> 1). Synopsys has some' in file '/home/kaulad/myEE478/basejump_stl/bsg_misc/bsg_binary_plus_one_to_gray.v' on line 7, column 55.
        : Synthesis pragmas are specially-formatted comments or attributes in the HDL that tell Genus how to synthesize the HDL.
module jpeg_bitbuffer
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'jpeg_bitbuffer' with Verilog module in file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_bitbuffer.v' on line 34, column 21.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
@file(syn.tcl) 15: puts "elaborate jpeg_core" 
elaborate jpeg_core
@file(syn.tcl) 16: elaborate jpeg_core
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-81'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'jpeg_core' from file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'jpeg_core' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'img_precision_q' in module 'jpeg_input' in file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_input.v' on line 449.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'code_bits_q' in module 'jpeg_mcu_proc' in file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/v/jpeg_mcu_proc.v' on line 122.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][0]' in module 'jpeg_idct_ram_dp'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][1]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][2]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][3]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][4]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][5]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][6]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][7]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][8]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][9]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][10]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][11]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][12]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][13]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][14]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][15]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[1][0]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[1][1]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[1][2]' in module 'jpeg_idct_ram_dp'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[1][3]' in module 'jpeg_idct_ram_dp'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'jpeg_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_ram[addr1_i]_232_20 : has multidriven pins.

Rejected mux_ram[addr0_i]_224_20 : has multidriven pins.

Rejected mux_ram[addr1_i]_528_20 : has multidriven pins.

Rejected mux_ram[addr0_i]_520_20 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         3.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: jpeg_core, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.011s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: jpeg_core, recur: true)
Completed clip the non-user hierarchies (accepts: 3, rejects: 0, runtime: 0.018s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(syn.tcl) 17: puts "init_design -top jpeg_core" 
init_design -top jpeg_core
@file(syn.tcl) 18: init_design -top jpeg_core
Started checking and loading power intent for design jpeg_core...
=================================================================
No power intent for design 'jpeg_core'.
Completed checking and loading power intent for design jpeg_core (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================
#
# Reading SDC /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/clock_constraints_fragment.sdc for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named 'DEFAULT_CLOCK' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '1' of the SDC file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/clock_constraints_fragment.sdc': create_clock DEFAULT_CLOCK -name DEFAULT_CLOCK -period 0.0.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Unsupported SDC command option. [SDC-201] [set_clock_groups]
        : The clock 'DEFAULT_CLOCK' specified  in 'set_clock_groups' is not a valid clock object for mode 'ss_100C_1v60.setup_view'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Error   : Invalid SDC command option combination. [SDC-204] [set_clock_groups]
        : All clocks passed to -group option are invalid in 'set_clock_groups'.
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '2' of the SDC file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/clock_constraints_fragment.sdc': set_clock_groups -asynchronous  -group { DEFAULT_CLOCK }.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      0 , failed      1 (runtime  0.00)
 "set_clock_groups"         - successful      0 , failed      1 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/pin_constraints_fragment.sdc for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_tag_timing.tcl for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/../../../ee477-hammer-cad/tcl/bsg_chip/bsg_chip_timing_constraint.tcl for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '30' of the SDC file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl'  cannot find any ports named 'p_reset_i'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Warning : Maximum message print count reached. [MESG-11] [get_ports]
        : Maximum print count of '1' reached for message 'SDC-208'.
INFO[BSG]: begin bsg_chip_ucsd_bsg_332_timing_constraint function in script /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/syn.tcl


Constrain design jpeg_core timing with the following settings:

Parameter                             Value
-----------------------               -------------------
Core main clock period                6 ns
Out IO clock period                   40 ns
In IO clock period                    40 ns
Max allowed on-chip in  IO skew (%)   2.5 %
Max allowed on-chip in  IO skew       1.0 ns
Max allowed on-chip out IO skew (%)   2.5 %
Max allowed on-chip out IO skew       1.0 ns
Core main clock uncertainty           0.291 ns
Out IO clock uncertainty              0.291 ns
In  IO clock uncertainty              0.291 ns
-----------------------               -------------------

Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [create_clock]
        : An object of type 'port|pin|hpin' named '' could not be found.
Warning : Unsupported SDC command option. [SDC-201] [set_clock_groups]
        : The clock 'core_clk' specified  in 'set_clock_groups' is not a valid clock object for mode 'ss_100C_1v60.setup_view'.
Error   : Invalid SDC command option combination. [SDC-204] [set_clock_groups]
        : All clocks passed to -group option are invalid in 'set_clock_groups'.
INFO[BSG]: Constraining clock crossing paths to 6 (ns).
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
        : Check the command usage and correct the input to the command.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : A command argument is of the wrong type. [TUI-66] [create_clock]
        : A floating point number was expected, but '' was seen instead.
Error   : Invalid SDC command option combination. [SDC-204] [set_clock_groups]
        : All '-group' values to 'set_clock_groups' should be a non-empty string.
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The set_clock_uncertainty command requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
INFO[BSG]: Library setup information:
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Apr 28 2025  08:48:36 am
  Module:                 jpeg_core
  Library domain:         ss_100C_1v60.setup_cond
    Domain index:         0
    Technology library:   sky130_fd_sc_hd__ss_100C_1v60 1.0000000000
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No clocks to report
Warning : Empty collection is not accepted. [SDC-238] [filter_collection]
INFO[BSG]: end bsg_chip_ucsd_bsg_332_timing_constraint function in script /home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/build/syn-rundir/syn.tcl

Warning : Suppressed remaining 'SDC-208' warnings. [SDC-236]
        : The line '30' of the SDC file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl' had total 58 failures.
        : Use the attribute 'collapse_sdc_msg' to control printing of warning 'SDC-208'.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '30' of the SDC file '/home/kaulad/myEE478/jpeg_bsg/jpeg_decoder_asic/cfg/constraints.tcl': bsg_chip_timing_constraint     ucsd_bsg_332               [get_ports p_reset_i]      [get_ports p_misc_L_4_i]   core_clk                   ${CORE_CLOCK_PERIOD}       [get_ports p_PLL_CLK_i]    master_io_clk              ${IO_MASTER_CLOCK_PERIOD}  1                          1                          0                          0                          0                          0                          0 .
Statistics for commands executed by read_sdc:
 "add_to_collection"        - successful      8 , failed      0 (runtime  0.00)
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      0 , failed     20 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.01)
 "filter_collection"        - successful      1 , failed      0 (runtime  0.00)
 "foreach_in_collection"    - successful      6 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      0 , failed     27 (runtime  0.00)
 "get_ports"                - successful      0 , failed     31 (runtime  0.00)
 "group_path"               - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      3 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed     10 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed     17 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  1.05)
Warning : Total failed commands during read_sdc are 107
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
read_sdc completed in 00:00:05 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(syn.tcl) 19: puts "set_db root: .auto_ungroup none" 
set_db root: .auto_ungroup none
@file(syn.tcl) 20: set_db root: .auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(syn.tcl) 21: puts "set_units -capacitance 1.0pF" 
set_units -capacitance 1.0pF
@file(syn.tcl) 22: set_units -capacitance 1.0pF
@file(syn.tcl) 23: puts "set_load_unit -picofarads 1" 
set_load_unit -picofarads 1
@file(syn.tcl) 24: set_load_unit -picofarads 1
@file(syn.tcl) 25: puts "set_units -time 1.0ns" 
set_units -time 1.0ns
@file(syn.tcl) 26: set_units -time 1.0ns
@file(syn.tcl) 28: puts "set_dont_use \[get_db lib_cells */*sdf*\]"
set_dont_use [get_db lib_cells */*sdf*]
@file(syn.tcl) 29: if { [get_db lib_cells */*sdf*] ne "" } {
    set_dont_use [get_db lib_cells */*sdf*]
} else {
    puts "WARNING: cell */*sdf* was not found for set_dont_use"
}
@file(syn.tcl) 36: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probe_p_*\]"
set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
@file(syn.tcl) 37: if { [get_db lib_cells */sky130_fd_sc_hd__probe_p_*] ne "" } {
    set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
} else {
    puts "WARNING: cell */sky130_fd_sc_hd__probe_p_* was not found for set_dont_use"
}
@file(syn.tcl) 44: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probec_p_*\]"
set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
@file(syn.tcl) 45: if { [get_db lib_cells */sky130_fd_sc_hd__probec_p_*] ne "" } {
    set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
} else {
    puts "WARNING: cell */sky130_fd_sc_hd__probec_p_* was not found for set_dont_use"
}
@file(syn.tcl) 51: puts "write_db -to_file pre_genus_syn_with_preserve" 
write_db -to_file pre_genus_syn_with_preserve
@file(syn.tcl) 52: write_db -to_file pre_genus_syn_with_preserve
  Libraries have 333 usable logic and 43 usable sequential lib-cells.

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 34s, ST: 37s, FG: 37s, CPU: 138.6%}, MEM {curr: 1.6G, peak: 1.8G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 0.1, cpu: 8, total: 15.2G, free: 3.2G}
