// Seed: 3072503757
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  integer id_3 = -1'b0;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd25,
    parameter id_4 = 32'd15,
    parameter id_6 = 32'd70
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  input wire _id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire id_18;
  always @(posedge id_4)
    if (1 + -1 - 1) id_15[id_4-:id_3&id_6] <= -1'b0;
    else begin : LABEL_0
      disable id_19;
    end
endmodule
