============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 02 2025  11:16:00 am
  Module:                 dac_1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area   Library 
--------------------------------------
ADDFX1             6  118.076    slow 
ADDFXL             1   19.679    slow 
AND2X1             1    4.541    slow 
AOI2BB1X1          1    6.055    slow 
DFFQX1            10  158.949    slow 
--------------------------------------
total             19  307.301         


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            10 158.949   51.7 
logic                  9 148.352   48.3 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 19 307.301  100.0 

