Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 13:33:17 2019
| Host         : DESKTOP-V61H4BB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNTxALU_timing_summary_routed.rpt -pb CNTxALU_timing_summary_routed.pb -rpx CNTxALU_timing_summary_routed.rpx -warn_on_violation
| Design       : CNTxALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: SSEG/Refresh_Rate_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: TxC/Q1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: TxC/Q2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: TxC/Q3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.943        0.000                      0                   13        0.198        0.000                      0                   13        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.943        0.000                      0                   13        0.198        0.000                      0                   13        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.134 r  SSEG/Refresh_Rate_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.134    SSEG/Refresh_Rate_reg[8]_i_1_n_6
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435    14.776    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.062    15.077    SSEG/Refresh_Rate_reg[9]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.039 r  SSEG/Refresh_Rate_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.039    SSEG/Refresh_Rate_reg[8]_i_1_n_5
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435    14.776    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.062    15.077    SSEG/Refresh_Rate_reg[10]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.023 r  SSEG/Refresh_Rate_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.023    SSEG/Refresh_Rate_reg[8]_i_1_n_7
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.435    14.776    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.062    15.077    SSEG/Refresh_Rate_reg[8]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  8.054    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.020 r  SSEG/Refresh_Rate_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.020    SSEG/Refresh_Rate_reg[4]_i_1_n_6
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.437    14.778    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.062    15.079    SSEG/Refresh_Rate_reg[5]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.999 r  SSEG/Refresh_Rate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.999    SSEG/Refresh_Rate_reg[4]_i_1_n_4
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.437    14.778    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.062    15.079    SSEG/Refresh_Rate_reg[7]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.925 r  SSEG/Refresh_Rate_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.925    SSEG/Refresh_Rate_reg[4]_i_1_n_5
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.437    14.778    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.062    15.079    SSEG/Refresh_Rate_reg[6]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  8.154    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.686 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.909 r  SSEG/Refresh_Rate_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.909    SSEG/Refresh_Rate_reg[4]_i_1_n_7
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.437    14.778    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.062    15.079    SSEG/Refresh_Rate_reg[4]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.776 r  SSEG/Refresh_Rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.776    SSEG/Refresh_Rate_reg[0]_i_1_n_4
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438    14.779    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.062    15.102    SSEG/Refresh_Rate_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.480     6.012    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.716 r  SSEG/Refresh_Rate_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.716    SSEG/Refresh_Rate_reg[0]_i_1_n_5
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438    14.779    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.062    15.102    SSEG/Refresh_Rate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  8.386    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.554     5.075    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  SSEG/Refresh_Rate_reg[0]/Q
                         net (fo=1, routed)           0.493     6.024    SSEG/Refresh_Rate_reg_n_0_[0]
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.148 r  SSEG/Refresh_Rate[0]_i_2/O
                         net (fo=1, routed)           0.000     6.148    SSEG/Refresh_Rate[0]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.572 r  SSEG/Refresh_Rate_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.572    SSEG/Refresh_Rate_reg[0]_i_1_n_6
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438    14.779    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.062    15.102    SSEG/Refresh_Rate_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  8.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TxC/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxC/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.566     1.449    TxC/clk_100MHz_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  TxC/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  TxC/Q1_reg/Q
                         net (fo=2, routed)           0.093     1.706    TxC/Q1
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.751 r  TxC/Q2_i_1/O
                         net (fo=1, routed)           0.000     1.751    TxC/Q2_i_1_n_0
    SLICE_X55Y5          FDRE                                         r  TxC/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.837     1.964    TxC/clk_100MHz_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  TxC/Q2_reg/C
                         clock pessimism             -0.502     1.462    
    SLICE_X55Y5          FDRE (Hold_fdre_C_D)         0.091     1.553    TxC/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.439    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSEG/Refresh_Rate_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    SSEG/Refresh_Rate_reg_n_0_[3]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  SSEG/Refresh_Rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    SSEG/Refresh_Rate_reg[0]_i_1_n_4
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     1.951    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    SSEG/Refresh_Rate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSEG/Refresh_Rate_reg[7]/Q
                         net (fo=1, routed)           0.108     1.686    SSEG/Refresh_Rate_reg_n_0_[7]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  SSEG/Refresh_Rate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    SSEG/Refresh_Rate_reg[4]_i_1_n_4
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    SSEG/Refresh_Rate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSEG/Refresh_Rate_reg[4]/Q
                         net (fo=1, routed)           0.105     1.683    SSEG/Refresh_Rate_reg_n_0_[4]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  SSEG/Refresh_Rate_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    SSEG/Refresh_Rate_reg[4]_i_1_n_7
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    SSEG/Refresh_Rate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSEG/Refresh_Rate_reg[8]/Q
                         net (fo=1, routed)           0.105     1.682    SSEG/Refresh_Rate_reg_n_0_[8]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  SSEG/Refresh_Rate_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    SSEG/Refresh_Rate_reg[8]_i_1_n_7
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    SSEG/Refresh_Rate_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSEG/Refresh_Rate_reg[6]/Q
                         net (fo=1, routed)           0.109     1.688    SSEG/Refresh_Rate_reg_n_0_[6]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  SSEG/Refresh_Rate_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    SSEG/Refresh_Rate_reg[4]_i_1_n_5
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    SSEG/Refresh_Rate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.439    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.109     1.690    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  SSEG/Refresh_Rate_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.801    SSEG/Refresh_Rate_reg[0]_i_1_n_5
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     1.951    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    SSEG/Refresh_Rate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.554     1.437    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSEG/Refresh_Rate_reg[4]/Q
                         net (fo=1, routed)           0.105     1.683    SSEG/Refresh_Rate_reg_n_0_[4]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.834 r  SSEG/Refresh_Rate_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    SSEG/Refresh_Rate_reg[4]_i_1_n_6
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    SSEG/Refresh_Rate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSEG/Refresh_Rate_reg[8]/Q
                         net (fo=1, routed)           0.105     1.682    SSEG/Refresh_Rate_reg_n_0_[8]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.833 r  SSEG/Refresh_Rate_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.833    SSEG/Refresh_Rate_reg[8]_i_1_n_6
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    SSEG/Refresh_Rate_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (62.988%)  route 0.148ns (37.012%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.553     1.436    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSEG/Refresh_Rate_reg[10]/Q
                         net (fo=22, routed)          0.148     1.725    SSEG/p_0_in
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  SSEG/Refresh_Rate_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    SSEG/Refresh_Rate_reg[8]_i_1_n_5
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.821     1.948    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    SSEG/Refresh_Rate_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   SSEG/Refresh_Rate_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y5    TxC/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    TxC/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    TxC/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSEG/Refresh_Rate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   SSEG/Refresh_Rate_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSEG/Refresh_Rate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSEG/Refresh_Rate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSEG/Refresh_Rate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   SSEG/Refresh_Rate_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   SSEG/Refresh_Rate_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   SSEG/Refresh_Rate_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   SSEG/Refresh_Rate_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y5    TxC/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y5    TxC/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    TxC/Q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    TxC/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    TxC/Q3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    TxC/Q3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSEG/Refresh_Rate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSEG/Refresh_Rate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSEG/Refresh_Rate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSEG/Refresh_Rate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   SSEG/Refresh_Rate_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   SSEG/Refresh_Rate_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y5    TxC/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y5    TxC/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    TxC/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    TxC/Q2_reg/C



