{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1617130701181 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C5AF256A7 " "Selected device EP2C5AF256A7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617130701219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617130701372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617130701373 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617130701835 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617130702046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Device EP2C8AF256A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617130704493 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617130704493 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617130704499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617130704499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617130704499 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617130704499 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Pin write not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[0\] " "Pin to_memory\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[0] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[1\] " "Pin to_memory\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[1] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[2\] " "Pin to_memory\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[2] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[3\] " "Pin to_memory\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[3] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[4\] " "Pin to_memory\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[4] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[5\] " "Pin to_memory\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[5] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[6\] " "Pin to_memory\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[6] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_memory\[7\] " "Pin to_memory\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_memory[7] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_memory[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[0] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[1] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[2] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[3] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[4] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[5] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[6] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[7] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[0\] " "Pin from_memory\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[0] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[1\] " "Pin from_memory\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[1] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[2\] " "Pin from_memory\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[2] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[3\] " "Pin from_memory\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[3] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[4\] " "Pin from_memory\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[4] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[5\] " "Pin from_memory\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[5] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[6\] " "Pin from_memory\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[6] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "from_memory\[7\] " "Pin from_memory\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { from_memory[7] } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_memory[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617130704599 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1617130704599 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1617130704865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617130704868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1617130704869 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1617130704880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|CCR_Result\[0\] " "Destination node data_path:U2\|CCR_Result\[0\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|CCR_Result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|CCR_Result\[1\] " "Destination node data_path:U2\|CCR_Result\[1\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|CCR_Result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|CCR_Result\[2\] " "Destination node data_path:U2\|CCR_Result\[2\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|CCR_Result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|CCR_Result\[3\] " "Destination node data_path:U2\|CCR_Result\[3\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|CCR_Result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|IR\[0\] " "Destination node data_path:U2\|IR\[0\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|IR\[1\] " "Destination node data_path:U2\|IR\[1\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|IR\[2\] " "Destination node data_path:U2\|IR\[2\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|IR\[3\] " "Destination node data_path:U2\|IR\[3\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|IR\[4\] " "Destination node data_path:U2\|IR\[4\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:U2\|IR\[5\] " "Destination node data_path:U2\|IR\[5\]" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1617130704930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1617130704930 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617130704930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_path:U2\|alu:U0\|Equal0~0  " "Automatically promoted node data_path:U2\|alu:U0\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617130704933 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_path:U2|alu:U0|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617130704933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:U1\|Selector0~0  " "Automatically promoted node control_unit:U1\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~3 " "Destination node control_unit:U1\|comb~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~4 " "Destination node control_unit:U1\|comb~4" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~5 " "Destination node control_unit:U1\|comb~5" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~8 " "Destination node control_unit:U1\|comb~8" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~9 " "Destination node control_unit:U1\|comb~9" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~10 " "Destination node control_unit:U1\|comb~10" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704934 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1617130704934 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 155 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617130704934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:U1\|next_state.S_STA_DIR_6~2  " "Automatically promoted node control_unit:U1\|next_state.S_STA_DIR_6~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617130704936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|next_state.S_STA_DIR_6~3 " "Destination node control_unit:U1\|next_state.S_STA_DIR_6~3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|next_state.S_STA_DIR_6~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~1 " "Destination node control_unit:U1\|comb~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~14 " "Destination node control_unit:U1\|comb~14" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:U1\|comb~24 " "Destination node control_unit:U1\|comb~24" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|comb~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1617130704936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1617130704936 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:U1|next_state.S_STA_DIR_6~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617130704936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN H16 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node Reset (placed in PIN H16 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617130704938 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617130704938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617130705069 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617130705071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617130705072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617130705074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617130705076 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617130705077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617130705078 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617130705079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617130705116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1617130705118 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617130705118 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 8 17 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 8 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1617130705122 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1617130705122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1617130705122 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617130705123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617130705123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 37 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617130705123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617130705123 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1617130705123 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1617130705123 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617130705149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617130707377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617130707876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617130707944 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617130710491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617130710492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617130710927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1617130712285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617130712285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617130714425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1617130714430 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617130714430 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1617130714448 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617130714454 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write 0 " "Pin \"write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[0\] 0 " "Pin \"to_memory\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[1\] 0 " "Pin \"to_memory\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[2\] 0 " "Pin \"to_memory\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[3\] 0 " "Pin \"to_memory\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[4\] 0 " "Pin \"to_memory\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[5\] 0 " "Pin \"to_memory\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[6\] 0 " "Pin \"to_memory\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "to_memory\[7\] 0 " "Pin \"to_memory\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617130714469 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1617130714469 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617130714725 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617130714772 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617130715039 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617130715252 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1617130715309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617130715568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617130716292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 13:58:36 2021 " "Processing ended: Tue Mar 30 13:58:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617130716292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617130716292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617130716292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617130716292 ""}
