

================================================================
== Vitis HLS Report for 'mmm_accum2_Pipeline_1'
================================================================
* Date:           Sun Jul 10 13:00:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.975 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         1|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%accum_0_2 = alloca i32 1"   --->   Operation 5 'alloca' 'accum_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%accum_1_2 = alloca i32 1"   --->   Operation 6 'alloca' 'accum_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%accum_0_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %accum_0_1"   --->   Operation 7 'read' 'accum_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%accum_1_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %accum_1_1"   --->   Operation 8 'read' 'accum_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_1_1_read, i32 %accum_1_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_0_1_read, i32 %accum_0_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty"   --->   Operation 13 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.44ns)   --->   "%exitcond = icmp_eq  i2 %p_load, i2 2"   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 16 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.54ns)   --->   "%empty_15 = add i2 %p_load, i2 1"   --->   Operation 17 'add' 'empty_15' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond, void %memset.loop.split, void %.preheader.preheader.exitStub"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%accum_0_2_load_1 = load i32 %accum_0_2"   --->   Operation 19 'load' 'accum_0_2_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%accum_1_2_load_1 = load i32 %accum_1_2"   --->   Operation 20 'load' 'accum_1_2_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_16 = trunc i2 %p_load"   --->   Operation 21 'trunc' 'empty_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.44ns)   --->   "%accum_1_3 = select i1 %empty_16, i32 0, i32 %accum_1_2_load_1"   --->   Operation 22 'select' 'accum_1_3' <Predicate = (!exitcond)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.44ns)   --->   "%accum_0_3 = select i1 %empty_16, i32 %accum_0_2_load_1, i32 0"   --->   Operation 23 'select' 'accum_0_3' <Predicate = (!exitcond)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_1_3, i32 %accum_1_2"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 0.42>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_0_3, i32 %accum_0_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 0.42>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 %empty_15, i2 %empty"   --->   Operation 26 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%accum_0_2_load = load i32 %accum_0_2"   --->   Operation 28 'load' 'accum_0_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%accum_1_2_load = load i32 %accum_1_2"   --->   Operation 29 'load' 'accum_1_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_2_out, i32 %accum_1_2_load"   --->   Operation 30 'write' 'write_ln0' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_2_out, i32 %accum_0_2_load"   --->   Operation 31 'write' 'write_ln0' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('accum_1_2') [7]  (0 ns)
	'store' operation ('store_ln0') of variable 'accum_1_1_read' on local variable 'accum_1_2' [10]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [15]  (0 ns)
	'add' operation ('empty_15') [19]  (0.548 ns)
	'store' operation ('store_ln0') of variable 'empty_15' on local variable 'empty' [29]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
