\doxysubsubsubsection{APB2 Peripheral Low Power Enable Disable}
\hypertarget{group__RCC__APB2__LowPower__Enable__Disable}{}\label{group__RCC__APB2__LowPower__Enable__Disable}\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}


Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga6ce02f1b2689c664010bebc2363d1db4}\label{group__RCC__APB2__LowPower__Enable__Disable_ga6ce02f1b2689c664010bebc2363d1db4} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga454514918be60a95069da332eb212712}\label{group__RCC__APB2__LowPower__Enable__Disable_ga454514918be60a95069da332eb212712} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga47fc15bdbf943a0b7164d888f1811184}\label{group__RCC__APB2__LowPower__Enable__Disable_ga47fc15bdbf943a0b7164d888f1811184} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga37931819af9a7b1a05385e0ae6c984b6}\label{group__RCC__APB2__LowPower__Enable__Disable_ga37931819af9a7b1a05385e0ae6c984b6} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga41997855b2cc7563c8ed0c9873d32daf}\label{group__RCC__APB2__LowPower__Enable__Disable_ga41997855b2cc7563c8ed0c9873d32daf} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga6e3a8ca9e554e3aa7aba57d034725655}\label{group__RCC__APB2__LowPower__Enable__Disable_ga6e3a8ca9e554e3aa7aba57d034725655} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga8fb59f888889fc998d1f7e64e370c9d1}\label{group__RCC__APB2__LowPower__Enable__Disable_ga8fb59f888889fc998d1f7e64e370c9d1} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga2d808a429ceb72c79908770e79ff3cfa}\label{group__RCC__APB2__LowPower__Enable__Disable_ga2d808a429ceb72c79908770e79ff3cfa} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga990bf7664ac6c430c239eab292ec7ed5}\label{group__RCC__APB2__LowPower__Enable__Disable_ga990bf7664ac6c430c239eab292ec7ed5} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}\label{group__RCC__APB2__LowPower__Enable__Disable_ga75ec6abe2e15eaa24893a8cc83f4cb50} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}\label{group__RCC__APB2__LowPower__Enable__Disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga9534ddc24145ef6335d76b35632b7fe2}\label{group__RCC__APB2__LowPower__Enable__Disable_ga9534ddc24145ef6335d76b35632b7fe2} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga2abe90eeb15890f45e28e8926bf70838}\label{group__RCC__APB2__LowPower__Enable__Disable_ga2abe90eeb15890f45e28e8926bf70838} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga04863ff5c2174552387c549f0410df43}\label{group__RCC__APB2__LowPower__Enable__Disable_ga04863ff5c2174552387c549f0410df43} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_ga531cefe824de1fa7461b34030d30d75f}\label{group__RCC__APB2__LowPower__Enable__Disable_ga531cefe824de1fa7461b34030d30d75f} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN))
\item 
\Hypertarget{group__RCC__APB2__LowPower__Enable__Disable_gaf9c48fd8cd99db0e44d5427afe10c383}\label{group__RCC__APB2__LowPower__Enable__Disable_gaf9c48fd8cd99db0e44d5427afe10c383} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wake-\/up from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
