Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 30 18:08:21 2018
| Host         : DESKTOP-96CVL4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: EF1/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EF1/uut/db_clk/O_reg/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: EF3/sclk_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: T1/clk_10khz_reg/C (HIGH)

 There are 209 register/latch pins with no clock driven by root clock pin: T1/clk_20khz_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: T1/clk_40khz_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: T1/clk_50mhz_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1685 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.223        0.000                      0                  907        0.088        0.000                      0                  907        4.500        0.000                       0                   483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.223        0.000                      0                  907        0.088        0.000                      0                  907        4.500        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 B11/count_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B11/count_reg[2][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.890ns (21.282%)  route 3.292ns (78.718%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.546     5.067    B11/CLK_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  B11/count_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  B11/count_reg[2][16]/Q
                         net (fo=2, routed)           1.128     6.714    B11/count_reg[2][16]
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  B11/count[2][17]_i_6/O
                         net (fo=1, routed)           0.785     7.622    B11/count[2][17]_i_6_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  B11/count[2][17]_i_4/O
                         net (fo=2, routed)           0.317     8.063    B11/count[2][17]_i_4_n_0
    SLICE_X44Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.187 r  B11/count[2][17]_i_1/O
                         net (fo=17, routed)          1.062     9.249    B11/count[2][17]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  B11/count_reg[2][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.430    14.771    B11/CLK_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  B11/count_reg[2][17]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y25         FDRE (Setup_fdre_C_R)       -0.524    14.472    B11/count_reg[2][17]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 EF2/count_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.828ns (19.541%)  route 3.409ns (80.459%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.567     5.088    EF2/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  EF2/count_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  EF2/count_reg[0][14]/Q
                         net (fo=3, routed)           1.013     6.558    EF2/count_reg_n_0_[0][14]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  EF2/count[0][0]_i_3__1/O
                         net (fo=1, routed)           0.825     7.506    EF2/count[0][0]_i_3__1_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  EF2/count[0][0]_i_2__1/O
                         net (fo=2, routed)           0.680     8.311    EF2/count[0][0]_i_2__1_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.435 r  EF2/count[0][17]_i_1__1/O
                         net (fo=17, routed)          0.891     9.326    EF2/count[0][17]_i_1__1_n_0
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.447    14.788    EF2/CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    EF2/count_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 EF2/count_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.828ns (19.541%)  route 3.409ns (80.459%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.567     5.088    EF2/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  EF2/count_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  EF2/count_reg[0][14]/Q
                         net (fo=3, routed)           1.013     6.558    EF2/count_reg_n_0_[0][14]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  EF2/count[0][0]_i_3__1/O
                         net (fo=1, routed)           0.825     7.506    EF2/count[0][0]_i_3__1_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  EF2/count[0][0]_i_2__1/O
                         net (fo=2, routed)           0.680     8.311    EF2/count[0][0]_i_2__1_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.435 r  EF2/count[0][17]_i_1__1/O
                         net (fo=17, routed)          0.891     9.326    EF2/count[0][17]_i_1__1_n_0
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.447    14.788    EF2/CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    EF2/count_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 EF2/count_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.828ns (19.541%)  route 3.409ns (80.459%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.567     5.088    EF2/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  EF2/count_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  EF2/count_reg[0][14]/Q
                         net (fo=3, routed)           1.013     6.558    EF2/count_reg_n_0_[0][14]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  EF2/count[0][0]_i_3__1/O
                         net (fo=1, routed)           0.825     7.506    EF2/count[0][0]_i_3__1_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  EF2/count[0][0]_i_2__1/O
                         net (fo=2, routed)           0.680     8.311    EF2/count[0][0]_i_2__1_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.435 r  EF2/count[0][17]_i_1__1/O
                         net (fo=17, routed)          0.891     9.326    EF2/count[0][17]_i_1__1_n_0
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.447    14.788    EF2/CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    EF2/count_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 EF2/count_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.828ns (19.541%)  route 3.409ns (80.459%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.567     5.088    EF2/CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  EF2/count_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  EF2/count_reg[0][14]/Q
                         net (fo=3, routed)           1.013     6.558    EF2/count_reg_n_0_[0][14]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.682 f  EF2/count[0][0]_i_3__1/O
                         net (fo=1, routed)           0.825     7.506    EF2/count[0][0]_i_3__1_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.630 f  EF2/count[0][0]_i_2__1/O
                         net (fo=2, routed)           0.680     8.311    EF2/count[0][0]_i_2__1_n_0
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.435 r  EF2/count[0][17]_i_1__1/O
                         net (fo=17, routed)          0.891     9.326    EF2/count[0][17]_i_1__1_n_0
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.447    14.788    EF2/CLK_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  EF2/count_reg[0][4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    EF2/count_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 B21/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B21/switch_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.148ns (27.776%)  route 2.985ns (72.224%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.557     5.078    B21/CLK_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  B21/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  B21/count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.520    B21/count_reg[10]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  B21/switch[5]_i_10/O
                         net (fo=1, routed)           0.484     7.128    B21/switch[5]_i_10_n_0
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.118     7.246 r  B21/switch[5]_i_8/O
                         net (fo=1, routed)           0.555     7.801    B21/switch[5]_i_8_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.326     8.127 r  B21/switch[5]_i_3/O
                         net (fo=1, routed)           0.439     8.567    B21/switch[5]_i_3_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  B21/switch[5]_i_1/O
                         net (fo=6, routed)           0.521     9.211    B21/switch[5]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.435    14.776    B21/CLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.572    B21/switch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 B21/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B21/switch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.148ns (27.776%)  route 2.985ns (72.224%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.557     5.078    B21/CLK_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  B21/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  B21/count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.520    B21/count_reg[10]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  B21/switch[5]_i_10/O
                         net (fo=1, routed)           0.484     7.128    B21/switch[5]_i_10_n_0
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.118     7.246 r  B21/switch[5]_i_8/O
                         net (fo=1, routed)           0.555     7.801    B21/switch[5]_i_8_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.326     8.127 r  B21/switch[5]_i_3/O
                         net (fo=1, routed)           0.439     8.567    B21/switch[5]_i_3_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  B21/switch[5]_i_1/O
                         net (fo=6, routed)           0.521     9.211    B21/switch[5]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.435    14.776    B21/CLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.572    B21/switch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 B21/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B21/switch_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.148ns (27.776%)  route 2.985ns (72.224%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.557     5.078    B21/CLK_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  B21/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  B21/count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.520    B21/count_reg[10]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  B21/switch[5]_i_10/O
                         net (fo=1, routed)           0.484     7.128    B21/switch[5]_i_10_n_0
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.118     7.246 r  B21/switch[5]_i_8/O
                         net (fo=1, routed)           0.555     7.801    B21/switch[5]_i_8_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.326     8.127 r  B21/switch[5]_i_3/O
                         net (fo=1, routed)           0.439     8.567    B21/switch[5]_i_3_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  B21/switch[5]_i_1/O
                         net (fo=6, routed)           0.521     9.211    B21/switch[5]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.435    14.776    B21/CLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.572    B21/switch_reg[2]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 B21/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B21/switch_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.148ns (27.776%)  route 2.985ns (72.224%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.557     5.078    B21/CLK_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  B21/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  B21/count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.520    B21/count_reg[10]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  B21/switch[5]_i_10/O
                         net (fo=1, routed)           0.484     7.128    B21/switch[5]_i_10_n_0
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.118     7.246 r  B21/switch[5]_i_8/O
                         net (fo=1, routed)           0.555     7.801    B21/switch[5]_i_8_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.326     8.127 r  B21/switch[5]_i_3/O
                         net (fo=1, routed)           0.439     8.567    B21/switch[5]_i_3_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  B21/switch[5]_i_1/O
                         net (fo=6, routed)           0.521     9.211    B21/switch[5]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.435    14.776    B21/CLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.572    B21/switch_reg[3]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 B21/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B21/switch_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.148ns (27.776%)  route 2.985ns (72.224%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.557     5.078    B21/CLK_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  B21/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  B21/count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.520    B21/count_reg[10]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  B21/switch[5]_i_10/O
                         net (fo=1, routed)           0.484     7.128    B21/switch[5]_i_10_n_0
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.118     7.246 r  B21/switch[5]_i_8/O
                         net (fo=1, routed)           0.555     7.801    B21/switch[5]_i_8_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.326     8.127 r  B21/switch[5]_i_3/O
                         net (fo=1, routed)           0.439     8.567    B21/switch[5]_i_3_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  B21/switch[5]_i_1/O
                         net (fo=6, routed)           0.521     9.211    B21/switch[5]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.435    14.776    B21/CLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  B21/switch_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.572    B21/switch_reg[4]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 EF2/count_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.164%)  route 0.249ns (51.836%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.563     1.446    EF2/CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  EF2/count_reg[3][14]/Q
                         net (fo=2, routed)           0.128     1.715    EF2/count_reg_n_0_[3][14]
    SLICE_X46Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.760 r  EF2/clk[3]_i_2__1/O
                         net (fo=2, routed)           0.121     1.881    EF2/clk[3]_i_2__1_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.926 r  EF2/clk[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.926    EF2/clk[3]_i_1__1_n_0
    SLICE_X46Y47         FDRE                                         r  EF2/clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.835     1.962    EF2/CLK_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  EF2/clk_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.120     1.838    EF2/clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 EF2/count_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.565     1.448    EF2/CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  EF2/count_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  EF2/count_reg[3][12]/Q
                         net (fo=2, routed)           0.120     1.709    EF2/count_reg_n_0_[3][12]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  EF2/_inferred__5_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    EF2/_inferred__5_carry__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  EF2/_inferred__5_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.924    EF2/_inferred__5_carry__2_n_7
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.833     1.960    EF2/CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    EF2/count_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 EF2/count_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.564     1.447    EF2/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  EF2/count_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  EF2/count_reg[1][8]/Q
                         net (fo=3, routed)           0.120     1.708    EF2/count_reg_n_0_[1][8]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  EF2/count_reg[1][8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    EF2/count_reg[1][8]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  EF2/count_reg[1][12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.923    EF2/count_reg[1][12]_i_1__1_n_7
    SLICE_X39Y50         FDRE                                         r  EF2/count_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.830     1.958    EF2/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  EF2/count_reg[1][9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    EF2/count_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 T1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.346%)  route 0.129ns (26.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.564     1.447    T1/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  T1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/count1_reg[8]/Q
                         net (fo=3, routed)           0.128     1.716    T1/count1[8]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.876 r  T1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.877    T1/count1_reg[8]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.931 r  T1/count1_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.931    T1/count1_reg[11]_i_2_n_7
    SLICE_X37Y50         FDRE                                         r  T1/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.830     1.958    T1/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  T1/count1_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/count1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 EF2/count_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.565     1.448    EF2/CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  EF2/count_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  EF2/count_reg[3][12]/Q
                         net (fo=2, routed)           0.120     1.709    EF2/count_reg_n_0_[3][12]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  EF2/_inferred__5_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    EF2/_inferred__5_carry__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  EF2/_inferred__5_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.935    EF2/_inferred__5_carry__2_n_5
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.833     1.960    EF2/CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    EF2/count_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 EF2/count_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.564     1.447    EF2/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  EF2/count_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  EF2/count_reg[1][8]/Q
                         net (fo=3, routed)           0.120     1.708    EF2/count_reg_n_0_[1][8]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  EF2/count_reg[1][8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    EF2/count_reg[1][8]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  EF2/count_reg[1][12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.934    EF2/count_reg[1][12]_i_1__1_n_5
    SLICE_X39Y50         FDRE                                         r  EF2/count_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.830     1.958    EF2/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  EF2/count_reg[1][11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    EF2/count_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u1/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.373ns (71.199%)  route 0.151ns (28.801%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.563     1.446    u1/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  u1/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  u1/count2_reg[6]/Q
                         net (fo=9, routed)           0.150     1.760    u1/EF3/count2_reg[6]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.916 r  u1/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    u1/count2_reg[4]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.970 r  u1/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    u1/count2_reg[8]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  u1/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.829     1.957    u1/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  u1/count2_reg[8]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    u1/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 T1/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.366ns (73.938%)  route 0.129ns (26.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.564     1.447    T1/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  T1/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/count1_reg[8]/Q
                         net (fo=3, routed)           0.128     1.716    T1/count1[8]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.876 r  T1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.877    T1/count1_reg[8]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.942 r  T1/count1_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.942    T1/count1_reg[11]_i_2_n_5
    SLICE_X37Y50         FDRE                                         r  T1/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.830     1.958    T1/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  T1/count1_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u1/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.386ns (71.896%)  route 0.151ns (28.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.563     1.446    u1/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  u1/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  u1/count2_reg[6]/Q
                         net (fo=9, routed)           0.150     1.760    u1/EF3/count2_reg[6]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.916 r  u1/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    u1/count2_reg[4]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.983 r  u1/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    u1/count2_reg[8]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  u1/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.829     1.957    u1/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  u1/count2_reg[10]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    u1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 EF2/count_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EF2/count_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.565     1.448    EF2/CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  EF2/count_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  EF2/count_reg[3][12]/Q
                         net (fo=2, routed)           0.120     1.709    EF2/count_reg_n_0_[3][12]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  EF2/_inferred__5_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    EF2/_inferred__5_carry__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  EF2/_inferred__5_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.960    EF2/_inferred__5_carry__2_n_6
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.833     1.960    EF2/CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  EF2/count_reg[3][14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    EF2/count_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y50   u1/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y50   u1/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   u1/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   u1/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   u1/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   u1/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   u1/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   u1/count2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   u1/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   B22/count_reg[2][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   EF2/clk_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   EF2/clk_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   EF2/count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   EF2/count_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   EF2/count_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   EF2/count_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   EF2/count_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   EF2/count_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   EF2/count_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   B22/clk_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y15   B22/clk_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   B22/count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   B22/count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   B22/count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   B22/count_reg[0][9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   B22/count_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   B22/count_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   B22/count_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   B22/count_reg[1][4]/C



