============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:31 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         177  5451.318 331280.511 336731.829 
  TOP                        177  5451.318 318689.327 324140.645 
    stoch2bin                 63  2522.837 136977.023 139499.859 
    genblk1[1].genblk1.sng    57  1466.314  82730.763  84197.077 
      ctr                     33  1305.033  70846.823  72151.857 
    genblk1[0].genblk1.sng    56  1446.561  93775.054  95221.615 
      ctr                     32  1285.280  81971.551  83256.830 

