Received: from sender4-op-o11.zoho.com (sender4-op-o11.zoho.com [136.143.188.11])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id E3D6130C63B;
	Tue, 14 Jul 2026 03:12:47 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.11
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1783998769; cv=pass; b=XaPbNiDln9Ux+Bw/w1BBJlfi732GS5sVVjaav2k1GfJ7NgPTc5Z2y0c+TJb7t4+zhQEtzIBo/4rxYNyf5VV8JTuHsoqzz5GmNdlP4OI4E2lhC5b7zNzkHvCUGmwyI4YH6i9beN9bcl0ih2gBro3WgT3v0mFlo/X5jQ4dLZWJSYk=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1783998769; c=relaxed/simple;
	bh=tODWZx6YEiJOaeAb2n9bZ1mJMw4aV8Tt/7vMY/c/f5U=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=k5Ucbrv+ExIU/Obr/6NyPVEADH0/GD3WqjE84C/kgFWOfigqB8Qn9Wb3RewUonHsr+lnhd6AEFxCAWeL7SJHBSr0R9g5GhO+2DnN8QjFYP9XrZFx9c03n4wNtotQ2i7r3a1WG16LncIcdmxj8rFdSpBQMlWDJzjJSRPJz94tIIw=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com; spf=pass smtp.mailfrom=collabora.com; dkim=pass (1024-bit key) header.d=collabora.com header.i=deborah.brouwer@collabora.com header.b=URr+GzdK; arc=pass smtp.client-ip=136.143.188.11
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=collabora.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=collabora.com header.i=deborah.brouwer@collabora.com header.b="URr+GzdK"
ARC-Seal: i=1; a=rsa-sha256; t=1783998743; cv=none; 
	d=zohomail.com; s=zohoarc; 
	b=OIS7QC1b7joiARMBkNgiyNP5pZZNcp3O3eK81g1Gtp3x3tPN3W8XZjedVJ4hNNE2AbYgq/wFDz+t1n1AlKcSHPjdnSO7rVFwNJdikbQrQmm69R6+M2rXWnMShQbBj8/C0d3nX0R4mHEaaVGFHQppaBgW9bd1/jCOUc9nISzE3tI=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; 
	t=1783998743; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To; 
	bh=Wi5h6oeP9HWr70m6aoIQ5B1xgYt2IfshPyZ/wqBUZkY=; 
	b=dH97cxHAv4oXS/3eC7/nC7nAlaa/9E5I0oitd9HfUWOVEGB1kbt4NabnN1h2xv/PrzmUB1ld3Q58aAdytInaLO72XSaqtQBVI5uGo5LIqZL6mSQC2Mq7yl2ODO7gJ2zKx3y3RukKqd9bXXxmvjKhrFnxftU2DQ7Ib/SlncXsdig=
ARC-Authentication-Results: i=1; mx.zohomail.com;
	dkim=pass  header.i=collabora.com;
	spf=pass  smtp.mailfrom=deborah.brouwer@collabora.com;
	dmarc=pass header.from=<deborah.brouwer@collabora.com>
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1783998743;
	s=zohomail; d=collabora.com; i=deborah.brouwer@collabora.com;
	h=Date:Date:From:From:To:To:Cc:Cc:Subject:Subject:Message-ID:References:MIME-Version:Content-Type:Content-Transfer-Encoding:In-Reply-To:Message-Id:Reply-To;
	bh=Wi5h6oeP9HWr70m6aoIQ5B1xgYt2IfshPyZ/wqBUZkY=;
	b=URr+GzdK5JjimSDBMt8bgBJz7GGANKf0fpNJ+AJYM2zHPhrvrtwx0G/uYdwntdSN
	54LbSYU7fNn9W/y4Rkkc1mubdFZxavwQm8HFEvXQLoUYLos39DQy73Yqc3pluGuuYXe
	ueUHHQILuRPGfzvkN6WRZdNTsseO5x30Y+xNOj34=
Received: by mx.zohomail.com with SMTPS id 1783998742550199.74308223190712;
	Mon, 13 Jul 2026 20:12:22 -0700 (PDT)
Date: Mon, 13 Jul 2026 20:12:21 -0700
From: Deborah Brouwer <deborah.brouwer@collabora.com>
To: Alice Ryhl <aliceryhl@google.com>
Cc: Daniel Almeida <daniel.almeida@collabora.com>,
	Danilo Krummrich <dakr@kernel.org>,
	David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
	Benno Lossin <lossin@kernel.org>, Gary Guo <gary@garyguo.net>,
	dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
	rust-for-linux@vger.kernel.org, boris.brezillon@collabora.com,
	samitolvanen@google.com, acourbot@nvidia.com, alvin.sun@linux.dev,
	laura.nao@collabora.com, work@onurozkan.dev,
	beata.michalska@arm.com, steven.price@arm.com, lyude@redhat.com
Subject: Re: [PATCH v6 4/7] drm/tyr: add GPU virtual memory (VM) support
Message-ID: <alWpFZfj1oj6IZMn@um790>
References: <20260709-fw-boot-b4-v6-0-ca391e1a4108@collabora.com>
 <20260709-fw-boot-b4-v6-4-ca391e1a4108@collabora.com>
 <alD-bUuMS2913WJO@google.com>
Precedence: bulk
X-Mailing-List: rust-for-linux@vger.kernel.org
List-Id: <rust-for-linux.vger.kernel.org>
List-Subscribe: <mailto:rust-for-linux+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:rust-for-linux+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <alD-bUuMS2913WJO@google.com>

On Fri, Jul 10, 2026 at 02:15:09PM +0000, Alice Ryhl wrote:
> On Thu, Jul 09, 2026 at 02:36:44PM -0700, Deborah Brouwer wrote:
> > From: Boris Brezillon <boris.brezillon@collabora.com>
> > 
> > Add GPU virtual address space management using the DRM GPUVM framework.
> > Each virtual memory (VM) space is backed by ARM64 LPAE Stage 1 page tables
> > and can be mapped into hardware address space (AS) slots for GPU execution.
> > 
> > The implementation provides memory isolation and virtual address
> > allocation. VMs support mapping GEM buffer objects with configurable
> > protection flags (readonly, noexec, uncached) and handle both 4KB and 2MB
> > page sizes. A new_dummy_object() helper is provided to create a dummy GEM
> > object for use as a GPUVM root.
> > 
> > The vm module integrates with the MMU for address space activation and
> > provides map/unmap/remap operations with page table synchronization.
> > 
> > Signed-off-by: Boris Brezillon <boris.brezillon@collabora.com>
> > Co-developed-by: Daniel Almeida <daniel.almeida@collabora.com>
> > Signed-off-by: Daniel Almeida <daniel.almeida@collabora.com>
> > Co-developed-by: Deborah Brouwer <deborah.brouwer@collabora.com>
> > Signed-off-by: Deborah Brouwer <deborah.brouwer@collabora.com>
> 
> > +impl core::fmt::Display for VmMapFlags {
> 
> Use kernel::fmt instead of core::fmt.
> 
> > +impl TryFrom<u32> for VmMapFlags {
> > +    type Error = Error;
> > +
> > +    fn try_from(value: u32) -> core::result::Result<Self, Self::Error> {
> 
> Simplifies to Result<Self, Self::Error> without full path.
> 
> > +        let valid = (kernel::uapi::drm_panthor_vm_bind_op_flags_DRM_PANTHOR_VM_BIND_OP_MAP_READONLY
> > +            | kernel::uapi::drm_panthor_vm_bind_op_flags_DRM_PANTHOR_VM_BIND_OP_MAP_NOEXEC
> > +            | kernel::uapi::drm_panthor_vm_bind_op_flags_DRM_PANTHOR_VM_BIND_OP_MAP_UNCACHED)
> > +            as u32;
> 
> Simplifies to
> 
> 	let valid = Self::Readonly as u32 | Self::Noexec as u32 | Self::Uncached as u32;
> 
> > +impl Drop for PtUpdateContext<'_, '_> {
> > +    fn drop(&mut self) {
> > +        if let Err(e) = self.mmu.end_vm_update(self.as_data) {
> > +            pr_err!("Failed to end VM update {:?}\n", e);
> > +        }
> > +
> > +        if let Err(e) = self.mmu.flush_vm(self.as_data) {
> > +            pr_err!("Failed to flush VM {:?}\n", e);
> > +        }
> 
> I assume it's not possible for this to run during a VM eviction, right?

In this series I don't think it's possible.
VM eviction only happens on firmware drop which happens on device unbind.
So, since firmware is held in RegistrationData, my understanding is that
it won't be dropped while a device-bound VM operation is in progress.

The slot manager does have a function to evict an idle vm to allocate an address
space for a new vm during a mapping/unmapping, but for this fw boot series there
is only one vm and it’s never marked as idle.

> 
> > +        let gpuvm_unique = kernel::drm::gpuvm::GpuVm::new::<Error, _>(
> > +            c_str!("Tyr::GpuVm"),
> 
> This can just be c"Tyr::GpuVm". The macro is only needed in macro
> contexts where this rewrite is not possible e.g. because the macro's
> caller provides a non-c str literal.
> 
> > +        let mut gpuvm_unique = self.gpuvm_unique.lock();
> > +
> > +        self.exec_op(gpuvm_unique.as_mut().get_mut(), req, &mut resources)?;
> > +
> > +        // We flush the defer cleanup list now. Things will be different in
> > +        // the asynchronous VM_BIND path, where we want the cleanup to
> > +        // happen outside the DMA signalling path.
> > +        self.gpuvm.deferred_cleanup();
> 
> You should probably release the gpuvm_unique mutex before invoking
> deferred_cleanup().
> 
> (Multiple occurances in this patch.)
> 
> > +            if gem_offset > 0 {
> > +                // Skip the entire SGT entry if the gem_offset exceeds its length
> > +                let skip = sgt_entry_length.min(gem_offset);
> 
> Nit: this may just be my idiosyncrasy, but I think this is more readable as:
> 
> 	usize::min(sgt_entry_length, gem_offset)
> 
> (Multiple occurances in this file.)
> 
> > +            let segment_mapped = match pt_map(context.pt, iova, paddr, len, prot) {
> > +                Ok(segment_mapped) => segment_mapped,
> > +                Err(e) => {
> > +                    // clean up any successful mappings from previous SGT entries.
> > +                    let total_mapped = iova - start_iova;
> > +                    if total_mapped > 0 {
> > +                        pt_unmap(context.pt, start_iova..(start_iova + total_mapped)).ok();
> 
> Nit: the idiomatic way to ignore errors is to write:
> 
> 	let _ = pt_unmap(context.pt, start_iova..(start_iova + total_mapped));
> 
> instead of converting the Result into an Option with .ok() and abusing
> the fact that Option is not #[must_use].
> 
> > +/// This function selects the largest supported block size (currently 4KB or 2MB)
> > +/// that can be used for a mapping at the given address and size, respecting alignment constraints.
> > +///
> > +/// We can map multiple pages at once but we can't exceed the size of the
> > +// table entry itself. So, if mapping 4KB pages, figure out how many pages
> > +// can be mapped before we hit the 2MB boundary. Or, if mapping 2MB pages,
> > +// figure out how many pages can be mapped before hitting the 1GB boundary
> > +// Returns the page size (4KB or 2MB) and the number of pages that can be mapped at that size.
> > +fn get_pgsize(addr: u64, size: u64) -> (u64, u64) {
> 
> Some of these comments are missing a / character.
> 
> > +        // SAFETY: Exclusive access to the page table is ensured because
> > +        // the pt reference comes from PtUpdateContext, which is created
> > +        // during a VM update operation, ensuring the driver does not concurrently
> > +        // modify the page table.
> > +        let (mapped, result) = unsafe {
> > +            pt.map_pages(
> > +                curr_iova as usize,
> > +                (curr_paddr as usize).try_into().unwrap(),
> > +                pgsize as usize,
> > +                pgcount as usize,
> > +                prot,
> > +                GFP_KERNEL,
> > +            )
> > +        };
> 
> It would be ideal if this SAFETY comment explains why this safety
> requirement is satisfied:
> 
> 	This page table must not contain any mapping that overlaps with
> 	the mapping created by this call.
> 
> (It's because GPUVM tells you to unmap pages before it tells you to map
> them.)
> 
> > +/// Unmaps a virtual address range from the page table.
> > +///
> > +/// This function removes all page table entries in the specified range,
> > +/// automatically handling different page sizes that may be present.
> > +fn pt_unmap(pt: &IoPageTable<'_, ARM64LPAES1>, range: Range<u64>) -> Result {
> > +    let mut iova = range.start;
> > +    let mut bytes_left_to_unmap = range.end - range.start;
> > +
> > +    while bytes_left_to_unmap > 0 {
> > +        let (pgsize, pgcount) = get_pgsize(iova, bytes_left_to_unmap);
> > +
> > +        // SAFETY: Exclusive access to the page table is ensured because
> > +        // the pt reference comes from PtUpdateContext, which was
> > +        // created while holding &mut Vm, preventing any other access to the
> > +        // page table for the duration of this operation.
> > +        let unmapped = unsafe { pt.unmap_pages(iova as usize, pgsize as usize, pgcount as usize) };
> 
> It would be ideal if this SAFETY comment explains why this safety
> requirement is satisfied:
> 
> 	This page table must contain one or more consecutive mappings
> 	starting at `iova` whose total size is `pgcount * pgsize`.
> 
> I.e. why can we be sure that this call isn't trying to unmap a 4KB
> sub-page in something that exists as a 2MB mapping in the page table?
> 
> (It's because GPUVM tells you to unmap exactly the range you were
> previously told to map.)
> 
> Alice
