Source Block: oh/elink/dv/dv_elink.v@47:57@HdlIdDef
   wire [11:0]		elink0_e_chipid;	// From elink0 of elink.v
   wire			elink0_e_resetb;	// From elink0_eclocks of eclocks.v
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_p;	// From elink0 of elink.v

Diff Content:
- 52    wire			elink0_reset;		// From elink0_eclocks of eclocks.v

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/dv_elink.v@76:86
   wire			elink0_txrd_wait;	// From elink0 of elink.v
   wire			elink0_txrr_wait;	// From elink0 of elink.v
   wire			elink0_txwr_wait;	// From elink0 of elink.v
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_div4;	// From elink1_eclocks of eclocks.v

Clone Blocks 2:
oh/elink/dv/dv_elink.v@81:91
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_div4;	// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_pll;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_n;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_p;	// From elink1 of elink.v
   wire			elink1_rxo_wr_wait_n;	// From elink1 of elink.v
   wire			elink1_rxo_wr_wait_p;	// From elink1 of elink.v

Clone Blocks 3:
oh/elink/dv/dv_elink.v@78:88
   wire			elink0_txwr_wait;	// From elink0 of elink.v
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_div4;	// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_pll;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_n;	// From elink1 of elink.v

Clone Blocks 4:
oh/elink/dv/dv_elink.v@79:89
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_div4;	// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_pll;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_n;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_p;	// From elink1 of elink.v

Clone Blocks 5:
oh/elink/dv/dv_elink.v@52:62
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_p;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_p;	// From elink0 of elink.v
   wire			elink0_rxrd_access;	// From elink0 of elink.v
   wire [PW-1:0]	elink0_rxrd_packet;	// From elink0 of elink.v
   wire			elink0_rxrr_access;	// From elink0 of elink.v

Clone Blocks 6:
oh/elink/dv/dv_elink.v@51:61
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_p;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_p;	// From elink0 of elink.v
   wire			elink0_rxrd_access;	// From elink0 of elink.v
   wire [PW-1:0]	elink0_rxrd_packet;	// From elink0 of elink.v

Clone Blocks 7:
oh/elink/dv/dv_elink.v@80:90
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_div4;	// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_pll;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_n;	// From elink1 of elink.v
   wire			elink1_rxo_rd_wait_p;	// From elink1 of elink.v
   wire			elink1_rxo_wr_wait_n;	// From elink1 of elink.v

Clone Blocks 8:
oh/elink/dv/dv_elink.v@73:83
   wire			elink0_txo_frame_p;	// From elink0 of elink.v
   wire			elink0_txo_lclk_n;	// From elink0 of elink.v
   wire			elink0_txo_lclk_p;	// From elink0 of elink.v
   wire			elink0_txrd_wait;	// From elink0 of elink.v
   wire			elink0_txrr_wait;	// From elink0 of elink.v
   wire			elink0_txwr_wait;	// From elink0 of elink.v
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v

Clone Blocks 9:
oh/elink/dv/dv_elink.v@44:54
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [11:0]		e_chipid;		// From elink2 of axi_elink.v
   wire [11:0]		elink0_e_chipid;	// From elink0 of elink.v
   wire			elink0_e_resetb;	// From elink0_eclocks of eclocks.v
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v

Clone Blocks 10:
oh/elink/dv/dv_elink.v@45:55
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [11:0]		e_chipid;		// From elink2 of axi_elink.v
   wire [11:0]		elink0_e_chipid;	// From elink0 of elink.v
   wire			elink0_e_resetb;	// From elink0_eclocks of eclocks.v
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v

Clone Blocks 11:
oh/elink/dv/dv_elink.v@74:84
   wire			elink0_txo_lclk_n;	// From elink0 of elink.v
   wire			elink0_txo_lclk_p;	// From elink0 of elink.v
   wire			elink0_txrd_wait;	// From elink0 of elink.v
   wire			elink0_txrr_wait;	// From elink0 of elink.v
   wire			elink0_txwr_wait;	// From elink0 of elink.v
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v

Clone Blocks 12:
oh/elink/dv/dv_elink.v@43:53
  
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [11:0]		e_chipid;		// From elink2 of axi_elink.v
   wire [11:0]		elink0_e_chipid;	// From elink0 of elink.v
   wire			elink0_e_resetb;	// From elink0_eclocks of eclocks.v
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v

Clone Blocks 13:
oh/elink/dv/dv_elink.v@75:85
   wire			elink0_txo_lclk_p;	// From elink0 of elink.v
   wire			elink0_txrd_wait;	// From elink0 of elink.v
   wire			elink0_txrr_wait;	// From elink0 of elink.v
   wire			elink0_txwr_wait;	// From elink0 of elink.v
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v

Clone Blocks 14:
oh/elink/dv/dv_elink.v@50:60
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_p;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_p;	// From elink0 of elink.v
   wire			elink0_rxrd_access;	// From elink0 of elink.v

Clone Blocks 15:
oh/elink/dv/dv_elink.v@48:58
   wire			elink0_e_resetb;	// From elink0_eclocks of eclocks.v
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_p;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_n;	// From elink0 of elink.v

Clone Blocks 16:
oh/elink/dv/dv_elink.v@46:56
   wire [11:0]		e_chipid;		// From elink2 of axi_elink.v
   wire [11:0]		elink0_e_chipid;	// From elink0 of elink.v
   wire			elink0_e_resetb;	// From elink0_eclocks of eclocks.v
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v

Clone Blocks 17:
oh/elink/dv/dv_elink.v@49:59
   wire			elink0_elink_en;	// From elink0 of elink.v
   wire			elink0_mailbox_full;	// From elink0 of elink.v
   wire			elink0_mailbox_not_empty;// From elink0 of elink.v
   wire			elink0_reset;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk;		// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_div4;	// From elink0_eclocks of eclocks.v
   wire			elink0_rx_lclk_pll;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_rd_wait_p;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_n;	// From elink0 of elink.v
   wire			elink0_rxo_wr_wait_p;	// From elink0 of elink.v

Clone Blocks 18:
oh/elink/dv/dv_elink.v@77:87
   wire			elink0_txrr_wait;	// From elink0 of elink.v
   wire			elink0_txwr_wait;	// From elink0 of elink.v
   wire [11:0]		elink1_e_chipid;	// From elink1 of elink.v
   wire			elink1_e_resetb;	// From elink1_eclocks of eclocks.v
   wire			elink1_elink_en;	// From elink1 of elink.v
   wire			elink1_mailbox_full;	// From elink1 of elink.v
   wire			elink1_mailbox_not_empty;// From elink1 of elink.v
   wire			elink1_reset;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk;		// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_div4;	// From elink1_eclocks of eclocks.v
   wire			elink1_rx_lclk_pll;	// From elink1 of elink.v

