<stg><name>gradient_weight_x</name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %r_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %r_V_120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %r_V_122 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
entry:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %r_V_124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %r_V_126 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %r_V_128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %r_V_130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %r_V_132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %r_V_134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %r_V_136 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %r_V_138 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %r_V_140 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %r_V_142 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %r_V_144 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %r_V_146 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %r_V_148 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:18 %r_V_150 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %r_V_152 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:44 %store_ln193 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:45 %store_ln193 = store i11 0, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
entry:46 %br_ln193 = br void %for.body5.i.i

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.body5.i.i:0 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body5.i.i:16 %icmp_ln193 = icmp_eq  i19 %indvar_flatten_load, i19 447772

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body5.i.i:17 %add_ln193 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i.i:18 %br_ln193 = br i1 %icmp_ln193, void %for.inc65.i, void %gradient_weight_x.exit

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc65.i:0 %c_load = load i11 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc65.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 447772, i64 447772, i64 447772

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc65.i:3 %icmp_ln195 = icmp_eq  i11 %c_load, i11 1027

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc65.i:4 %select_ln193 = select i1 %icmp_ln195, i11 0, i11 %c_load

]]></Node>
<StgValue><ssdm name="select_ln193"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc65.i:5 %specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln197"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65.i:6 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc65.i:7 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %select_ln193, i32 10

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65.i:8 %xor_ln200 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln200"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65.i:9 %br_ln200 = br i1 %tmp_66, void %if.then.i, void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i:3 %icmp_ln216 = icmp_ugt  i11 %select_ln193, i11 5

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i:4 %and_ln216 = and i1 %icmp_ln216, i1 %xor_ln200

]]></Node>
<StgValue><ssdm name="and_ln216"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:5 %br_ln216 = br i1 %and_ln216, void %if.else52.i, void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else52.i:0 %icmp_ln226 = icmp_ugt  i11 %select_ln193, i11 2

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else52.i:1 %br_ln226 = br i1 %icmp_ln226, void %if.end60.i, void %if.then54.i

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.end60.i:0 %br_ln0 = br void %for.inc62.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc62.i:0 %add_ln195 = add i11 %select_ln193, i11 1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62.i:16 %store_ln195 = store i19 %add_ln193, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62.i:17 %store_ln195 = store i11 %add_ln195, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:1 %r_V_160 = load i32 %r_V_124

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:2 %r_V_162 = load i32 %r_V_126

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:3 %r_V_164 = load i32 %r_V_128

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:4 %r_V_166 = load i32 %r_V_130

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:5 %r_V_168 = load i32 %r_V_132

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:6 %r_V_170 = load i32 %r_V_134

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:7 %r_V_172 = load i32 %r_V_136

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:8 %r_V_174 = load i32 %r_V_138

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:9 %r_V_176 = load i32 %r_V_140

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:10 %r_V_178 = load i32 %r_V_142

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:11 %r_V_180 = load i32 %r_V_144

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:12 %r_V_182 = load i32 %r_V_146

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:13 %r_V_184 = load i32 %r_V_148

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:14 %r_V_186 = load i32 %r_V_150

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:15 %r_V_188 = load i32 %r_V_152

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %tmp_x_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y_filtered_x_V

]]></Node>
<StgValue><ssdm name="tmp_x_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:1 %tmp_y_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y_filtered_y_V

]]></Node>
<StgValue><ssdm name="tmp_y_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:2 %tmp_z_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y_filtered_z_V

]]></Node>
<StgValue><ssdm name="tmp_z_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln203 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end.i:0 %tmp_x_V_2 = phi i32 %tmp_x_V, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_x_V_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end.i:1 %tmp_y_V_2 = phi i32 %tmp_y_V, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_y_V_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end.i:2 %tmp_z_V_2 = phi i32 %tmp_z_V, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_z_V_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:0 %r_V_load = load i32 %r_V

]]></Node>
<StgValue><ssdm name="r_V_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:1 %r_V_120_load = load i32 %r_V_120

]]></Node>
<StgValue><ssdm name="r_V_120_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:2 %r_V_122_load = load i32 %r_V_122

]]></Node>
<StgValue><ssdm name="r_V_122_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="49" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:3 %sext_ln1270 = sext i32 %r_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:4 %r_V_154 = mul i49 %sext_ln1270, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:5 %acc_x_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_154, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="acc_x_V_4"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="49" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:6 %sext_ln1270_57 = sext i32 %r_V_120_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_57"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:7 %r_V_156 = mul i49 %sext_ln1270_57, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:8 %acc_y_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_156, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="acc_y_V_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="49" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:9 %sext_ln1270_58 = sext i32 %r_V_122_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_58"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:10 %r_V_158 = mul i49 %sext_ln1270_58, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:11 %acc_z_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_158, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="acc_z_V_4"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:12 %sext_ln1270_59 = sext i32 %r_V_160

]]></Node>
<StgValue><ssdm name="sext_ln1270_59"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:13 %r_V_161 = mul i50 %sext_ln1270_59, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="49" op_0_bw="49" op_1_bw="30" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:14 %lhs_28 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_x_V_4, i19 0

]]></Node>
<StgValue><ssdm name="lhs_28"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="50" op_0_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:15 %sext_ln1347 = sext i49 %lhs_28

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:16 %ret_V = add i50 %sext_ln1347, i50 %r_V_161

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:17 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V, i32 19, i32 49

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:18 %tmp_67 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp, i19 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:19 %lhs_29 = sext i50 %tmp_67

]]></Node>
<StgValue><ssdm name="lhs_29"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:20 %sext_ln1270_60 = sext i32 %r_V_162

]]></Node>
<StgValue><ssdm name="sext_ln1270_60"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:21 %r_V_163 = mul i50 %sext_ln1270_60, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="49" op_0_bw="49" op_1_bw="30" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:22 %lhs_V_14 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_y_V_4, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="50" op_0_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:23 %sext_ln1347_3 = sext i49 %lhs_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1347_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:24 %ret_V_40 = add i50 %sext_ln1347_3, i50 %r_V_163

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="31" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:25 %tmp_68 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_40, i32 19, i32 49

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:26 %tmp_69 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_68, i19 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:27 %lhs_V_17 = sext i50 %tmp_69

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:28 %sext_ln1270_61 = sext i32 %r_V_164

]]></Node>
<StgValue><ssdm name="sext_ln1270_61"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:29 %r_V_165 = mul i50 %sext_ln1270_61, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="49" op_0_bw="49" op_1_bw="30" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:30 %lhs_V_16 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_z_V_4, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="50" op_0_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:31 %sext_ln1347_4 = sext i49 %lhs_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1347_4"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:32 %ret_V_41 = add i50 %sext_ln1347_4, i50 %r_V_165

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="31" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:33 %tmp_70 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_41, i32 19, i32 49

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:34 %tmp_71 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_70, i19 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:35 %lhs_V_19 = sext i50 %tmp_71

]]></Node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:36 %sext_ln1270_62 = sext i32 %r_V_166

]]></Node>
<StgValue><ssdm name="sext_ln1270_62"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:37 %r_V_167 = mul i50 %sext_ln1270_62, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:38 %sext_ln813 = sext i50 %r_V_167

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:39 %ret_V_42 = add i51 %lhs_29, i51 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:40 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_42, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:41 %lhs_30 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0

]]></Node>
<StgValue><ssdm name="lhs_30"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:42 %sext_ln1270_63 = sext i32 %r_V_168

]]></Node>
<StgValue><ssdm name="sext_ln1270_63"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:43 %r_V_169 = mul i50 %sext_ln1270_63, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:44 %sext_ln813_12 = sext i50 %r_V_169

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:45 %ret_V_43 = add i51 %lhs_V_17, i51 %sext_ln813_12

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:46 %tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_43, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:47 %lhs_V_26 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_34, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_26"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:48 %sext_ln1270_64 = sext i32 %r_V_170

]]></Node>
<StgValue><ssdm name="sext_ln1270_64"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:49 %r_V_171 = mul i50 %sext_ln1270_64, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:50 %sext_ln813_13 = sext i50 %r_V_171

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:51 %ret_V_44 = add i51 %lhs_V_19, i51 %sext_ln813_13

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:52 %tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_44, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:53 %lhs_V_13 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_35, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="51" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:54 %sext_ln1270_65 = sext i32 %r_V_172

]]></Node>
<StgValue><ssdm name="sext_ln1270_65"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:55 %r_V_173 = mul i51 %sext_ln1270_65, i51 152200

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:56 %ret_V_45 = add i51 %lhs_30, i51 %r_V_173

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:57 %tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_45, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:58 %lhs_31 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_36, i19 0

]]></Node>
<StgValue><ssdm name="lhs_31"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="51" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:59 %sext_ln1270_66 = sext i32 %r_V_174

]]></Node>
<StgValue><ssdm name="sext_ln1270_66"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:60 %r_V_175 = mul i51 %sext_ln1270_66, i51 152200

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:61 %ret_V_46 = add i51 %lhs_V_26, i51 %r_V_175

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:62 %tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_46, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:63 %lhs_V_27 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_37, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_27"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="51" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:64 %sext_ln1270_67 = sext i32 %r_V_176

]]></Node>
<StgValue><ssdm name="sext_ln1270_67"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:65 %r_V_177 = mul i51 %sext_ln1270_67, i51 152200

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:66 %ret_V_47 = add i51 %lhs_V_13, i51 %r_V_177

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:67 %tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_47, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:68 %lhs_V_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_38, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:69 %sext_ln1270_68 = sext i32 %r_V_178

]]></Node>
<StgValue><ssdm name="sext_ln1270_68"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:70 %r_V_179 = mul i50 %sext_ln1270_68, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:71 %sext_ln813_14 = sext i50 %r_V_179

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:72 %ret_V_48 = add i51 %lhs_31, i51 %sext_ln813_14

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:73 %tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_48, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:75 %sext_ln1270_69 = sext i32 %r_V_180

]]></Node>
<StgValue><ssdm name="sext_ln1270_69"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:76 %r_V_181 = mul i50 %sext_ln1270_69, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:77 %sext_ln813_15 = sext i50 %r_V_181

]]></Node>
<StgValue><ssdm name="sext_ln813_15"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:78 %ret_V_49 = add i51 %lhs_V_27, i51 %sext_ln813_15

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:79 %tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_49, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:81 %sext_ln1270_70 = sext i32 %r_V_182

]]></Node>
<StgValue><ssdm name="sext_ln1270_70"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:82 %r_V_183 = mul i50 %sext_ln1270_70, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:83 %sext_ln813_16 = sext i50 %r_V_183

]]></Node>
<StgValue><ssdm name="sext_ln813_16"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:84 %ret_V_50 = add i51 %lhs_V_18, i51 %sext_ln813_16

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:85 %tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_50, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:1 %store_ln195 = store i32 %tmp_z_V_2, i32 %r_V_152

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:2 %store_ln195 = store i32 %tmp_y_V_2, i32 %r_V_150

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:3 %store_ln195 = store i32 %tmp_x_V_2, i32 %r_V_148

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:4 %store_ln195 = store i32 %r_V_188, i32 %r_V_146

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:5 %store_ln195 = store i32 %r_V_186, i32 %r_V_144

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:6 %store_ln195 = store i32 %r_V_184, i32 %r_V_142

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:7 %store_ln195 = store i32 %r_V_182, i32 %r_V_140

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:8 %store_ln195 = store i32 %r_V_180, i32 %r_V_138

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:9 %store_ln195 = store i32 %r_V_178, i32 %r_V_136

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:10 %store_ln195 = store i32 %r_V_176, i32 %r_V_134

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:11 %store_ln195 = store i32 %r_V_174, i32 %r_V_132

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:12 %store_ln195 = store i32 %r_V_172, i32 %r_V_130

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:13 %store_ln195 = store i32 %r_V_170, i32 %r_V_128

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:14 %store_ln195 = store i32 %r_V_168, i32 %r_V_126

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:15 %store_ln195 = store i32 %r_V_166, i32 %r_V_124

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:18 %store_ln195 = store i32 %r_V_164, i32 %r_V_122

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:19 %store_ln195 = store i32 %r_V_162, i32 %r_V_120

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:20 %store_ln195 = store i32 %r_V_160, i32 %r_V

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
for.inc62.i:21 %br_ln195 = br void %for.body5.i.i

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0">
<![CDATA[
gradient_weight_x.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="201" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then54.i:0 %write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_x_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then54.i:1 %write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_y_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then54.i:2 %write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_z_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.then54.i:3 %br_ln229 = br void %if.end60.i

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:74 %lhs_32 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_39, i19 0

]]></Node>
<StgValue><ssdm name="lhs_32"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:80 %lhs_V_28 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_40, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_28"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:86 %lhs_V_20 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_41, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:87 %sext_ln1270_71 = sext i32 %r_V_184

]]></Node>
<StgValue><ssdm name="sext_ln1270_71"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:88 %r_V_185 = mul i50 %sext_ln1270_71, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:89 %sext_ln813_17 = sext i50 %r_V_185

]]></Node>
<StgValue><ssdm name="sext_ln813_17"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:90 %ret_V_51 = add i51 %lhs_32, i51 %sext_ln813_17

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:91 %tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_51, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:92 %lhs_33 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_42, i19 0

]]></Node>
<StgValue><ssdm name="lhs_33"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:93 %sext_ln1270_72 = sext i32 %r_V_186

]]></Node>
<StgValue><ssdm name="sext_ln1270_72"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:94 %r_V_187 = mul i50 %sext_ln1270_72, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:95 %sext_ln813_18 = sext i50 %r_V_187

]]></Node>
<StgValue><ssdm name="sext_ln813_18"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:96 %ret_V_52 = add i51 %lhs_V_28, i51 %sext_ln813_18

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:97 %tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_52, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:98 %lhs_V_29 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_43, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_29"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="50" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:99 %sext_ln1270_73 = sext i32 %r_V_188

]]></Node>
<StgValue><ssdm name="sext_ln1270_73"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:100 %r_V_189 = mul i50 %sext_ln1270_73, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="51" op_0_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:101 %sext_ln813_19 = sext i50 %r_V_189

]]></Node>
<StgValue><ssdm name="sext_ln813_19"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:102 %ret_V_53 = add i51 %lhs_V_20, i51 %sext_ln813_19

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:103 %tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_53, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:104 %lhs_V_21 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_44, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="49" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:105 %sext_ln1270_74 = sext i32 %tmp_x_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1270_74"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:106 %r_V_191 = mul i49 %sext_ln1270_74, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="51" op_0_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:107 %sext_ln813_20 = sext i49 %r_V_191

]]></Node>
<StgValue><ssdm name="sext_ln813_20"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:108 %ret_V_54 = add i51 %lhs_33, i51 %sext_ln813_20

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:109 %acc_x_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_54, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_x_V"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="49" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:110 %sext_ln1270_75 = sext i32 %tmp_y_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1270_75"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:111 %r_V_193 = mul i49 %sext_ln1270_75, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_193"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="51" op_0_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:112 %sext_ln813_21 = sext i49 %r_V_193

]]></Node>
<StgValue><ssdm name="sext_ln813_21"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:113 %ret_V_55 = add i51 %lhs_V_29, i51 %sext_ln813_21

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:114 %acc_y_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_55, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_y_V"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="49" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:115 %sext_ln1270_76 = sext i32 %tmp_z_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1270_76"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:116 %r_V_195 = mul i49 %sext_ln1270_76, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_195"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="51" op_0_bw="49">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:117 %sext_ln813_22 = sext i49 %r_V_195

]]></Node>
<StgValue><ssdm name="sext_ln813_22"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:118 %ret_V_56 = add i51 %lhs_V_21, i51 %sext_ln813_22

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:119 %acc_z_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_56, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_z_V"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:120 %write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_x_V, i32 %acc_x_V

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:121 %write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_y_V, i32 %acc_y_V

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:122 %write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_z_V, i32 %acc_z_V

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i:123 %br_ln225 = br void %for.inc62.i

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
