// Seed: 1563400888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2,
    output tri  id_3,
    input  wand id_4,
    output wand id_5,
    input  wire id_6
    , id_9,
    input  wor  id_7
);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2;
  initial begin : LABEL_0
    id_1 <= 1'h0;
    id_1 = id_1;
  end
  assign id_2 = {id_2, (1'b0)} - 1;
  assign id_2 = 1;
  supply0 id_3;
  wand id_4 = 1 - id_4;
  assign id_3 = id_2;
  wire id_5;
  tri  id_6;
  assign id_6 = id_4;
endmodule
