// Seed: 9340060
wire id_0, id_1[1  <<  id_2 : 1], id_3 = "";
module module_0;
  assign id_0 = id_0 - 1;
  logic id_1 = id_0;
  logic id_2, id_3 = 1;
  logic id_4;
endmodule
