verilog work "half_add.v"
verilog work "add_1bit.v"
verilog work "test.v"
verilog work "G:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
