// Seed: 396306813
module module_0 ();
  wire id_1;
  assign module_3.id_4 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd39,
    parameter id_9 = 32'd2
) (
    output uwire id_0,
    input  wire  id_1,
    output tri0  id_2,
    output wor   id_3
    , id_7,
    output uwire id_4,
    input  tri1  id_5
);
  defparam id_8.id_9 = 1;
  xor primCall (id_0, id_1, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wire id_3
    , id_11,
    input wand id_4,
    output wor id_5,
    input tri0 id_6
    , id_12,
    inout tri0 id_7,
    output supply0 id_8,
    output supply1 id_9
);
  final $display(id_12, 1, 1 & 1);
  module_0 modCall_1 ();
endmodule
