// Seed: 2176361350
module module_0 (
    input uwire id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input wire id_8,
    input wand id_9,
    input wand id_10,
    output uwire id_11
);
  assign id_11 = 1;
  always @(posedge id_1 ^ id_7) release id_5;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output wire id_4
    , id_6
);
  tri0 id_7;
  nor (id_2, id_7, id_3, id_6);
  assign id_1 = id_7 ? 1 : 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_0, id_3, id_3, id_3, id_3, id_3, id_2
  );
endmodule
