parent	,	V_5
cfg_hi	,	V_37
dwc_dump_chan_regs	,	F_26
"%s\n"	,	L_26
RAW	,	V_73
"  desc: s0x%x d0x%x l0x%x c0x%x:%x\n"	,	L_11
"  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n"	,	L_5
dev	,	V_4
channel_clear_bit	,	F_30
async_tx_ack	,	F_36
release_mem_region	,	F_128
DMA_FROM_DEVICE	,	V_65
unlikely	,	F_53
for_each_sg	,	F_71
__devinit	,	T_7
EIO	,	V_164
DMA_PRIVATE	,	V_219
dma_sync_single_for_device	,	F_67
XFER	,	V_43
channel_writel	,	F_23
size	,	V_191
xfer_count	,	V_102
DWC_CTLL_FC_M2M	,	V_108
dst_maxburst	,	V_147
__devexit	,	T_8
"new cyclic period llp 0x%08x\n"	,	L_14
src_addr_width	,	V_138
dwc_prep_slave_sg	,	F_68
CFG	,	V_183
free_irq	,	F_126
dwc_dump_lli	,	F_45
"xfer"	,	L_17
test_bit	,	F_55
"queue and/or active list are not empty\n"	,	L_35
EBUSY	,	V_171
DWC_CFGL_FIFO_EMPTY	,	V_153
dwc_handle_cyclic	,	F_52
clear_bit	,	F_97
dw_lli	,	V_76
DW_DMA_IS_CYCLIC	,	V_89
i	,	V_15
irq	,	V_91
DWC_DEFAULT_CTLLO	,	F_63
dma_async_device_register	,	F_118
fls	,	F_75
set_runtime_config	,	F_76
request_mem_region	,	F_104
dwc_sync_desc_for_cpu	,	F_13
dst_addr_width	,	V_128
v	,	V_45
dwc_fast_fls	,	F_25
period_len	,	V_175
DWC_CFGL_CH_PRIOR	,	F_21
platform_device	,	V_185
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_62
dma_writel	,	F_44
dev_dbg	,	F_10
CFG_HI	,	V_41
"BUG: Unexpected interrupts pending: 0x%x\n"	,	L_21
KERN_CRIT	,	V_77
dw	,	V_26
DWC_CFGH_FIFO_MODE	,	V_31
"BUG: Attempted to start non-idle channel\n"	,	L_6
"  freeing descriptor %p\n"	,	L_32
"%s: llp=0x%llx\n"	,	L_9
reg	,	V_122
dst_addr	,	V_129
err_clk	,	V_204
sgl	,	V_114
ret	,	V_14
to_dw_dma_chan	,	F_50
list	,	V_69
period_callback	,	V_84
spin_unlock_irqrestore	,	F_11
dma_async_tx_descriptor	,	V_58
DW_CFG_DMA_EN	,	V_184
free_list	,	V_24
sg_dma_address	,	F_72
platform_get_resource	,	F_102
dma_cookie_status	,	F_79
dw_resume_noirq	,	F_132
child	,	V_19
iounmap	,	F_121
private	,	V_29
dma_cookie_complete	,	F_35
dst_width	,	V_105
dev_vdbg	,	F_12
DW_DMA_FC_D_P2M	,	V_142
tasklet_init	,	F_112
DWC_CTLL_INT_EN	,	V_112
dma_map_single	,	F_88
CHAN_ALLOCATION_ASCENDING	,	V_209
list_del	,	F_9
dw_desc	,	V_6
"error"	,	L_18
cdesc	,	V_83
slave_sg_todev_fill_desc	,	V_136
chancnt	,	V_88
DMA_RESUME	,	V_155
"interrupt, stopping DMA transfer\n"	,	L_16
dma_tx_state	,	V_160
cap_mask	,	V_216
dwc_scan_descriptors	,	F_43
dma_sconfig	,	V_121
async_tx_test_ack	,	F_8
list_entry	,	F_4
dwc_initialize	,	F_19
dma	,	V_36
dma_cookie_assign	,	F_60
ENOMEM	,	V_180
mem_width	,	V_124
chan_priority	,	V_211
CFG_LO	,	V_40
slave_sg_fromdev_fill_desc	,	V_143
CH_EN	,	V_51
"descriptor %u complete\n"	,	L_7
clk_put	,	F_120
dma_sync_single_for_cpu	,	F_15
context	,	V_118
lock	,	V_17
"%s: status_err=%x\n"	,	L_19
to_platform_device	,	F_131
clk	,	V_203
list_for_each_entry_safe	,	F_7
cookie	,	V_59
io	,	V_190
IRQ_HANDLED	,	V_98
DWC_CTLL_LLP_S_EN	,	V_54
driver	,	V_198
cmd	,	V_149
dma_dev	,	V_35
status	,	V_93
cfglo	,	V_32
list_add_tail	,	F_61
src_width	,	V_104
status_err	,	V_82
periods	,	V_86
_dwc	,	V_228
CTL_LO	,	V_50
err_irq	,	V_206
DW_DMA_FC_P_M2P	,	V_132
dw_dma_cyclic_stop	,	F_92
err	,	V_192
"moving child desc %p to freelist\n"	,	L_3
chan_allocation_order	,	V_208
"dw_dmac"	,	L_40
dwc_alloc_chan_resources	,	F_82
DMA_DEV_TO_MEM	,	V_137
ctllo	,	V_79
dw_cyclic_desc	,	V_172
dwc_control	,	F_77
out_err_alloc	,	V_181
paused	,	V_154
cfg_lo	,	V_38
dma_set_residue	,	F_80
list_splice_init	,	F_17
size_t	,	T_6
pdev	,	V_186
u32	,	T_1
reg_width	,	V_123
release_resource	,	F_122
tasklet_schedule	,	F_57
dw_suspend_noirq	,	F_130
DMA_COMPL_SKIP_SRC_UNMAP	,	V_66
"%s: DesignWare DMA Controller, %d channels\n"	,	L_41
"scanned %u descriptors on freelist\n"	,	L_2
dw_dma_chan	,	V_7
DMA_COMPL_SKIP_DEST_UNMAP	,	V_61
dwc_tx_submit	,	F_58
spin_lock_irqsave	,	F_6
"%s: started %u\n"	,	L_22
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_67
list_add	,	F_18
dma_cookie_init	,	F_83
DWC_CFGL_CH_PRIOR_MASK	,	V_39
DMA_PREP_INTERRUPT	,	V_111
chan2dev	,	F_1
list_for_each_entry	,	F_14
DMA_SLAVE	,	V_217
was_cyclic	,	V_178
platform_set_drvdata	,	F_111
is_private	,	V_218
dma_ctrl_cmd	,	V_148
platform_get_drvdata	,	F_124
ENXIO	,	V_158
KERN_INFO	,	V_227
cfghi	,	V_30
STATUS_INT	,	V_94
dwc_chan_disable	,	F_29
dw_dma_interrupt	,	F_56
dma_async_tx_callback	,	T_2
dma_cap_set	,	F_115
list_move	,	F_37
mem	,	V_135
clk_get	,	F_106
direction	,	V_117
dwc_descriptor_complete	,	F_34
dev_name	,	F_117
to_dw_dma	,	F_20
src	,	V_101
__fls	,	F_69
sg_dma_len	,	F_73
dev_id	,	V_92
ctlhi	,	V_78
bad_desc	,	V_80
DWC_CTLL_SRC_WIDTH	,	F_65
DMA_MEMCPY	,	V_215
callback	,	V_56
CLEAR	,	V_74
dwc_tx_status	,	F_78
IS_ERR	,	F_107
err_kfree	,	V_200
spin_lock_init	,	F_114
dma_addr_t	,	T_3
prev	,	V_81
ch_regs	,	V_213
"cyclic prepared buf 0x%llx len %zu "	,	L_37
platform_driver_unregister	,	F_136
"%s: queued %u\n"	,	L_23
dw_dma	,	V_25
"Bad descriptor submitted for DMA!\n"	,	L_12
len	,	V_64
_desc	,	V_13
DMA_MEM_TO_DEV	,	V_127
txd_to_dw_desc	,	F_59
DW_DMA_FC_P_P2M	,	V_141
tasklet	,	V_97
nr_channels	,	V_193
request_irq	,	F_110
dwc	,	V_8
GFP_KERNEL	,	V_167
dw_dma_platform_data	,	V_187
device	,	V_1
LIST_HEAD	,	F_41
dma_async_device_unregister	,	F_125
all_chan_mask	,	V_90
dws	,	V_28
maxburst	,	V_144
DMA_TERMINATE_ALL	,	V_156
pdata	,	V_188
dw_shutdown	,	F_129
dev_printk	,	F_46
list_del_init	,	F_48
device_node	,	V_210
DMA_PAUSE	,	V_151
device_issue_pending	,	V_226
sg	,	V_125
arg	,	V_150
txd	,	V_18
scatterlist	,	V_113
src_addr	,	V_139
dwc_issue_pending	,	F_81
regs	,	V_201
CHAN_PRIORITY_ASCENDING	,	V_212
dw_probe	,	F_100
tasklet_kill	,	F_127
"period %zu periods %d\n"	,	L_38
ERR_PTR	,	F_94
DW_DMA_MAX_NR_CHANNELS	,	V_194
channel_set_bit	,	F_24
tx	,	V_99
dest	,	V_100
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_10
dev_get_platdata	,	F_101
INIT_LIST_HEAD	,	F_86
dw_dma_get_src_addr	,	F_49
"%s: d0x%llx s0x%llx l0x%zx f0x%lx\n"	,	L_24
platform_get_irq	,	F_103
channel_readl	,	F_28
last	,	V_177
status_xfer	,	V_72
DST_TRAN	,	V_96
desc_node	,	V_11
dma_slave_config	,	V_119
ioremap	,	F_105
retval	,	V_176
__ffs	,	F_96
channels	,	V_207
callback_param	,	V_60
name	,	V_199
desc	,	V_12
"BUG: XFER bit set, but channel not idle!\n"	,	L_8
next	,	V_10
BUG_ON	,	F_22
DWC_CTLL_FC	,	F_70
device_control	,	V_224
device_fc	,	V_131
"%s: descs allocated=%u\n"	,	L_31
printk	,	F_116
MASK	,	V_42
dev_err	,	F_27
dwc_handle_error	,	F_47
__dw_regs	,	F_113
LLP	,	V_48
DW_REGLEN	,	V_197
"%s: length is zero!\n"	,	L_25
dma_chan	,	V_2
param	,	V_57
kzalloc	,	F_84
device_free_chan_resources	,	V_221
src_maxburst	,	V_146
CTL_HI	,	V_49
err_release_r	,	V_202
mask	,	V_44
buf_addr	,	V_173
dma_readl	,	F_31
lli	,	V_21
tx_submit	,	V_168
start	,	V_196
clk_disable_unprepare	,	F_119
device_alloc_chan_resources	,	V_220
llp	,	V_71
out_err	,	V_179
total_len	,	V_126
dma_transfer_direction	,	V_116
list_empty	,	F_42
dev_info	,	F_85
DMA_SLAVE_CONFIG	,	V_157
descs_allocated	,	V_165
"cyclic DMA unexpected %s "	,	L_15
"%s: allocated %d descriptors\n"	,	L_30
device_tx_status	,	V_225
DMA_TO_DEVICE	,	V_22
"  cookie: %d\n"	,	L_13
dlen	,	V_134
dw_exit	,	F_135
dwc_free_chan_resources	,	F_89
phys	,	V_20
dwc_first_active	,	F_3
"hclk"	,	L_39
device_prep_slave_sg	,	V_223
priority	,	V_33
txstate	,	V_161
dma_unmap_single	,	F_38
DWC_CFGL_CH_SUSP	,	V_152
__func__	,	V_75
DMA_SUCCESS	,	V_162
ENODEV	,	V_170
kfree	,	F_90
device_prep_dma_memcpy	,	V_222
flags	,	V_16
DWC_CTLL_DST_WIDTH	,	F_64
dma_async_tx_descriptor_init	,	F_87
CHAN	,	V_214
chan2parent	,	F_2
dw_dma_slave	,	V_27
DWC_CTLL_DST_FIX	,	V_130
dw_init	,	F_133
DWC_CTLL_LLP_D_EN	,	V_53
initialized	,	V_34
clk_prepare_enable	,	F_109
active_list	,	V_9
platform_driver_probe	,	F_134
dw_dma_tasklet	,	F_54
EINVAL	,	V_145
"moving desc %p to freelist\n"	,	L_4
DAR	,	V_47
test_and_set_bit	,	F_95
"%s: done\n"	,	L_33
__init	,	T_9
__exit	,	T_10
dma_status	,	V_159
chan	,	V_3
first	,	V_52
queue	,	V_70
period_callback_param	,	V_85
dw_dma_off	,	F_99
data	,	V_87
DMA_PAUSED	,	V_163
DW_DMA_FC_D_M2P	,	V_133
"channel already prepared for cyclic DMA\n"	,	L_36
dw_dma_cyclic_free	,	F_98
dw_remove	,	F_123
dw_dma_get_dst_addr	,	F_51
dar	,	V_63
"%s: status=0x%x\n"	,	L_20
DWC_CTLL_SRC_FIX	,	V_140
dma_cookie_t	,	T_5
offset	,	V_103
DWC_CTLL_SRC_INC	,	V_107
resource	,	V_189
dw_driver	,	V_229
NR_DESCS_PER_CHANNEL	,	V_166
BLOCK	,	V_205
"missing prep for cyclic DMA\n"	,	L_34
DWC_CTLL_DST_INC	,	V_106
PTR_ERR	,	F_108
SRC_TRAN	,	V_95
dwc_prep_dma_memcpy	,	F_62
"DMA channel not idle?\n"	,	L_28
dw_dma_cyclic_prep	,	F_93
"not enough descriptors available\n"	,	L_27
convert_burst	,	F_74
dwc_desc_put	,	F_16
dwc_complete_all	,	F_40
sg_len	,	V_115
"only allocated %d descriptors\n"	,	L_29
SAR	,	V_46
out_err_desc_get	,	V_182
dwc_dostart	,	F_33
sconfig	,	V_120
buf_len	,	V_174
DMA_CTRL_ACK	,	V_169
IORESOURCE_MEM	,	V_195
sar	,	V_68
DWC_MAX_COUNT	,	V_109
irqreturn_t	,	T_4
err_desc_get	,	V_110
dma_unmap_page	,	F_39
dwc_desc_get	,	F_5
callback_required	,	V_55
min_t	,	F_66
tx_list	,	V_23
dw_dma_cyclic_start	,	F_91
cpu_relax	,	F_32
