Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 3ebc10bf73094806a051a2c701cc68f6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot svn_seg_tb_behav xil_defaultlib.svn_seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.srcs/sources_1/new/7-segment.sv" Line 1. Module seven_seg_decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_seg_decoder
Compiling module xil_defaultlib.svn_seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot svn_seg_tb_behav
