# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/OneDrive/University of Toronto/01 - Courses/Year 2/Term 2/ECE243 - Computer Organization/Labs/2/Design_Files-2/part4.Verilog/ModelSim/testbench.v}
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:29 on Feb 02,2020
# vlog -reportprogress 300 ../flipflop.v ../inst_mem.v ../part4.v ../proc.v ../seg7.v 
# -- Compiling module flipflop
# -- Compiling module inst_mem
# -- Compiling module part4
# -- Compiling module proc
# -- Compiling module pc_count
# -- Compiling module dec3to8
# -- Compiling module regn
# -- Compiling module seg7
# -- Compiling module regne
# 
# Top level modules:
# 	part4
# End time: 19:10:29 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:29 on Feb 02,2020
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:10:29 on Feb 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog 
# Start time: 19:10:29 on Feb 02,2020
# Loading work.testbench
# Loading work.part4
# Loading work.flipflop
# Loading work.proc
# Loading work.dec3to8
# Loading work.regn
# Loading work.pc_count
# Loading work.inst_mem
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading work.regne
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# End time: 19:25:44 on Feb 02,2020, Elapsed time: 0:15:15
# Errors: 0, Warnings: 0
