{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730420320912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730420320912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 18:18:40 2024 " "Processing started: Thu Oct 31 18:18:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730420320912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1730420320912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux3_1 -c Mux3_1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux3_1 -c Mux3_1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1730420320912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1730420322554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1730420322554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1_tb " "Found entity 1: Mux3_1_tb" {  } { { "Mux3_1_tb.sv" "" { Text "C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Infinite_Process/Mux3_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730420341557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730420341557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Mux3_1.sv" "" { Text "C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Infinite_Process/Mux3_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730420341567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730420341567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux3_1_tb " "Elaborating entity \"Mux3_1_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1730420341629 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Mux3_1_tb.sv(22) " "Verilog HDL warning at Mux3_1_tb.sv(22): assignments to clk create a combinational loop" {  } { { "Mux3_1_tb.sv" "" { Text "C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Infinite_Process/Mux3_1_tb.sv" 22 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1730420341634 "|Mux3_1_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$random Mux3_1_tb.sv(26) " "Verilog HDL Unsupported Feature error at Mux3_1_tb.sv(26): system function \"\$random\" is not supported for synthesis" {  } { { "Mux3_1_tb.sv" "" { Text "C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Infinite_Process/Mux3_1_tb.sv" 26 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Design Software" 0 -1 1730420341634 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1730420341635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730420341679 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 31 18:19:01 2024 " "Processing ended: Thu Oct 31 18:19:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730420341679 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730420341679 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730420341679 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730420341679 ""}
