********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:01:32
COMMAND: -cd verilog/src/unisims LUT6_2.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l LUT6_2.v.log

[ERR:UH0700] LUT6_2.v:90: Unsupported expression "<n<> u<630> t<Number_1Tickbx> p<631> l<90>>       lut_mux4_f = 1'bx;
".

[ERR:UH0700] LUT6_2.v:127: Unsupported expression "<n<> u<2210> t<Number_1Tickbx> p<2211> l<127>>       lut_mux8_f = 1'bx;
".

[NTE:CP0309] LUT6_2.v:47: Implicit port type (wire) for "O5",
there are 1 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

