Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 18 16:11:06 2023
| Host         : DESKTOP-GGE783Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.473        0.000                      0                   52        0.224        0.000                      0                   52        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        33.473        0.000                      0                   52        0.224        0.000                      0                   52        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       33.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.473ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.353ns (35.904%)  route 4.201ns (64.096%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 44.949 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.468 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.468    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.802 r  design_2_i/seg_7_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.802    design_2_i/seg_7_0/inst/count_reg[28]_i_1_n_6
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.526    44.949    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[29]/C
                         clock pessimism              0.300    45.249    
                         clock uncertainty           -0.035    45.213    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.062    45.275    design_2_i/seg_7_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 33.473    

Slack (MET) :             33.494ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.332ns (35.698%)  route 4.201ns (64.302%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 44.949 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.468 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.468    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.781 r  design_2_i/seg_7_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.781    design_2_i/seg_7_0/inst/count_reg[28]_i_1_n_4
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.526    44.949    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[31]/C
                         clock pessimism              0.300    45.249    
                         clock uncertainty           -0.035    45.213    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.062    45.275    design_2_i/seg_7_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 33.494    

Slack (MET) :             33.561ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.239ns (34.770%)  route 4.201ns (65.230%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 44.948 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.688 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.688    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_6
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.525    44.948    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[25]/C
                         clock pessimism              0.275    45.223    
                         clock uncertainty           -0.035    45.187    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.062    45.249    design_2_i/seg_7_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 33.561    

Slack (MET) :             33.568ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 2.258ns (34.962%)  route 4.201ns (65.038%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 44.949 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.468 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.468    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.707 r  design_2_i/seg_7_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.707    design_2_i/seg_7_0/inst/count_reg[28]_i_1_n_5
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.526    44.949    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[30]/C
                         clock pessimism              0.300    45.249    
                         clock uncertainty           -0.035    45.213    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.062    45.275    design_2_i/seg_7_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                 33.568    

Slack (MET) :             33.582ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 2.218ns (34.556%)  route 4.201ns (65.444%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 44.948 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.667 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.667    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_4
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.525    44.948    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[27]/C
                         clock pessimism              0.275    45.223    
                         clock uncertainty           -0.035    45.187    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.062    45.249    design_2_i/seg_7_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                 33.582    

Slack (MET) :             33.584ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 2.242ns (34.800%)  route 4.201ns (65.200%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 44.949 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.468 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.468    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.691 r  design_2_i/seg_7_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.691    design_2_i/seg_7_0/inst/count_reg[28]_i_1_n_7
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.526    44.949    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
                         clock pessimism              0.300    45.249    
                         clock uncertainty           -0.035    45.213    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.062    45.275    design_2_i/seg_7_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                 33.584    

Slack (MET) :             33.656ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.144ns (33.793%)  route 4.201ns (66.207%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 44.948 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.593 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.593    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_5
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.525    44.948    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[26]/C
                         clock pessimism              0.275    45.223    
                         clock uncertainty           -0.035    45.187    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.062    45.249    design_2_i/seg_7_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                 33.656    

Slack (MET) :             33.672ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.128ns (33.626%)  route 4.201ns (66.374%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 44.948 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.354 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.577 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.577    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_7
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.525    44.948    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[24]/C
                         clock pessimism              0.275    45.223    
                         clock uncertainty           -0.035    45.187    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.062    45.249    design_2_i/seg_7_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 33.672    

Slack (MET) :             33.675ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 2.125ns (33.594%)  route 4.201ns (66.406%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 44.948 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.574 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.574    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_6
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.525    44.948    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[21]/C
                         clock pessimism              0.275    45.223    
                         clock uncertainty           -0.035    45.187    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.062    45.249    design_2_i/seg_7_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                 33.675    

Slack (MET) :             33.696ns  (required time - arrival time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.104ns (33.373%)  route 4.201ns (66.627%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 44.948 - 40.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.646     5.249    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  design_2_i/seg_7_0/inst/count_reg[28]/Q
                         net (fo=4, routed)           1.141     6.845    design_2_i/seg_7_0/inst/count_reg[28]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.427     7.396    design_2_i/seg_7_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  design_2_i/seg_7_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          2.065     9.585    design_2_i/seg_7_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.709 r  design_2_i/seg_7_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.568    10.277    design_2_i/seg_7_0/inst/count[0]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.784 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  design_2_i/seg_7_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.898    design_2_i/seg_7_0/inst/count_reg[4]_i_1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  design_2_i/seg_7_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.012    design_2_i/seg_7_0/inst/count_reg[8]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.126 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.126    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.240 r  design_2_i/seg_7_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    design_2_i/seg_7_0/inst/count_reg[16]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.553 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.553    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_4
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    40.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.525    44.948    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[23]/C
                         clock pessimism              0.275    45.223    
                         clock uncertainty           -0.035    45.187    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.062    45.249    design_2_i/seg_7_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 33.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_driver_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.877%)  route 0.182ns (49.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y89          FDRE                                         r  design_2_i/seg_7_driver_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_2_i/seg_7_driver_0/inst/state_reg[0]/Q
                         net (fo=11, routed)          0.182     1.816    design_2_i/seg_7_driver_0/inst/state[0]
    SLICE_X8Y88          LUT2 (Prop_lut2_I0_O)        0.048     1.864 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    design_2_i/seg_7_driver_0/inst/icmp_ln34_fu_113_p2
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.844     2.009    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.131     1.639    design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_driver_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.477%)  route 0.182ns (49.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y89          FDRE                                         r  design_2_i/seg_7_driver_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 f  design_2_i/seg_7_driver_0/inst/state_reg[0]/Q
                         net (fo=11, routed)          0.182     1.816    design_2_i/seg_7_driver_0/inst/state[0]
    SLICE_X8Y88          LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    design_2_i/seg_7_driver_0/inst/icmp_ln34_2_fu_125_p2
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.844     2.009    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.120     1.628    design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_driver_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_driver_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y89          FDRE                                         r  design_2_i/seg_7_driver_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_2_i/seg_7_driver_0/inst/state_reg[0]/Q
                         net (fo=11, routed)          0.180     1.814    design_2_i/seg_7_driver_0/inst/state[0]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  design_2_i/seg_7_driver_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    design_2_i/seg_7_driver_0/inst/state[0]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  design_2_i/seg_7_driver_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.844     2.009    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y89          FDRE                                         r  design_2_i/seg_7_driver_0/inst/state_reg[0]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     1.583    design_2_i/seg_7_driver_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.574     1.493    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  design_2_i/seg_7_0/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.169     1.804    design_2_i/seg_7_0/inst/count_reg[31]
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  design_2_i/seg_7_0/inst/count[28]_i_5/O
                         net (fo=1, routed)           0.000     1.849    design_2_i/seg_7_0/inst/count[28]_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.912 r  design_2_i/seg_7_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    design_2_i/seg_7_0/inst/count_reg[28]_i_1_n_4
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.845     2.010    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[31]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.105     1.598    design_2_i/seg_7_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.574     1.493    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  design_2_i/seg_7_0/inst/count_reg[27]/Q
                         net (fo=3, routed)           0.180     1.815    design_2_i/seg_7_0/inst/count_reg[27]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  design_2_i/seg_7_0/inst/count[24]_i_6/O
                         net (fo=1, routed)           0.000     1.860    design_2_i/seg_7_0/inst/count[24]_i_6_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_4
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.845     2.010    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[27]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.105     1.598    design_2_i/seg_7_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  design_2_i/seg_7_0/inst/count_reg[23]/Q
                         net (fo=3, routed)           0.181     1.815    design_2_i/seg_7_0/inst/count_reg[23]
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  design_2_i/seg_7_0/inst/count[20]_i_6/O
                         net (fo=1, routed)           0.000     1.860    design_2_i/seg_7_0/inst/count[20]_i_6_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  design_2_i/seg_7_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    design_2_i/seg_7_0/inst/count_reg[20]_i_1_n_4
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.844     2.009    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y89         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[23]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105     1.597    design_2_i/seg_7_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.572     1.491    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  design_2_i/seg_7_0/inst/count_reg[15]/Q
                         net (fo=3, routed)           0.181     1.814    design_2_i/seg_7_0/inst/count_reg[15]
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  design_2_i/seg_7_0/inst/count[12]_i_6/O
                         net (fo=1, routed)           0.000     1.859    design_2_i/seg_7_0/inst/count[12]_i_6_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_4
    SLICE_X11Y87         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[15]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.105     1.596    design_2_i/seg_7_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.852%)  route 0.181ns (42.148%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.571     1.490    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y84         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  design_2_i/seg_7_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.181     1.813    design_2_i/seg_7_0/inst/count_reg[3]
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  design_2_i/seg_7_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.858    design_2_i/seg_7_0/inst/count[0]_i_6_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.921 r  design_2_i/seg_7_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    design_2_i/seg_7_0/inst/count_reg[0]_i_1_n_4
    SLICE_X11Y84         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.840     2.005    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y84         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[3]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.105     1.595    design_2_i/seg_7_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.972%)  route 0.178ns (41.028%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.572     1.491    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  design_2_i/seg_7_0/inst/count_reg[12]/Q
                         net (fo=3, routed)           0.178     1.810    design_2_i/seg_7_0/inst/count_reg[12]
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  design_2_i/seg_7_0/inst/count[12]_i_9/O
                         net (fo=1, routed)           0.000     1.855    design_2_i/seg_7_0/inst/count[12]_i_9_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  design_2_i/seg_7_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    design_2_i/seg_7_0/inst/count_reg[12]_i_1_n_7
    SLICE_X11Y87         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[12]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.105     1.596    design_2_i/seg_7_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_2_i/seg_7_0/inst/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_2_i/seg_7_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.574     1.493    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  design_2_i/seg_7_0/inst/count_reg[24]/Q
                         net (fo=3, routed)           0.178     1.813    design_2_i/seg_7_0/inst/count_reg[24]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  design_2_i/seg_7_0/inst/count[24]_i_9/O
                         net (fo=1, routed)           0.000     1.858    design_2_i/seg_7_0/inst/count[24]_i_9_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.928 r  design_2_i/seg_7_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    design_2_i/seg_7_0/inst/count_reg[24]_i_1_n_7
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.845     2.010    design_2_i/seg_7_0/inst/ap_clk
    SLICE_X11Y90         FDRE                                         r  design_2_i/seg_7_0/inst/count_reg[24]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.105     1.598    design_2_i/seg_7_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { ap_clk_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  ap_clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y84    design_2_i/seg_7_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y88    design_2_i/seg_7_0/inst/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y88    design_2_i/seg_7_0/inst/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y84    design_2_i/seg_7_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y84    design_2_i/seg_7_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         35.000      34.500     SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y84    design_2_i/seg_7_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y84    design_2_i/seg_7_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y86    design_2_i/seg_7_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    design_2_i/seg_7_0/inst/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.197ns (50.790%)  route 4.067ns (49.210%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/Q
                         net (fo=11, routed)          0.865     6.628    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/icmp_ln34_2_reg_329
    SLICE_X8Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.752 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[1]_INST_0/O
                         net (fo=1, routed)           3.202     9.955    seg_7_data_0_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.510 r  seg_7_data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.510    seg_7_data_0[1]
    R10                                                               r  seg_7_data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.452ns (53.882%)  route 3.811ns (46.118%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/Q
                         net (fo=3, routed)           0.872     6.635    design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324
    SLICE_X8Y88          LUT3 (Prop_lut3_I1_O)        0.153     6.788 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[2]_INST_0/O
                         net (fo=1, routed)           2.939     9.728    seg_7_enable_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.781    13.509 r  seg_7_enable_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.509    seg_7_enable_0[2]
    T9                                                                r  seg_7_enable_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.455ns (53.942%)  route 3.804ns (46.058%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/Q
                         net (fo=11, routed)          0.865     6.628    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/icmp_ln34_2_reg_329
    SLICE_X8Y87          LUT4 (Prop_lut4_I0_O)        0.153     6.781 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[0]_INST_0/O
                         net (fo=1, routed)           2.939     9.721    seg_7_data_0_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.784    13.505 r  seg_7_data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.505    seg_7_data_0[0]
    T10                                                               r  seg_7_data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 4.382ns (53.770%)  route 3.768ns (46.230%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.642     5.245    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     5.701 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/Q
                         net (fo=1, routed)           0.993     6.693    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[3]
    SLICE_X8Y88          LUT4 (Prop_lut4_I3_O)        0.152     6.845 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[3]_INST_0/O
                         net (fo=1, routed)           2.775     9.621    seg_7_data_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    13.395 r  seg_7_data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.395    seg_7_data_0[3]
    K13                                                               r  seg_7_data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.513ns (55.757%)  route 3.581ns (44.243%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.642     5.245    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.774     6.438    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[5]
    SLICE_X9Y87          LUT4 (Prop_lut4_I3_O)        0.325     6.763 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[5]_INST_0/O
                         net (fo=1, routed)           2.807     9.569    seg_7_data_0_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    13.338 r  seg_7_data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.338    seg_7_data_0[5]
    T11                                                               r  seg_7_data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 4.194ns (54.544%)  route 3.495ns (45.456%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/Q
                         net (fo=3, routed)           0.872     6.635    design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.759 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[3]_INST_0/O
                         net (fo=1, routed)           2.624     9.383    seg_7_enable_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.935 r  seg_7_enable_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.935    seg_7_enable_0[3]
    J14                                                               r  seg_7_enable_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 4.406ns (58.791%)  route 3.088ns (41.209%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 f  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/Q
                         net (fo=11, routed)          0.699     6.462    design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.148     6.610 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[0]_INST_0/O
                         net (fo=1, routed)           2.389     9.000    seg_7_enable_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.740    12.739 r  seg_7_enable_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.739    seg_7_enable_0[0]
    J17                                                               r  seg_7_enable_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 4.135ns (56.778%)  route 3.148ns (43.222%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.642     5.245    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/Q
                         net (fo=1, routed)           0.795     6.558    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[2]
    SLICE_X8Y88          LUT4 (Prop_lut4_I3_O)        0.124     6.682 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[2]_INST_0/O
                         net (fo=1, routed)           2.353     9.035    seg_7_data_0_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.528 r  seg_7_data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.528    seg_7_data_0[2]
    K16                                                               r  seg_7_data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.178ns (57.868%)  route 3.042ns (42.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518     5.764 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/Q
                         net (fo=11, routed)          0.699     6.462    design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329
    SLICE_X8Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.586 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[1]_INST_0/O
                         net (fo=1, routed)           2.343     8.929    seg_7_enable_0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.465 r  seg_7_enable_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.465    seg_7_enable_0[1]
    J18                                                               r  seg_7_enable_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/and_ln11_reg_336_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 4.114ns (57.209%)  route 3.077ns (42.791%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.643     5.246    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/and_ln11_reg_336_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     5.702 r  design_2_i/seg_7_driver_0/inst/and_ln11_reg_336_reg[0]/Q
                         net (fo=7, routed)           0.846     6.548    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/and_ln11_reg_336
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.672 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[4]_INST_0/O
                         net (fo=1, routed)           2.230     8.902    seg_7_data_0_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.436 r  seg_7_data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.436    seg_7_data_0[4]
    P15                                                               r  seg_7_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.485ns (69.865%)  route 0.641ns (30.135%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.572     1.491    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.084     1.723    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[6]
    SLICE_X8Y87          LUT4 (Prop_lut4_I0_O)        0.099     1.822 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[6]_INST_0/O
                         net (fo=1, routed)           0.557     2.379    seg_7_data_0_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.617 r  seg_7_data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.617    seg_7_data_0[6]
    L18                                                               r  seg_7_data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/and_ln11_1_reg_341_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.380ns (63.867%)  route 0.781ns (36.133%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/and_ln11_1_reg_341_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_2_i/seg_7_driver_0/inst/and_ln11_1_reg_341_reg[0]/Q
                         net (fo=7, routed)           0.103     1.737    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/and_ln11_1_reg_341
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.045     1.782 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[2]_INST_0/O
                         net (fo=1, routed)           0.678     2.459    seg_7_data_0_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.654 r  seg_7_data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.654    seg_7_data_0[2]
    K16                                                               r  seg_7_data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.420ns (64.682%)  route 0.776ns (35.319%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.571     1.490    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y86          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/Q
                         net (fo=1, routed)           0.139     1.771    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[4]
    SLICE_X9Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[4]_INST_0/O
                         net (fo=1, routed)           0.636     2.452    seg_7_data_0_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.686 r  seg_7_data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.686    seg_7_data_0[4]
    P15                                                               r  seg_7_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.445ns (62.287%)  route 0.875ns (37.713%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.656 f  design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324_reg[0]/Q
                         net (fo=3, routed)           0.207     1.863    design_2_i/seg_7_driver_0/inst/icmp_ln34_1_reg_324
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.908 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[1]_INST_0/O
                         net (fo=1, routed)           0.668     2.576    seg_7_enable_0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.813 r  seg_7_enable_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.813    seg_7_enable_0[1]
    J18                                                               r  seg_7_enable_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.499ns (61.354%)  route 0.944ns (38.646%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/Q
                         net (fo=2, routed)           0.141     1.782    design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.098     1.880 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[3]_INST_0/O
                         net (fo=1, routed)           0.803     2.682    seg_7_enable_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.935 r  seg_7_enable_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.935    seg_7_enable_0[3]
    J14                                                               r  seg_7_enable_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.509ns (61.748%)  route 0.935ns (38.252%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.656 f  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/Q
                         net (fo=11, routed)          0.255     1.911    design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.043     1.954 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[0]_INST_0/O
                         net (fo=1, routed)           0.680     2.634    seg_7_enable_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.302     3.937 r  seg_7_enable_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    seg_7_enable_0[0]
    J17                                                               r  seg_7_enable_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/and_ln11_1_reg_341_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.513ns (61.493%)  route 0.947ns (38.507%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X9Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/and_ln11_1_reg_341_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_2_i/seg_7_driver_0/inst/and_ln11_1_reg_341_reg[0]/Q
                         net (fo=7, routed)           0.103     1.737    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/and_ln11_1_reg_341
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.048     1.785 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[3]_INST_0/O
                         net (fo=1, routed)           0.844     2.629    seg_7_data_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.324     3.953 r  seg_7_data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.953    seg_7_data_0[3]
    K13                                                               r  seg_7_data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_enable_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.593ns (60.211%)  route 1.053ns (39.789%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148     1.640 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319_reg[0]/Q
                         net (fo=2, routed)           0.141     1.782    design_2_i/seg_7_driver_0/inst/icmp_ln34_reg_319
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.102     1.884 r  design_2_i/seg_7_driver_0/inst/seg_7_enable[2]_INST_0/O
                         net (fo=1, routed)           0.911     2.795    seg_7_enable_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.343     4.138 r  seg_7_enable_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.138    seg_7_enable_0[2]
    T9                                                                r  seg_7_enable_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.502ns (56.056%)  route 1.178ns (43.944%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.572     1.491    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/Q
                         net (fo=1, routed)           0.141     1.781    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[1]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.098     1.879 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[1]_INST_0/O
                         net (fo=1, routed)           1.036     2.915    seg_7_data_0_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.171 r  seg_7_data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.171    seg_7_data_0[1]
    R10                                                               r  seg_7_data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            seg_7_data_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.535ns (57.275%)  route 1.145ns (42.725%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.573     1.492    design_2_i/seg_7_driver_0/inst/ap_clk
    SLICE_X8Y88          FDRE                                         r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  design_2_i/seg_7_driver_0/inst/icmp_ln34_2_reg_329_reg[0]/Q
                         net (fo=11, routed)          0.266     1.922    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/icmp_ln34_2_reg_329
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.965 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_data[5]_INST_0/O
                         net (fo=1, routed)           0.880     2.845    seg_7_data_0_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     4.173 r  seg_7_data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.173    seg_7_data_0[5]
    T11                                                               r  seg_7_data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.751ns  (logic 6.197ns (57.640%)  route 4.554ns (42.360%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[13]
                         net (fo=3, routed)           1.026     8.452    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I2_O)        0.150     8.602 f  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.436     9.038    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.358     9.396 f  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           1.001    10.397    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X9Y87          LUT3 (Prop_lut3_I1_O)        0.354    10.751 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    10.751    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[5]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.723ns  (logic 6.169ns (57.530%)  route 4.554ns (42.470%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[13]
                         net (fo=3, routed)           1.026     8.452    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I2_O)        0.150     8.602 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.436     9.038    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.358     9.396 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           1.001    10.397    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X9Y87          LUT3 (Prop_lut3_I1_O)        0.326    10.723 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000    10.723    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[3]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.545ns  (logic 6.195ns (58.747%)  route 4.350ns (41.253%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[13]
                         net (fo=3, routed)           1.026     8.452    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I2_O)        0.150     8.602 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.436     9.038    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.358     9.396 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           0.797    10.193    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X8Y87          LUT3 (Prop_lut3_I0_O)        0.352    10.545 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.545    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[1]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.542ns  (logic 6.195ns (58.764%)  route 4.347ns (41.236%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[13]
                         net (fo=3, routed)           1.026     8.452    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I2_O)        0.150     8.602 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.436     9.038    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.358     9.396 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           0.794    10.190    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.352    10.542 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[6]_i_2/O
                         net (fo=1, routed)           0.000    10.542    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[6]_i_2_n_0
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.519ns  (logic 6.169ns (58.645%)  route 4.350ns (41.355%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[13]
                         net (fo=3, routed)           1.026     8.452    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I2_O)        0.150     8.602 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.436     9.038    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.358     9.396 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           0.797    10.193    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.326    10.519 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.519    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[0]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.516ns  (logic 6.169ns (58.662%)  route 4.347ns (41.338%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[13]
                         net (fo=3, routed)           1.026     8.452    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I2_O)        0.150     8.602 f  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.436     9.038    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.358     9.396 f  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           0.794    10.190    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.326    10.516 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.516    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[2]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.454ns  (logic 5.707ns (54.591%)  route 4.747ns (45.409%))
  Logic Levels:           5  (DSP48E1=1 IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[12]
                         net (fo=4, routed)           0.852     8.278    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/bcd_output_digit_1[0]
    SLICE_X9Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.402 f  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/bcd_output_digit_2[1]_INST_0/O
                         net (fo=1, routed)           0.667     9.069    design_2_i/seg_7_driver_0/inst/digit1[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     9.193 f  design_2_i/seg_7_driver_0/inst/q0[4]_i_2/O
                         net (fo=7, routed)           1.137    10.330    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[1]
    SLICE_X9Y86          LUT4 (Prop_lut4_I1_O)        0.124    10.454 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.000    10.454    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[4]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519     4.942    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y86          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 5.583ns (57.242%)  route 4.170ns (42.758%))
  Logic Levels:           4  (DSP48E1=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[14]
                         net (fo=2, routed)           1.006     8.432    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[2]
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.556 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.576     9.132    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     9.256 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.498     9.754    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 5.583ns (57.242%)  route 4.170ns (42.758%))
  Logic Levels:           4  (DSP48E1=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[14]
                         net (fo=2, routed)           1.006     8.432    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[2]
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.556 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.576     9.132    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     9.256 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.498     9.754    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/C

Slack:                    inf
  Source:                 switch_input_0[6]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 5.583ns (57.242%)  route 4.170ns (42.758%))
  Logic Levels:           4  (DSP48E1=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch_input_0[6] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_input_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.091     3.585    design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/switch_input[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     7.426 r  design_2_i/BinToBcd_0/inst/mul_8ns_10ns_17_1_1_U1/dout/P[14]
                         net (fo=2, routed)           1.006     8.432    design_2_i/BinToBcd_0/inst/bcd_output_digit_1[2]
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.556 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.576     9.132    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     9.256 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.498     9.754    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.520     4.943    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.337ns (25.603%)  route 0.980ns (74.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.587     0.834    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.202     1.081    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.192     1.318    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[0]/C

Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.337ns (25.603%)  route 0.980ns (74.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.587     0.834    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.202     1.081    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.192     1.318    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[1]/C

Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.337ns (25.603%)  route 0.980ns (74.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.587     0.834    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.202     1.081    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.192     1.318    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[2]/C

Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.337ns (25.603%)  route 0.980ns (74.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.587     0.834    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.202     1.081    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.192     1.318    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/C

Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.337ns (25.603%)  route 0.980ns (74.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.587     0.834    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.202     1.081    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.192     1.318    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/C

Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.337ns (25.603%)  route 0.980ns (74.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.587     0.834    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[3]_INST_0/O
                         net (fo=1, routed)           0.202     1.081    design_2_i/seg_7_driver_0/inst/digit1[3]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.126 r  design_2_i/seg_7_driver_0/inst/q0[6]_i_1/O
                         net (fo=7, routed)           0.192     1.318    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[3]
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/C

Slack:                    inf
  Source:                 switch_input_0[0]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.411ns (29.391%)  route 0.988ns (70.609%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch_input_0[0] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_input_0_IBUF[0]_inst/O
                         net (fo=2, routed)           0.768     1.013    design_2_i/seg_7_driver_0/inst/digit1[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.047     1.060 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_3/O
                         net (fo=7, routed)           0.221     1.281    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[0]
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.119     1.400 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.400    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[3]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[3]/C

Slack:                    inf
  Source:                 switch_input_0[0]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.412ns (29.442%)  route 0.988ns (70.558%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch_input_0[0] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_input_0_IBUF[0]_inst/O
                         net (fo=2, routed)           0.768     1.013    design_2_i/seg_7_driver_0/inst/digit1[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.047     1.060 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_3/O
                         net (fo=7, routed)           0.221     1.281    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[0]
    SLICE_X9Y87          LUT3 (Prop_lut3_I0_O)        0.120     1.401 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.401    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[5]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[5]/C

Slack:                    inf
  Source:                 switch_input_0[1]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.511ns (35.607%)  route 0.925ns (64.393%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input_0[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_0_IBUF[1]_inst/O
                         net (fo=4, routed)           0.604     0.851    design_2_i/BinToBcd_0/inst/switch_input[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I1_O)        0.044     0.895 r  design_2_i/BinToBcd_0/inst/bcd_output_digit_2[2]_INST_0/O
                         net (fo=1, routed)           0.138     1.033    design_2_i/seg_7_driver_0/inst/digit1[2]
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.113     1.146 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_4/O
                         net (fo=7, routed)           0.183     1.329    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[2]
    SLICE_X9Y86          LUT4 (Prop_lut4_I3_O)        0.107     1.436 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.436    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[4]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.841     2.006    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X9Y86          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[4]/C

Slack:                    inf
  Source:                 switch_input_0[0]
                            (input port)
  Destination:            design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.410ns (27.642%)  route 1.074ns (72.358%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch_input_0[0] (IN)
                         net (fo=0)                   0.000     0.000    switch_input_0[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_input_0_IBUF[0]_inst/O
                         net (fo=2, routed)           0.768     1.013    design_2_i/seg_7_driver_0/inst/digit1[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.047     1.060 r  design_2_i/seg_7_driver_0/inst/q0[4]_i_3/O
                         net (fo=7, routed)           0.307     1.367    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/seg_7_code_V_address0[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I0_O)        0.118     1.485 r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[6]_i_2/O
                         net (fo=1, routed)           0.000     1.485    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0[6]_i_2_n_0
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.842     2.007    design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/ap_clk
    SLICE_X8Y87          FDRE                                         r  design_2_i/seg_7_driver_0/inst/seg_7_code_V_U/q0_reg[6]/C





