Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Tue Jul 12 16:21:40 2016
| Host             : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command          : 
| Design           : top_network
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.332  |
| Dynamic (W)              | 0.211  |
| Device Static (W)        | 0.121  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 81.2   |
| Junction Temperature (C) | 28.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.030 |    16298 |       --- |             --- |
|   LUT as Logic           |     0.027 |     7037 |     53200 |           13.23 |
|   CARRY4                 |     0.002 |      599 |     13300 |            4.50 |
|   Register               |    <0.001 |     6797 |    106400 |            6.39 |
|   F7/F8 Muxes            |    <0.001 |       18 |     53200 |            0.03 |
|   Others                 |     0.000 |      892 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      384 |     17400 |            2.21 |
| Signals                  |     0.059 |    13113 |       --- |             --- |
| Block RAM                |     0.040 |        8 |       140 |            5.71 |
| DSPs                     |     0.082 |       60 |       220 |           27.27 |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     0.332 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.218 |       0.210 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clock | clock  |             6.3 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| top_network                      |     0.211 |
|   LSTM_LAYER                     |     0.211 |
|     GATE_F                       |     0.018 |
|       DOTPROD_X                  |     0.005 |
|       DOTPROD_Y                  |     0.011 |
|     GATE_I                       |     0.015 |
|       DOTPROD_X                  |     0.004 |
|       DOTPROD_Y                  |     0.011 |
|     GATE_O                       |     0.015 |
|       DOTPROD_X                  |     0.004 |
|       DOTPROD_Y                  |     0.010 |
|     GATE_Z                       |     0.020 |
|       DOTPROD_X                  |     0.005 |
|       DOTPROD_Y                  |     0.013 |
|     WRAM_F_X                     |    <0.001 |
|       RAM_matrix_reg_0_1_0_5     |     0.000 |
|       RAM_matrix_reg_0_1_102_107 |     0.000 |
|       RAM_matrix_reg_0_1_108_113 |     0.000 |
|       RAM_matrix_reg_0_1_114_119 |     0.000 |
|       RAM_matrix_reg_0_1_120_125 |     0.000 |
|       RAM_matrix_reg_0_1_126_131 |     0.000 |
|       RAM_matrix_reg_0_1_12_17   |     0.000 |
|       RAM_matrix_reg_0_1_132_137 |     0.000 |
|       RAM_matrix_reg_0_1_138_143 |     0.000 |
|       RAM_matrix_reg_0_1_18_23   |     0.000 |
|       RAM_matrix_reg_0_1_24_29   |     0.000 |
|       RAM_matrix_reg_0_1_30_35   |     0.000 |
|       RAM_matrix_reg_0_1_36_41   |     0.000 |
|       RAM_matrix_reg_0_1_42_47   |     0.000 |
|       RAM_matrix_reg_0_1_48_53   |     0.000 |
|       RAM_matrix_reg_0_1_54_59   |     0.000 |
|       RAM_matrix_reg_0_1_60_65   |     0.000 |
|       RAM_matrix_reg_0_1_66_71   |     0.000 |
|       RAM_matrix_reg_0_1_6_11    |     0.000 |
|       RAM_matrix_reg_0_1_72_77   |     0.000 |
|       RAM_matrix_reg_0_1_78_83   |     0.000 |
|       RAM_matrix_reg_0_1_84_89   |     0.000 |
|       RAM_matrix_reg_0_1_90_95   |     0.000 |
|       RAM_matrix_reg_0_1_96_101  |     0.000 |
|     WRAM_F_Y                     |     0.010 |
|     WRAM_I_X                     |    <0.001 |
|       RAM_matrix_reg_0_1_0_5     |     0.000 |
|       RAM_matrix_reg_0_1_102_107 |     0.000 |
|       RAM_matrix_reg_0_1_108_113 |     0.000 |
|       RAM_matrix_reg_0_1_114_119 |     0.000 |
|       RAM_matrix_reg_0_1_120_125 |     0.000 |
|       RAM_matrix_reg_0_1_126_131 |     0.000 |
|       RAM_matrix_reg_0_1_12_17   |     0.000 |
|       RAM_matrix_reg_0_1_132_137 |     0.000 |
|       RAM_matrix_reg_0_1_138_143 |     0.000 |
|       RAM_matrix_reg_0_1_18_23   |     0.000 |
|       RAM_matrix_reg_0_1_24_29   |     0.000 |
|       RAM_matrix_reg_0_1_30_35   |     0.000 |
|       RAM_matrix_reg_0_1_36_41   |     0.000 |
|       RAM_matrix_reg_0_1_42_47   |     0.000 |
|       RAM_matrix_reg_0_1_48_53   |     0.000 |
|       RAM_matrix_reg_0_1_54_59   |     0.000 |
|       RAM_matrix_reg_0_1_60_65   |     0.000 |
|       RAM_matrix_reg_0_1_66_71   |     0.000 |
|       RAM_matrix_reg_0_1_6_11    |     0.000 |
|       RAM_matrix_reg_0_1_72_77   |     0.000 |
|       RAM_matrix_reg_0_1_78_83   |     0.000 |
|       RAM_matrix_reg_0_1_84_89   |     0.000 |
|       RAM_matrix_reg_0_1_90_95   |     0.000 |
|       RAM_matrix_reg_0_1_96_101  |     0.000 |
|     WRAM_I_Y                     |     0.010 |
|     WRAM_O_X                     |    <0.001 |
|       RAM_matrix_reg_0_1_0_5     |     0.000 |
|       RAM_matrix_reg_0_1_102_107 |     0.000 |
|       RAM_matrix_reg_0_1_108_113 |     0.000 |
|       RAM_matrix_reg_0_1_114_119 |     0.000 |
|       RAM_matrix_reg_0_1_120_125 |     0.000 |
|       RAM_matrix_reg_0_1_126_131 |     0.000 |
|       RAM_matrix_reg_0_1_12_17   |     0.000 |
|       RAM_matrix_reg_0_1_132_137 |     0.000 |
|       RAM_matrix_reg_0_1_138_143 |     0.000 |
|       RAM_matrix_reg_0_1_18_23   |     0.000 |
|       RAM_matrix_reg_0_1_24_29   |     0.000 |
|       RAM_matrix_reg_0_1_30_35   |     0.000 |
|       RAM_matrix_reg_0_1_36_41   |     0.000 |
|       RAM_matrix_reg_0_1_42_47   |     0.000 |
|       RAM_matrix_reg_0_1_48_53   |     0.000 |
|       RAM_matrix_reg_0_1_54_59   |     0.000 |
|       RAM_matrix_reg_0_1_60_65   |     0.000 |
|       RAM_matrix_reg_0_1_66_71   |     0.000 |
|       RAM_matrix_reg_0_1_6_11    |     0.000 |
|       RAM_matrix_reg_0_1_72_77   |     0.000 |
|       RAM_matrix_reg_0_1_78_83   |     0.000 |
|       RAM_matrix_reg_0_1_84_89   |     0.000 |
|       RAM_matrix_reg_0_1_90_95   |     0.000 |
|       RAM_matrix_reg_0_1_96_101  |     0.000 |
|     WRAM_O_Y                     |     0.010 |
|     WRAM_Z_X                     |    <0.001 |
|       RAM_matrix_reg_0_1_0_5     |     0.000 |
|       RAM_matrix_reg_0_1_102_107 |     0.000 |
|       RAM_matrix_reg_0_1_108_113 |     0.000 |
|       RAM_matrix_reg_0_1_114_119 |     0.000 |
|       RAM_matrix_reg_0_1_120_125 |     0.000 |
|       RAM_matrix_reg_0_1_126_131 |     0.000 |
|       RAM_matrix_reg_0_1_12_17   |     0.000 |
|       RAM_matrix_reg_0_1_132_137 |     0.000 |
|       RAM_matrix_reg_0_1_138_143 |     0.000 |
|       RAM_matrix_reg_0_1_18_23   |     0.000 |
|       RAM_matrix_reg_0_1_24_29   |     0.000 |
|       RAM_matrix_reg_0_1_30_35   |     0.000 |
|       RAM_matrix_reg_0_1_36_41   |     0.000 |
|       RAM_matrix_reg_0_1_42_47   |     0.000 |
|       RAM_matrix_reg_0_1_48_53   |     0.000 |
|       RAM_matrix_reg_0_1_54_59   |     0.000 |
|       RAM_matrix_reg_0_1_60_65   |     0.000 |
|       RAM_matrix_reg_0_1_66_71   |     0.000 |
|       RAM_matrix_reg_0_1_6_11    |     0.000 |
|       RAM_matrix_reg_0_1_72_77   |     0.000 |
|       RAM_matrix_reg_0_1_78_83   |     0.000 |
|       RAM_matrix_reg_0_1_84_89   |     0.000 |
|       RAM_matrix_reg_0_1_90_95   |     0.000 |
|       RAM_matrix_reg_0_1_96_101  |     0.000 |
|     WRAM_Z_Y                     |     0.010 |
|     genblk1[0].sigmoid_i         |     0.005 |
|     genblk1[1].sigmoid_i         |     0.005 |
|     genblk1[2].sigmoid_i         |     0.005 |
|     genblk1[3].sigmoid_i         |     0.004 |
|     genblk1[4].sigmoid_i         |     0.004 |
|     genblk1[5].sigmoid_i         |     0.004 |
|     genblk1[6].sigmoid_i         |     0.005 |
|     genblk1[7].sigmoid_i         |     0.004 |
|     genblk2[0].tanh_i            |     0.004 |
|     genblk2[1].tanh_i            |     0.005 |
|     genblk2[2].tanh_i            |     0.004 |
|     genblk2[3].tanh_i            |     0.005 |
|     genblk2[4].tanh_i            |     0.004 |
|     genblk2[5].tanh_i            |     0.004 |
|     genblk2[6].tanh_i            |     0.004 |
|     genblk2[7].tanh_i            |     0.004 |
|   PERCEPTRON                     |    <0.001 |
+----------------------------------+-----------+


