// Seed: 4006412132
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_5 = 32'd96
) (
    input  tri0  _id_0
    , id_4,
    output logic id_1,
    input  tri1  id_2
);
  assign id_4 = -1;
  always
    if (1) @(posedge -1);
    else if (1)
      fork
        id_4 = id_0;
        id_1 = {1'b0, {1{id_2}}};
      join
  module_0 modCall_1 ();
  assign id_4 = id_2;
  wire _id_5;
  assign id_4 = 1;
  logic [7:0][id_5][1 'b0 *  id_0  ==  id_5  -  id_5] id_6[id_0 : id_0];
  ;
endmodule
