

================================================================
== Vitis HLS Report for 'DW_conv'
================================================================
* Date:           Thu Oct 19 11:50:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DW_conv_Pipeline_In_Channel_fu_316  |DW_conv_Pipeline_In_Channel  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip     |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |- Batch_Out_Column_Kernel_Col_Output_Channel  |        ?|        ?|         ?|          -|          -|  31360 ~ 47040|        no|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|     1102|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|     3055|     3236|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      582|     -|
|Register             |        -|      -|      940|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     11|     3995|     4920|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_DW_conv_Pipeline_In_Channel_fu_316  |DW_conv_Pipeline_In_Channel     |        0|   8|  2949|  2965|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U52      |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|     0|   226|    0|
    |mul_2ns_13ns_14_1_1_U53                 |mul_2ns_13ns_14_1_1             |        0|   0|     0|     4|    0|
    |urem_8ns_8ns_8_12_seq_1_U54             |urem_8ns_8ns_8_12_seq_1         |        0|   0|   106|    41|    0|
    +----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                   |                                |        0|  10|  3055|  3236|    0|
    +----------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_10_4_1_U55  |mac_muladd_3ns_8ns_8ns_10_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln309_1_fu_550_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln309_fu_536_p2                   |         +|   0|  0|  25|          18|           1|
    |add_ln312_1_fu_1401_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln312_fu_726_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln315_1_fu_1388_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln315_fu_819_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln317_1_fu_1375_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln317_fu_1352_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln327_1_fu_1038_p2                |         +|   0|  0|  10|           3|           3|
    |add_ln327_fu_806_p2                   |         +|   0|  0|  10|           3|           3|
    |add_ln332_1_fu_1091_p2                |         +|   0|  0|  16|          14|          14|
    |add_ln332_214_fu_1133_p2              |         +|   0|  0|  17|          17|          17|
    |add_ln339_4_fu_1260_p2                |         +|   0|  0|  22|          15|          15|
    |add_ln345_fu_1291_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln346_fu_1342_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln347_fu_1465_p2                  |         +|   0|  0|  39|          32|           1|
    |empty_333_fu_1151_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_fu_493_p2                       |         +|   0|  0|  10|           3|           3|
    |in_ch_fu_1127_p2                      |         +|   0|  0|  39|          32|          32|
    |p_mid1_fu_940_p2                      |         +|   0|  0|  10|           3|           3|
    |bound31_fu_382_p2                     |         -|   0|  0|  19|          12|          12|
    |bound80_fu_408_p2                     |         -|   0|  0|  23|          16|          16|
    |empty_330_fu_515_p2                   |         -|   0|  0|  14|           7|           7|
    |p_mid1106_fu_793_p2                   |         -|   0|  0|  14|           7|           7|
    |p_mid112_fu_962_p2                    |         -|   0|  0|  14|           7|           7|
    |p_mid153_fu_873_p2                    |         -|   0|  0|  14|           7|           7|
    |sub_ln332_1_fu_1109_p2                |         -|   0|  0|  17|          17|          17|
    |sub_ln332_fu_1085_p2                  |         -|   0|  0|  16|          14|          14|
    |and_ln312_1_fu_760_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln312_2_fu_1185_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln312_fu_754_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln315_1_fu_836_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln315_2_fu_1197_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln315_3_fu_899_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln315_fu_830_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln317_fu_930_p2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state43                      |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op284_writeresp_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op286_writeresp_state22  |       and|   0|  0|   2|           1|           1|
    |exitcond_flatten77_mid2204_fu_616_p2  |       and|   0|  0|   2|           1|           1|
    |kernel_col_mid2149_fu_715_p2          |       and|   0|  0|   2|           1|           1|
    |kernel_row_mid2146_fu_710_p2          |       and|   0|  0|   2|           1|           1|
    |tobool87_not_mid2186_fu_1180_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln309_fu_531_p2                  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln312_fu_545_p2                  |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln315_fu_582_p2                  |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln317_1_fu_577_p2                |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln317_fu_572_p2                  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln330_1_fu_595_p2                |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln330_fu_422_p2                  |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln335_fu_1156_p2                 |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln346_fu_1459_p2                 |      icmp|   0|  0|  11|           8|           1|
    |tobool87_not263_fu_1174_p2            |      icmp|   0|  0|  20|          32|           1|
    |tobool87_not_mid118_fu_1202_p2        |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state16_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state22                      |        or|   0|  0|   2|           1|           1|
    |or_ln312_1_fu_749_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln312_fu_732_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln315_1_fu_842_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln315_fu_642_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln317_1_fu_675_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln317_2_fu_1215_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln317_3_fu_681_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln317_4_fu_1358_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln317_5_fu_1022_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln317_6_fu_1362_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln317_fu_669_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln319_1_fu_915_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln319_2_fu_920_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln319_fu_910_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln322_1_fu_1007_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln322_2_fu_1012_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln322_3_fu_1017_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln322_fu_1002_p2                   |        or|   0|  0|   2|           1|           1|
    |biasFlag_1_mid2_fu_1220_p3            |    select|   0|  0|  32|           1|           1|
    |exitcond_flatten28_mid2200_fu_611_p3  |    select|   0|  0|   2|           1|           1|
    |exitcond_flatten_mid2196_fu_606_p3    |    select|   0|  0|   2|           1|           1|
    |groupIndex_1_fu_1470_p3               |    select|   0|  0|  32|           1|          32|
    |icmp_ln330_mid2192_fu_600_p3          |    select|   0|  0|   2|           1|           1|
    |kernel_col_mid2_fu_1064_p3            |    select|   0|  0|   2|           1|           1|
    |kernel_row_mid2_fu_989_p3             |    select|   0|  0|   2|           1|           1|
    |p_mid2154_v_v_fu_556_p3               |    select|   0|  0|   3|           1|           3|
    |row_mid2142_fu_704_p3                 |    select|   0|  0|   3|           1|           1|
    |select_ln312_1_fu_766_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln312_2_fu_799_p3              |    select|   0|  0|   7|           1|           7|
    |select_ln312_3_fu_811_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln312_4_fu_621_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln312_5_fu_628_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln312_6_fu_635_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln312_7_fu_1407_p3             |    select|   0|  0|  16|           1|           1|
    |select_ln312_fu_736_p3                |    select|   0|  0|   3|           1|           1|
    |select_ln315_1_fu_846_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln315_2_fu_879_p3              |    select|   0|  0|   7|           1|           7|
    |select_ln315_3_fu_886_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln315_4_fu_648_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln315_5_fu_655_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln315_6_fu_1394_p3             |    select|   0|  0|  13|           1|           1|
    |select_ln315_fu_1190_p3               |    select|   0|  0|  32|           1|           1|
    |select_ln317_10_fu_1381_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln317_1_fu_975_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln317_2_fu_1208_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln317_3_fu_982_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln317_4_fu_662_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln317_5_fu_686_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln317_6_fu_1026_p3             |    select|   0|  0|  32|           1|           1|
    |select_ln317_7_fu_1044_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln317_8_fu_1057_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln317_9_fu_1367_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln317_fu_968_p3                |    select|   0|  0|   7|           1|           7|
    |zext_ln338_mid2180_fu_720_p3          |    select|   0|  0|   7|           1|           1|
    |not_exitcond_flatten134_fu_590_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln312_fu_744_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln315_1_fu_893_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln315_fu_825_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln317_fu_925_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln319_fu_904_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln322_fu_996_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln339_1_fu_1051_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln339_fu_525_p2                   |       xor|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|1102|         687|         549|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  237|         55|    1|         55|
    |batch_fu_182              |    9|          2|    3|          6|
    |biasFlag_fu_154           |    9|          2|   32|         64|
    |col_fu_166                |    9|          2|    3|          6|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |groupIndex_fu_146         |    9|          2|   32|         64|
    |indvar_flatten132_fu_178  |    9|          2|   16|         32|
    |indvar_flatten205_fu_186  |    9|          2|   18|         36|
    |indvar_flatten26_fu_162   |    9|          2|   10|         20|
    |indvar_flatten75_fu_170   |    9|          2|   13|         26|
    |indvar_flatten_fu_158     |    9|          2|    9|         18|
    |kernel_col_reg_304        |    9|          2|    1|          2|
    |kernel_row_reg_292        |    9|          2|    1|          2|
    |m_axi_gmem_ARADDR         |   26|          5|   64|        320|
    |m_axi_gmem_ARBURST        |    9|          2|    2|          4|
    |m_axi_gmem_ARCACHE        |    9|          2|    4|          8|
    |m_axi_gmem_ARID           |    9|          2|    1|          2|
    |m_axi_gmem_ARLEN          |   14|          3|   32|         96|
    |m_axi_gmem_ARLOCK         |    9|          2|    2|          4|
    |m_axi_gmem_ARPROT         |    9|          2|    3|          6|
    |m_axi_gmem_ARQOS          |    9|          2|    4|          8|
    |m_axi_gmem_ARREGION       |    9|          2|    4|          8|
    |m_axi_gmem_ARSIZE         |    9|          2|    3|          6|
    |m_axi_gmem_ARUSER         |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID        |   14|          3|    1|          3|
    |m_axi_gmem_AWADDR         |   14|          3|   64|        192|
    |m_axi_gmem_RREADY         |   14|          3|    1|          3|
    |m_axi_gmem_WDATA          |   20|          4|   32|        128|
    |out_ch_fu_150             |    9|          2|    8|         16|
    |row_fu_174                |    9|          2|    3|          6|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  582|        130|  373|       1153|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add1_reg_1938                                        |  32|   0|   32|          0|
    |add8122_loc_fu_194                                   |  32|   0|   32|          0|
    |add_ln309_reg_1666                                   |  18|   0|   18|          0|
    |add_ln339_4_reg_1890                                 |  11|   0|   15|          4|
    |add_loc_fu_190                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  54|   0|   54|          0|
    |batch_fu_182                                         |   3|   0|    3|          0|
    |biasFlag_1_mid2_reg_1877                             |  32|   0|   32|          0|
    |biasFlag_fu_154                                      |  32|   0|   32|          0|
    |bitcast_ln339_reg_1900                               |  32|   0|   32|          0|
    |bound31_cast_reg_1617                                |  13|   0|   13|          0|
    |bound80_reg_1622                                     |  16|   0|   16|          0|
    |cast1_reg_1612                                       |   8|   0|    9|          1|
    |col_fu_166                                           |   3|   0|    3|          0|
    |empty_330_reg_1648                                   |   7|   0|    7|          0|
    |empty_332_reg_1699                                   |   2|   0|    2|          0|
    |empty_333_reg_1859                                   |  64|   0|   64|          0|
    |exitcond_flatten77_mid2204_reg_1727                  |   1|   0|    1|          0|
    |gmem_addr_26_read_reg_1928                           |  32|   0|   32|          0|
    |gmem_addr_26_reg_1915                                |  64|   0|   64|          0|
    |gmem_addr_27_read_reg_1933                           |  32|   0|   32|          0|
    |gmem_addr_27_reg_1921                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_1895                              |  32|   0|   32|          0|
    |gmem_addr_reg_1882                                   |  64|   0|   64|          0|
    |groupIndex_fu_146                                    |  32|   0|   32|          0|
    |grp_DW_conv_Pipeline_In_Channel_fu_316_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln312_reg_1671                                  |   1|   0|    1|          0|
    |icmp_ln315_reg_1714                                  |   1|   0|    1|          0|
    |icmp_ln317_1_reg_1709                                |   1|   0|    1|          0|
    |icmp_ln317_reg_1704                                  |   1|   0|    1|          0|
    |icmp_ln330_reg_1632                                  |   1|   0|    1|          0|
    |icmp_ln335_reg_1864                                  |   1|   0|    1|          0|
    |in_ch_reg_1854                                       |  28|   0|   32|          4|
    |indvar_flatten132_fu_178                             |  16|   0|   16|          0|
    |indvar_flatten205_fu_186                             |  18|   0|   18|          0|
    |indvar_flatten26_fu_162                              |  10|   0|   10|          0|
    |indvar_flatten75_fu_170                              |  13|   0|   13|          0|
    |indvar_flatten_fu_158                                |   9|   0|    9|          0|
    |kernel_col_mid2_reg_1849                             |   1|   0|    1|          0|
    |kernel_col_reg_304                                   |   1|   0|    1|          0|
    |kernel_row_mid2_reg_1828                             |   1|   0|    1|          0|
    |kernel_row_reg_292                                   |   1|   0|    1|          0|
    |not_exitcond_flatten134_reg_1720                     |   1|   0|    1|          0|
    |or_ln312_1_reg_1797                                  |   1|   0|    1|          0|
    |or_ln312_reg_1791                                    |   1|   0|    1|          0|
    |or_ln315_1_reg_1812                                  |   1|   0|    1|          0|
    |or_ln315_reg_1747                                    |   1|   0|    1|          0|
    |or_ln317_1_reg_1773                                  |   1|   0|    1|          0|
    |or_ln317_2_reg_1873                                  |   1|   0|    1|          0|
    |out_ch_fu_150                                        |   8|   0|    8|          0|
    |p_mid2154_v_v_reg_1689                               |   3|   0|    3|          0|
    |p_mid2156_reg_1868                                   |  14|   0|   14|          0|
    |p_read4_cast_reg_1606                                |   8|   0|   10|          2|
    |row_fu_174                                           |   3|   0|    3|          0|
    |select_ln312_1_reg_1802                              |   3|   0|    3|          0|
    |select_ln312_6_reg_1736                              |   1|   0|    1|          0|
    |select_ln315_1_reg_1818                              |   3|   0|    3|          0|
    |select_ln315_5_reg_1752                              |   1|   0|    1|          0|
    |select_ln317_4_reg_1764                              |   1|   0|    1|          0|
    |select_ln317_5_reg_1778                              |   8|   0|    8|          0|
    |select_ln317_6_reg_1833                              |  32|   0|   32|          0|
    |select_ln317_7_reg_1839                              |   3|   0|    3|          0|
    |select_ln317_8_reg_1844                              |   1|   0|    1|          0|
    |select_ln317_reg_1823                                |   7|   0|    7|          0|
    |targetBlock_reg_1905                                 |   1|   0|    1|          0|
    |tmp_13_reg_1627                                      |  16|   0|   18|          2|
    |xor_ln315_reg_1807                                   |   1|   0|    1|          0|
    |xor_ln339_reg_1658                                   |   1|   0|    1|          0|
    |zext_ln327_reg_1653                                  |   1|   0|    3|          2|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 940|   0|  955|         15|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       DW_conv|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       DW_conv|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       DW_conv|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       DW_conv|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       DW_conv|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       DW_conv|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|in_r                 |   in|   64|     ap_none|          in_r|        scalar|
|kernel               |   in|   64|     ap_none|        kernel|        scalar|
|bias                 |   in|   64|     ap_none|          bias|        scalar|
|p_read4              |   in|    8|     ap_none|       p_read4|        scalar|
|out_r                |   in|   64|     ap_none|         out_r|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

