SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx9
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package tqg144
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/
SET_PREFERENCE workingdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name Division
SET_CORE_NAME Divider Generator
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:div_gen:4.0
SET_CORE_CLASS com.xilinx.ip.div_gen_v4_0.div_gen_v4_0
SET_CORE_PATH F:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/div_gen_v4_0
SET_CORE_GUIPATH F:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/div_gen_v4_0/gui/div_gen_v4_0.tcl
SET_CORE_DATASHEET F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v4_0\doc\ds819_div_gen.pdf
ADD_CORE_DOCUMENT <F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v4_0\doc\div_gen_v4_0_readme.txt><div_gen_v4_0_readme.txt>
ADD_CORE_DOCUMENT <F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v4_0\doc\div_gen_v4_0_vinfo.html><div_gen_v4_0_vinfo.html>
ADD_CORE_DOCUMENT <F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v4_0\doc\ds819_div_gen.pdf><ds819_div_gen.pdf>
