============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:03:06 pm
  Module:                 carry_select_adder_68810_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[7]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    1986         -  
      Drv Adjust:+       0         0  
         Arrival:=    1986            
                                      
   Required Time:=    1986            
       Data Path:-    1986            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1986            constraints.sdc_line_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------
  B[7]                                                    -       -       F     (arrival)                       1  3.3  1000     0       0    (-,-) 
  g2518/X                                                 -       A->X    F     sky130_fd_sc_hd__clkbuf_1       2  7.7    72   338     338    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g160/Y       -       A->Y    R     sky130_fd_sc_hd__clkinv_1       2 11.1    71    86     424    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g152__2883/Y -       B->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    36    58     482    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g150__9315/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    54    55     536    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g148__4733/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  7.8    43    55     591    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g118__6417/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    51    57     648    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g116__1666/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  7.8    45    54     702    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g118__8428/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    52    58     760    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g116__6260/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  7.8    43    54     815    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g118__1705/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    51    57     872    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g116__1617/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  7.8    42    54     926    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g119__5115/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    51    57     983    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g117__6131/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  7.8    42    54    1037    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[6].FA/g91__2883/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    51    57    1094    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[6].FA/g89__9315/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  7.8    43    54    1148    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[7].FA/g96__2398/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2        1  5.9    51    57    1205    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[7].FA/g94__6417/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2        2  8.7    46    56    1262    (-,-) 
  g5220/Y                                                 -       A->Y    R     sky130_fd_sc_hd__clkinv_2       2 11.1    47    59    1321    (-,-) 
  g5187__5219/Y                                           -       A2_N->Y R     sky130_fd_sc_hd__o2bb2ai_2      1  5.9   121   101    1422    (-,-) 
  g5218/Y                                                 -       A->Y    F     sky130_fd_sc_hd__inv_2          1  9.6    43    59    1481    (-,-) 
  g5182__4733/Y                                           -       A->Y    R     sky130_fd_sc_hd__nand2_4        2 20.0    80    79    1559    (-,-) 
  g5171__3680/Y                                           -       B->Y    F     sky130_fd_sc_hd__nand2_4       11 33.4    88    94    1654    (-,-) 
  g5153__7482/Y                                           -       B->Y    R     sky130_fd_sc_hd__nor2_1         1  6.1   134   138    1792    (-,-) 
  g5145__1705/X                                           -       B1->X   R     sky130_fd_sc_hd__a21o_4         1 51.3   149   193    1986    (-,-) 
  Cout                                                    -       -       R     (port)                          -    -     -     0    1986    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

