{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553376709770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553376709777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 16:31:49 2019 " "Processing started: Sat Mar 23 16:31:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553376709777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376709777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376709777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553376710725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553376710725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724491 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724499 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724499 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_3742 " "Found entity 3: pll_altpll_0_altpll_3742" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724499 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724506 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724512 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "pcg.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pcg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724518 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "pcg.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pcg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553376724518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553376724610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(23) " "VHDL Signal Declaration warning at VGA.vhd(23): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553376724611 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "VGA.vhd" "C" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376724613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:C\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/pll.vhd" "altpll_0" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/pll.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376724616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376724619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376724621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_3742 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1 " "Elaborating entity \"pll_altpll_0_altpll_3742\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "sd1" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376724625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376724628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB Vhdl2.vhd(26) " "Verilog HDL or VHDL warning at Vhdl2.vhd(26): object \"RGB\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553376724629 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2 Vhdl2.vhd(148) " "VHDL Process Statement warning at Vhdl2.vhd(148): signal \"f2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724631 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex0 Vhdl2.vhd(149) " "VHDL Process Statement warning at Vhdl2.vhd(149): signal \"hex0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724631 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex1 Vhdl2.vhd(150) " "VHDL Process Statement warning at Vhdl2.vhd(150): signal \"hex1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724631 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex01 Vhdl2.vhd(84) " "VHDL Process Statement warning at Vhdl2.vhd(84): inferring latch(es) for signal or variable \"hex01\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553376724631 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f1 Vhdl2.vhd(166) " "VHDL Process Statement warning at Vhdl2.vhd(166): signal \"f1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724632 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataint Vhdl2.vhd(167) " "VHDL Process Statement warning at Vhdl2.vhd(167): signal \"dataint\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724632 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataint Vhdl2.vhd(168) " "VHDL Process Statement warning at Vhdl2.vhd(168): signal \"dataint\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724632 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f1 Vhdl2.vhd(171) " "VHDL Process Statement warning at Vhdl2.vhd(171): signal \"f1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553376724632 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataint Vhdl2.vhd(157) " "VHDL Process Statement warning at Vhdl2.vhd(157): inferring latch(es) for signal or variable \"dataint\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553376724633 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex1 Vhdl2.vhd(157) " "VHDL Process Statement warning at Vhdl2.vhd(157): inferring latch(es) for signal or variable \"hex1\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553376724634 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0 Vhdl2.vhd(157) " "VHDL Process Statement warning at Vhdl2.vhd(157): inferring latch(es) for signal or variable \"hex0\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553376724634 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f2 Vhdl2.vhd(157) " "VHDL Process Statement warning at Vhdl2.vhd(157): inferring latch(es) for signal or variable \"f2\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553376724634 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f1 Vhdl2.vhd(157) " "VHDL Process Statement warning at Vhdl2.vhd(157): inferring latch(es) for signal or variable \"f1\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553376724634 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1 Vhdl2.vhd(157) " "Inferred latch for \"f1\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724637 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2 Vhdl2.vhd(157) " "Inferred latch for \"f2\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724637 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[0\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724637 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[1\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724637 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[2\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[3\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[4\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[5\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[6\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[7\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[7\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[8\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[8\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[9\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[9\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[10\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[10\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[11\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[11\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[12\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[12\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[13\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[13\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[14\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[14\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[15\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[15\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[16\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[16\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[17\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[17\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724638 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[18\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[18\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[19\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[19\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[20\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[20\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[21\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[21\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[22\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[22\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[23\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[23\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[24\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[24\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[25\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[25\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[26\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[26\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[27\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[27\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[28\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[28\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[29\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[29\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[30\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[30\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[31\] Vhdl2.vhd(157) " "Inferred latch for \"hex0\[31\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[0\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[1\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[2\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724639 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[3\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[4\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[5\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[6\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[7\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[7\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[8\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[8\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[9\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[9\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[10\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[10\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[11\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[11\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[12\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[12\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[13\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[13\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[14\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[14\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[15\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[15\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724640 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[16\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[16\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[17\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[17\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[18\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[18\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[19\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[19\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[20\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[20\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[21\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[21\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[22\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[22\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[23\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[23\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[24\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[24\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[25\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[25\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[26\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[26\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[27\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[27\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[28\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[28\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[29\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[29\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724641 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[30\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[30\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[31\] Vhdl2.vhd(157) " "Inferred latch for \"hex1\[31\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[0\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[0\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[1\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[1\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[2\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[2\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[3\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[3\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[4\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[4\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[5\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[5\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[6\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[6\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[7\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[7\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[8\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[8\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[9\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[9\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[10\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[10\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[11\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[11\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[12\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[12\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[13\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[13\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[14\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[14\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[15\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[15\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724642 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[16\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[16\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[17\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[17\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[18\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[18\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[19\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[19\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[20\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[20\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[21\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[21\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[22\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[22\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[23\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[23\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[24\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[24\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[25\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[25\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[26\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[26\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[27\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[27\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[28\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[28\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[29\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[29\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[30\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[30\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataint\[31\] Vhdl2.vhd(157) " "Inferred latch for \"dataint\[31\]\" at Vhdl2.vhd(157)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724643 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[0\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[0\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[1\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[1\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[2\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[2\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[3\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[3\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[4\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[4\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[5\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[5\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[6\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[6\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[7\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[7\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724644 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[8\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[8\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[9\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[9\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[10\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[10\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[11\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[11\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[12\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[12\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[13\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[13\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[14\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[14\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[15\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[15\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[16\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[16\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[17\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[17\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[18\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[18\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[19\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[19\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[20\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[20\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[21\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[21\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[22\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[22\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[23\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[23\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[24\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[24\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724645 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[25\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[25\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[26\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[26\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[27\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[27\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[28\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[28\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[29\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[29\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[30\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[30\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex01\[31\] Vhdl2.vhd(84) " "Inferred latch for \"hex01\[31\]\" at Vhdl2.vhd(84)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376724646 "|VGA|SYNC:C1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|hex1\[29\] SYNC:C1\|hex1\[28\] " "Duplicate LATCH primitive \"SYNC:C1\|hex1\[29\]\" merged with LATCH primitive \"SYNC:C1\|hex1\[28\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|hex1\[30\] SYNC:C1\|hex1\[28\] " "Duplicate LATCH primitive \"SYNC:C1\|hex1\[30\]\" merged with LATCH primitive \"SYNC:C1\|hex1\[28\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|hex1\[31\] SYNC:C1\|hex1\[28\] " "Duplicate LATCH primitive \"SYNC:C1\|hex1\[31\]\" merged with LATCH primitive \"SYNC:C1\|hex1\[28\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[7\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[7\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[8\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[8\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[9\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[9\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[10\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[10\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[11\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[11\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[12\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[12\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[13\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[13\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[14\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[14\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[15\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[15\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[16\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[16\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[17\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[17\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[18\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[18\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[19\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[19\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[20\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[20\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[21\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[21\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[22\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[22\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[23\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[23\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[24\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[24\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[25\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[25\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[26\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[26\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[27\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[27\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[28\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[28\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[29\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[29\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SYNC:C1\|dataint\[30\] SYNC:C1\|dataint\[31\] " "Duplicate LATCH primitive \"SYNC:C1\|dataint\[30\]\" merged with LATCH primitive \"SYNC:C1\|dataint\[31\]\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1553376725343 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1553376725343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYNC:C1\|f2 " "Latch SYNC:C1\|f2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|f1 " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|f1" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553376725345 ""}  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553376725345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553376725539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553376726383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553376726383 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376726476 "|VGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376726476 "|VGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376726476 "|VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376726476 "|VGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376726476 "|VGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376726476 "|VGA|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553376726476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "439 " "Implemented 439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553376726477 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553376726477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Implemented 388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553376726477 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553376726477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553376726477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553376726521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 16:32:06 2019 " "Processing ended: Sat Mar 23 16:32:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553376726521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553376726521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553376726521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553376726521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553376727988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553376727994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 16:32:07 2019 " "Processing started: Sat Mar 23 16:32:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553376727994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553376727994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553376727994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1553376728206 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1553376728207 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1553376728207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553376728301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553376728302 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553376728314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553376728390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553376728390 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|wire_pll7_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|wire_pll7_clk\[0\] port" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1553376728573 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1553376728573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553376728855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553376728865 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553376729285 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553376729285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553376729288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553376729288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553376729288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553376729288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553376729288 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553376729288 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553376729289 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 50 " "No exact pin location assignment(s) for 6 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1553376730124 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1553376730366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553376730367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553376730367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553376730369 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "C1\|process_1~0\|combout " "Node \"C1\|process_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~0\|dataa " "Node \"C1\|f1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~0\|combout " "Node \"C1\|f1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~1\|datad " "Node \"C1\|f1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~1\|combout " "Node \"C1\|f1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~1\|dataa " "Node \"C1\|f1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""} { "Warning" "WSTA_SCC_NODE" "C1\|process_1~0\|dataa " "Node \"C1\|process_1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376730370 ""}  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 41 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1553376730370 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: C1\|f1~1\|datab  to: C1\|process_1~0\|combout " "From: C1\|f1~1\|datab  to: C1\|process_1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553376730371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1553376730371 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1553376730374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1553376730374 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1553376730375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553376730401 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553376730401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNC:C1\|hex1\[1\]~2  " "Automatically promoted node SYNC:C1\|hex1\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553376730401 ""}  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553376730401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNC:C1\|Equal8~10  " "Automatically promoted node SYNC:C1\|Equal8~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553376730401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|f2~0 " "Destination node SYNC:C1\|f2~0" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|hex1\[1\]~2 " "Destination node SYNC:C1\|hex1\[1\]~2" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553376730401 ""}  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553376730401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNC:C1\|f2  " "Automatically promoted node SYNC:C1\|f2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~0 " "Destination node SYNC:C1\|Equal6~0" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~1 " "Destination node SYNC:C1\|Equal6~1" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~2 " "Destination node SYNC:C1\|Equal6~2" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~3 " "Destination node SYNC:C1\|Equal6~3" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~9 " "Destination node SYNC:C1\|Equal6~9" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~10 " "Destination node SYNC:C1\|Equal6~10" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|SQ_X1\[10\]~1 " "Destination node SYNC:C1\|SQ_X1\[10\]~1" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|Equal6~8 " "Destination node SYNC:C1\|Equal6~8" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC:C1\|f2 " "Destination node SYNC:C1\|f2" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553376730402 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553376730402 ""}  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553376730402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553376730658 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553376730659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553376730659 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553376730661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553376730661 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553376730662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553376730662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553376730663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553376730697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1553376730698 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553376730698 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 6 0 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 6 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1553376730706 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1553376730706 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1553376730706 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 50 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 6 59 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 52 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 69 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 27 44 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1553376730707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1553376730707 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1553376730707 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|pll7 clk\[0\] VGACLK~output " "PLL \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_3742:sd1\|pll7\" output port clk\[0\] feeds output pin \"VGACLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/submodules/pll_altpll_0.v" 282 0 0 } } { "pll/synthesis/pll.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/pll/synthesis/pll.vhd" 45 0 0 } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 52 0 0 } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1553376730736 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553376730824 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553376730829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553376734620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553376734790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553376734826 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553376741736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553376741736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553376742007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y61 X45_Y73 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73" {  } { { "loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73"} { { 12 { 0 ""} 34 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553376745664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553376745664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553376747433 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553376747433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553376747435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553376747559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553376747571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553376747851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553376747851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553376748112 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553376748629 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553376749073 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL A14 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL B14 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL U8 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL W26 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at W26" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL AH23 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL B3 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_clock 3.3-V LVTTL G6 " "Pin VGA_clock uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { VGA_clock } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_clock" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_data 3.3-V LVTTL H5 " "Pin VGA_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { VGA_data } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_data" } } } } { "VGA.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/VGA.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553376749082 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553376749082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553376749154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5456 " "Peak virtual memory: 5456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553376749534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 16:32:29 2019 " "Processing ended: Sat Mar 23 16:32:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553376749534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553376749534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553376749534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553376749534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553376750698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553376750704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 16:32:30 2019 " "Processing started: Sat Mar 23 16:32:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553376750704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553376750704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553376750704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553376751177 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553376753938 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553376754052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553376754379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 16:32:34 2019 " "Processing ended: Sat Mar 23 16:32:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553376754379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553376754379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553376754379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553376754379 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553376755027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553376755802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553376755809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 16:32:35 2019 " "Processing started: Sat Mar 23 16:32:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553376755809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376755809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376755809 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1553376756030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376756571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376756571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376756643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376756643 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757165 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553376757166 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553376757166 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757166 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757167 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_clock VGA_clock " "create_clock -period 1.000 -name VGA_clock VGA_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553376757167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYNC:C1\|count\[0\] SYNC:C1\|count\[0\] " "create_clock -period 1.000 -name SYNC:C1\|count\[0\] SYNC:C1\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553376757167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYNC:C1\|f2 SYNC:C1\|f2 " "create_clock -period 1.000 -name SYNC:C1\|f2 SYNC:C1\|f2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553376757167 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757167 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "C1\|process_1~0\|combout " "Node \"C1\|process_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~0\|dataa " "Node \"C1\|f1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~0\|combout " "Node \"C1\|f1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~1\|dataa " "Node \"C1\|f1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~1\|combout " "Node \"C1\|f1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""} { "Warning" "WSTA_SCC_NODE" "C1\|process_1~0\|datad " "Node \"C1\|process_1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""} { "Warning" "WSTA_SCC_NODE" "C1\|f1~1\|datab " "Node \"C1\|f1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553376757170 ""}  } { { "Vhdl2.vhd" "" { Text "C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/Vhdl2.vhd" 41 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757170 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: C1\|f1~1\|datad  to: C1\|process_1~0\|combout " "From: C1\|f1~1\|datad  to: C1\|process_1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553376757171 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757171 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757173 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1553376757174 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553376757184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1553376757235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.391 " "Worst-case setup slack is -11.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.391            -295.512 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  -11.391            -295.512 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.855            -132.047 SYNC:C1\|count\[0\]  " "   -8.855            -132.047 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877            -120.835 VGA_clock  " "   -3.877            -120.835 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.652             -10.570 SYNC:C1\|f2  " "   -2.652             -10.570 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 SYNC:C1\|count\[0\]  " "    0.007               0.000 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 VGA_clock  " "    0.440               0.000 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.442               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294               0.000 SYNC:C1\|f2  " "    1.294               0.000 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.822 " "Worst-case recovery slack is -5.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.822            -185.582 VGA_clock  " "   -5.822            -185.582 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 VGA_clock  " "    1.187               0.000 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.400 VGA_clock  " "   -3.000             -54.400 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 SYNC:C1\|count\[0\]  " "    0.107               0.000 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 SYNC:C1\|f2  " "    0.457               0.000 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.339               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.339               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757284 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553376757471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757781 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: C1\|f1~1\|datad  to: C1\|process_1~0\|combout " "From: C1\|f1~1\|datad  to: C1\|process_1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553376757846 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1553376757870 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.119 " "Worst-case setup slack is -10.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.119            -263.836 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  -10.119            -263.836 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.203            -117.584 SYNC:C1\|count\[0\]  " "   -8.203            -117.584 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508            -109.625 VGA_clock  " "   -3.508            -109.625 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301              -9.168 SYNC:C1\|f2  " "   -2.301              -9.168 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 SYNC:C1\|count\[0\]  " "    0.101               0.000 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 VGA_clock  " "    0.387               0.000 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.400               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 SYNC:C1\|f2  " "    1.132               0.000 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.154 " "Worst-case recovery slack is -5.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.154            -164.357 VGA_clock  " "   -5.154            -164.357 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.994 " "Worst-case removal slack is 0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 VGA_clock  " "    0.994               0.000 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.400 VGA_clock  " "   -3.000             -54.400 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 SYNC:C1\|count\[0\]  " "    0.157               0.000 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 SYNC:C1\|f2  " "    0.463               0.000 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.326               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.326               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376757938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376757938 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553376758185 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: C1\|f1~1\|datad  to: C1\|process_1~0\|combout " "From: C1\|f1~1\|datad  to: C1\|process_1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553376758271 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1553376758278 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.993 " "Worst-case setup slack is -5.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.993            -156.091 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.993            -156.091 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.440             -55.466 SYNC:C1\|count\[0\]  " "   -4.440             -55.466 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488             -34.802 VGA_clock  " "   -1.488             -34.802 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -4.733 SYNC:C1\|f2  " "   -1.188              -4.733 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 SYNC:C1\|count\[0\]  " "    0.006               0.000 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.199               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 VGA_clock  " "    0.199               0.000 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 SYNC:C1\|f2  " "    0.690               0.000 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.474 " "Worst-case recovery slack is -2.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474             -78.792 VGA_clock  " "   -2.474             -78.792 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.249 " "Worst-case removal slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 VGA_clock  " "    0.249               0.000 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.456 VGA_clock  " "   -3.000             -65.456 VGA_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 SYNC:C1\|count\[0\]  " "    0.178               0.000 SYNC:C1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 SYNC:C1\|f2  " "    0.343               0.000 SYNC:C1\|f2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.409               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.409               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553376758373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376758373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376759089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376759090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553376759229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 16:32:39 2019 " "Processing ended: Sat Mar 23 16:32:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553376759229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553376759229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553376759229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376759229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553376760435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553376760441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 16:32:40 2019 " "Processing started: Sat Mar 23 16:32:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553376760441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553376760441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553376760441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1553376761309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_slow.vho C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_slow.vho in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376761530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_slow.vho C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_slow.vho in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376761690 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_fast.vho C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_fast.vho in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376761766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vho C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA.vho in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376761835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_vhd_slow.sdo C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376761926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_vhd_slow.sdo C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376762016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_vhd_fast.sdo C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376762120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_vhd.sdo C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/ simulation " "Generated file VGA_vhd.sdo in folder \"C:/Users/leona/Desktop/Universidad/Labs PC1/VGA_VHDL-Altera-DE12-115/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553376762247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553376762339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 16:32:42 2019 " "Processing ended: Sat Mar 23 16:32:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553376762339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553376762339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553376762339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553376762339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553376762991 ""}
