<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_vdma_0_2_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_axi_vdma_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_imgCapture_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_axi_vdma_imgCapture_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_imgCapture1_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_axi_vdma_imgCapture1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_vdma_imgCapture_0_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_3_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_4_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_xbar_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_2_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/design_1_axi_gpio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="normalize_bram_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/normalize_bram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="maxtri7x7_shift_ram_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/maxtri7x7_shift_ram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_maxtrix_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/fifo_maxtrix_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_generator_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/fifo_generator_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="gray_count_bram_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/gray_count_bram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axis_dwidth_converter_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/axis_dwidth_converter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_vdma_0_2_synth_1"/>
		<Parent Id="design_1_axi_vdma_imgCapture_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_imgCapture1_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_xbar_4_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_axi_gpio_2_0_synth_1"/>
		<Parent Id="normalize_bram_synth_1"/>
		<Parent Id="maxtri7x7_shift_ram_0_synth_1"/>
		<Parent Id="fifo_maxtrix_synth_1"/>
		<Parent Id="fifo_generator_0_synth_1"/>
		<Parent Id="gray_count_bram_synth_1"/>
		<Parent Id="axis_dwidth_converter_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_vdma_0_2_synth_1"/>
		<Parent Id="design_1_axi_vdma_imgCapture_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_imgCapture1_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_xbar_4_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_axi_gpio_2_0_synth_1"/>
		<Parent Id="normalize_bram_synth_1"/>
		<Parent Id="maxtri7x7_shift_ram_0_synth_1"/>
		<Parent Id="fifo_maxtrix_synth_1"/>
		<Parent Id="fifo_generator_0_synth_1"/>
		<Parent Id="gray_count_bram_synth_1"/>
		<Parent Id="axis_dwidth_converter_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

