{'a_FF': {'CDeps': [[[], ['rstn'], ['valid']], [[], ['rstn']]],
          'CLines': [[None, '190:C', '191:C'], [None, '190:C']],
          'Clocked': False,
          'DDeps': [['a'], []],
          'DLines': ['191:D', '190:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9421518550>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9421518250>]},
 'b_FF': {'CDeps': [[[], ['rstn']], [[], ['rstn'], ['valid']]],
          'CLines': [[None, '195:C'], [None, '195:C', '196:C']],
          'Clocked': False,
          'DDeps': [[], ['b']],
          'DLines': ['195:D', '196:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9421518a50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9421518d50>]},
 'c': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a_FF', 'b_FF']],
       'DLines': ['198:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9421518e90>]},
 'd': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a_FF', 'twos_complement', 'b_FF']],
       'DLines': ['199:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9421543210>]}}
