|Example_4_Video_In
CLOCK_50 => CLOCK_50.IN1
CLOCK_27 => CLOCK_27.IN1
TD_CLK27 => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_VS => TD_VS.IN1
SRAM_DQ[0] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[1] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[2] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[3] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[4] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[5] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[6] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[7] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[8] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[9] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[10] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[11] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[12] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[13] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[14] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
SRAM_DQ[15] <> Video_System:Char_Buffer_System.SRAM_DQ_to_and_from_the_Pixel_Buffer
I2C_SDAT <> Video_System:Char_Buffer_System.I2C_SDAT_to_and_from_the_AV_Config


|Example_4_Video_In|Video_System:Char_Buffer_System
clk_0 => clk_0.IN5
reset_n => reset_n_sources.IN1
I2C_SDAT_to_and_from_the_AV_Config <> AV_Config:the_AV_Config.I2C_SDAT
SRAM_DQ_to_and_from_the_Pixel_Buffer[0] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[1] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[2] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[3] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[4] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[5] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[6] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[7] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[8] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[9] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[10] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[11] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[12] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[13] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[14] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
SRAM_DQ_to_and_from_the_Pixel_Buffer[15] <> Pixel_Buffer:the_Pixel_Buffer.SRAM_DQ
TD_CLK27_to_the_Video_In_Decoder => TD_CLK27_to_the_Video_In_Decoder.IN1
TD_DATA_to_the_Video_In_Decoder[0] => TD_DATA_to_the_Video_In_Decoder[0].IN1
TD_DATA_to_the_Video_In_Decoder[1] => TD_DATA_to_the_Video_In_Decoder[1].IN1
TD_DATA_to_the_Video_In_Decoder[2] => TD_DATA_to_the_Video_In_Decoder[2].IN1
TD_DATA_to_the_Video_In_Decoder[3] => TD_DATA_to_the_Video_In_Decoder[3].IN1
TD_DATA_to_the_Video_In_Decoder[4] => TD_DATA_to_the_Video_In_Decoder[4].IN1
TD_DATA_to_the_Video_In_Decoder[5] => TD_DATA_to_the_Video_In_Decoder[5].IN1
TD_DATA_to_the_Video_In_Decoder[6] => TD_DATA_to_the_Video_In_Decoder[6].IN1
TD_DATA_to_the_Video_In_Decoder[7] => TD_DATA_to_the_Video_In_Decoder[7].IN1
TD_HS_to_the_Video_In_Decoder => TD_HS_to_the_Video_In_Decoder.IN1
TD_VS_to_the_Video_In_Decoder => TD_VS_to_the_Video_In_Decoder.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config_avalon_av_config_slave_arbitrator:the_AV_Config_avalon_av_config_slave
AV_Config_avalon_av_config_slave_readdata[0] => AV_Config_avalon_av_config_slave_readdata_from_sa[0].DATAIN
AV_Config_avalon_av_config_slave_readdata[1] => AV_Config_avalon_av_config_slave_readdata_from_sa[1].DATAIN
AV_Config_avalon_av_config_slave_readdata[2] => AV_Config_avalon_av_config_slave_readdata_from_sa[2].DATAIN
AV_Config_avalon_av_config_slave_readdata[3] => AV_Config_avalon_av_config_slave_readdata_from_sa[3].DATAIN
AV_Config_avalon_av_config_slave_readdata[4] => AV_Config_avalon_av_config_slave_readdata_from_sa[4].DATAIN
AV_Config_avalon_av_config_slave_readdata[5] => AV_Config_avalon_av_config_slave_readdata_from_sa[5].DATAIN
AV_Config_avalon_av_config_slave_readdata[6] => AV_Config_avalon_av_config_slave_readdata_from_sa[6].DATAIN
AV_Config_avalon_av_config_slave_readdata[7] => AV_Config_avalon_av_config_slave_readdata_from_sa[7].DATAIN
AV_Config_avalon_av_config_slave_readdata[8] => AV_Config_avalon_av_config_slave_readdata_from_sa[8].DATAIN
AV_Config_avalon_av_config_slave_readdata[9] => AV_Config_avalon_av_config_slave_readdata_from_sa[9].DATAIN
AV_Config_avalon_av_config_slave_readdata[10] => AV_Config_avalon_av_config_slave_readdata_from_sa[10].DATAIN
AV_Config_avalon_av_config_slave_readdata[11] => AV_Config_avalon_av_config_slave_readdata_from_sa[11].DATAIN
AV_Config_avalon_av_config_slave_readdata[12] => AV_Config_avalon_av_config_slave_readdata_from_sa[12].DATAIN
AV_Config_avalon_av_config_slave_readdata[13] => AV_Config_avalon_av_config_slave_readdata_from_sa[13].DATAIN
AV_Config_avalon_av_config_slave_readdata[14] => AV_Config_avalon_av_config_slave_readdata_from_sa[14].DATAIN
AV_Config_avalon_av_config_slave_readdata[15] => AV_Config_avalon_av_config_slave_readdata_from_sa[15].DATAIN
AV_Config_avalon_av_config_slave_readdata[16] => AV_Config_avalon_av_config_slave_readdata_from_sa[16].DATAIN
AV_Config_avalon_av_config_slave_readdata[17] => AV_Config_avalon_av_config_slave_readdata_from_sa[17].DATAIN
AV_Config_avalon_av_config_slave_readdata[18] => AV_Config_avalon_av_config_slave_readdata_from_sa[18].DATAIN
AV_Config_avalon_av_config_slave_readdata[19] => AV_Config_avalon_av_config_slave_readdata_from_sa[19].DATAIN
AV_Config_avalon_av_config_slave_readdata[20] => AV_Config_avalon_av_config_slave_readdata_from_sa[20].DATAIN
AV_Config_avalon_av_config_slave_readdata[21] => AV_Config_avalon_av_config_slave_readdata_from_sa[21].DATAIN
AV_Config_avalon_av_config_slave_readdata[22] => AV_Config_avalon_av_config_slave_readdata_from_sa[22].DATAIN
AV_Config_avalon_av_config_slave_readdata[23] => AV_Config_avalon_av_config_slave_readdata_from_sa[23].DATAIN
AV_Config_avalon_av_config_slave_readdata[24] => AV_Config_avalon_av_config_slave_readdata_from_sa[24].DATAIN
AV_Config_avalon_av_config_slave_readdata[25] => AV_Config_avalon_av_config_slave_readdata_from_sa[25].DATAIN
AV_Config_avalon_av_config_slave_readdata[26] => AV_Config_avalon_av_config_slave_readdata_from_sa[26].DATAIN
AV_Config_avalon_av_config_slave_readdata[27] => AV_Config_avalon_av_config_slave_readdata_from_sa[27].DATAIN
AV_Config_avalon_av_config_slave_readdata[28] => AV_Config_avalon_av_config_slave_readdata_from_sa[28].DATAIN
AV_Config_avalon_av_config_slave_readdata[29] => AV_Config_avalon_av_config_slave_readdata_from_sa[29].DATAIN
AV_Config_avalon_av_config_slave_readdata[30] => AV_Config_avalon_av_config_slave_readdata_from_sa[30].DATAIN
AV_Config_avalon_av_config_slave_readdata[31] => AV_Config_avalon_av_config_slave_readdata_from_sa[31].DATAIN
AV_Config_avalon_av_config_slave_waitrequest => AV_Config_avalon_av_config_slave_waits_for_read.IN1
AV_Config_avalon_av_config_slave_waitrequest => AV_Config_avalon_av_config_slave_waits_for_write.IN1
AV_Config_avalon_av_config_slave_waitrequest => AV_Config_avalon_av_config_slave_waitrequest_from_sa.DATAIN
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => AV_Config_avalon_av_config_slave_address[0].DATAIN
CPU_data_master_address_to_slave[3] => AV_Config_avalon_av_config_slave_address[1].DATAIN
CPU_data_master_address_to_slave[4] => Equal0.IN15
CPU_data_master_address_to_slave[5] => Equal0.IN14
CPU_data_master_address_to_slave[6] => Equal0.IN13
CPU_data_master_address_to_slave[7] => Equal0.IN12
CPU_data_master_address_to_slave[8] => Equal0.IN11
CPU_data_master_address_to_slave[9] => Equal0.IN10
CPU_data_master_address_to_slave[10] => Equal0.IN9
CPU_data_master_address_to_slave[11] => Equal0.IN8
CPU_data_master_address_to_slave[12] => Equal0.IN2
CPU_data_master_address_to_slave[13] => Equal0.IN7
CPU_data_master_address_to_slave[14] => Equal0.IN6
CPU_data_master_address_to_slave[15] => Equal0.IN1
CPU_data_master_address_to_slave[16] => Equal0.IN5
CPU_data_master_address_to_slave[17] => Equal0.IN4
CPU_data_master_address_to_slave[18] => Equal0.IN3
CPU_data_master_address_to_slave[19] => Equal0.IN0
CPU_data_master_byteenable[0] => AV_Config_avalon_av_config_slave_byteenable.DATAB
CPU_data_master_byteenable[1] => AV_Config_avalon_av_config_slave_byteenable.DATAB
CPU_data_master_byteenable[2] => AV_Config_avalon_av_config_slave_byteenable.DATAB
CPU_data_master_byteenable[3] => AV_Config_avalon_av_config_slave_byteenable.DATAB
CPU_data_master_read => CPU_data_master_requests_AV_Config_avalon_av_config_slave.IN0
CPU_data_master_read => CPU_data_master_qualified_request_AV_Config_avalon_av_config_slave.IN1
CPU_data_master_read => AV_Config_avalon_av_config_slave_read.IN1
CPU_data_master_read => AV_Config_avalon_av_config_slave_in_a_read_cycle.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_AV_Config_avalon_av_config_slave.IN0
CPU_data_master_write => CPU_data_master_requests_AV_Config_avalon_av_config_slave.IN1
CPU_data_master_write => CPU_data_master_qualified_request_AV_Config_avalon_av_config_slave.IN1
CPU_data_master_write => AV_Config_avalon_av_config_slave_write.IN1
CPU_data_master_write => AV_Config_avalon_av_config_slave_in_a_write_cycle.IN1
CPU_data_master_writedata[0] => AV_Config_avalon_av_config_slave_writedata[0].DATAIN
CPU_data_master_writedata[1] => AV_Config_avalon_av_config_slave_writedata[1].DATAIN
CPU_data_master_writedata[2] => AV_Config_avalon_av_config_slave_writedata[2].DATAIN
CPU_data_master_writedata[3] => AV_Config_avalon_av_config_slave_writedata[3].DATAIN
CPU_data_master_writedata[4] => AV_Config_avalon_av_config_slave_writedata[4].DATAIN
CPU_data_master_writedata[5] => AV_Config_avalon_av_config_slave_writedata[5].DATAIN
CPU_data_master_writedata[6] => AV_Config_avalon_av_config_slave_writedata[6].DATAIN
CPU_data_master_writedata[7] => AV_Config_avalon_av_config_slave_writedata[7].DATAIN
CPU_data_master_writedata[8] => AV_Config_avalon_av_config_slave_writedata[8].DATAIN
CPU_data_master_writedata[9] => AV_Config_avalon_av_config_slave_writedata[9].DATAIN
CPU_data_master_writedata[10] => AV_Config_avalon_av_config_slave_writedata[10].DATAIN
CPU_data_master_writedata[11] => AV_Config_avalon_av_config_slave_writedata[11].DATAIN
CPU_data_master_writedata[12] => AV_Config_avalon_av_config_slave_writedata[12].DATAIN
CPU_data_master_writedata[13] => AV_Config_avalon_av_config_slave_writedata[13].DATAIN
CPU_data_master_writedata[14] => AV_Config_avalon_av_config_slave_writedata[14].DATAIN
CPU_data_master_writedata[15] => AV_Config_avalon_av_config_slave_writedata[15].DATAIN
CPU_data_master_writedata[16] => AV_Config_avalon_av_config_slave_writedata[16].DATAIN
CPU_data_master_writedata[17] => AV_Config_avalon_av_config_slave_writedata[17].DATAIN
CPU_data_master_writedata[18] => AV_Config_avalon_av_config_slave_writedata[18].DATAIN
CPU_data_master_writedata[19] => AV_Config_avalon_av_config_slave_writedata[19].DATAIN
CPU_data_master_writedata[20] => AV_Config_avalon_av_config_slave_writedata[20].DATAIN
CPU_data_master_writedata[21] => AV_Config_avalon_av_config_slave_writedata[21].DATAIN
CPU_data_master_writedata[22] => AV_Config_avalon_av_config_slave_writedata[22].DATAIN
CPU_data_master_writedata[23] => AV_Config_avalon_av_config_slave_writedata[23].DATAIN
CPU_data_master_writedata[24] => AV_Config_avalon_av_config_slave_writedata[24].DATAIN
CPU_data_master_writedata[25] => AV_Config_avalon_av_config_slave_writedata[25].DATAIN
CPU_data_master_writedata[26] => AV_Config_avalon_av_config_slave_writedata[26].DATAIN
CPU_data_master_writedata[27] => AV_Config_avalon_av_config_slave_writedata[27].DATAIN
CPU_data_master_writedata[28] => AV_Config_avalon_av_config_slave_writedata[28].DATAIN
CPU_data_master_writedata[29] => AV_Config_avalon_av_config_slave_writedata[29].DATAIN
CPU_data_master_writedata[30] => AV_Config_avalon_av_config_slave_writedata[30].DATAIN
CPU_data_master_writedata[31] => AV_Config_avalon_av_config_slave_writedata[31].DATAIN
clk => d1_AV_Config_avalon_av_config_slave_end_xfer~reg0.CLK
clk => CPU_data_master_read_data_valid_AV_Config_avalon_av_config_slave_shift_register.CLK
reset_n => CPU_data_master_read_data_valid_AV_Config_avalon_av_config_slave_shift_register.ACLR
reset_n => d1_AV_Config_avalon_av_config_slave_end_xfer~reg0.PRESET
reset_n => AV_Config_avalon_av_config_slave_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => always3.IN1
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => control_reg.DATAB
writedata[17] => control_reg.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => rom_address[5]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM
rom_address[0] => rom_address[0].IN2
rom_address[1] => rom_address[1].IN2
rom_address[2] => rom_address[2].IN2
rom_address[3] => rom_address[3].IN2
rom_address[4] => rom_address[4].IN2
rom_address[5] => rom_address[5].IN2


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
rom_address[0] => Decoder0.IN5
rom_address[1] => Decoder0.IN4
rom_address[2] => Decoder0.IN3
rom_address[3] => Decoder0.IN2
rom_address[4] => Decoder0.IN1
rom_address[5] => Decoder0.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7181:Auto_Init_Video_ROM
rom_address[0] => Decoder1.IN5
rom_address[1] => Decoder0.IN4
rom_address[1] => Decoder1.IN4
rom_address[2] => Decoder0.IN3
rom_address[2] => Decoder1.IN3
rom_address[3] => Decoder0.IN2
rom_address[3] => Decoder1.IN2
rom_address[4] => Decoder0.IN1
rom_address[4] => Decoder1.IN1
rom_address[5] => Decoder0.IN0
rom_address[5] => Decoder1.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
serial_data <> serial_data


|Example_4_Video_In|Video_System:Char_Buffer_System|AV_Config:the_AV_Config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[3] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[4] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[5] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[6] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[7] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[8] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[9] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[10] => CPU_jtag_debug_module_address.DATAB
CPU_data_master_address_to_slave[11] => Equal0.IN30
CPU_data_master_address_to_slave[12] => Equal0.IN5
CPU_data_master_address_to_slave[13] => Equal0.IN4
CPU_data_master_address_to_slave[14] => Equal0.IN3
CPU_data_master_address_to_slave[15] => Equal0.IN29
CPU_data_master_address_to_slave[16] => Equal0.IN2
CPU_data_master_address_to_slave[17] => Equal0.IN1
CPU_data_master_address_to_slave[18] => Equal0.IN0
CPU_data_master_address_to_slave[19] => Equal0.IN28
CPU_data_master_byteenable[0] => CPU_jtag_debug_module_byteenable.DATAB
CPU_data_master_byteenable[1] => CPU_jtag_debug_module_byteenable.DATAB
CPU_data_master_byteenable[2] => CPU_jtag_debug_module_byteenable.DATAB
CPU_data_master_byteenable[3] => CPU_jtag_debug_module_byteenable.DATAB
CPU_data_master_debugaccess => CPU_jtag_debug_module_debugaccess.DATAB
CPU_data_master_read => CPU_data_master_requests_CPU_jtag_debug_module.IN0
CPU_data_master_read => CPU_jtag_debug_module_in_a_read_cycle.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_CPU_jtag_debug_module.IN0
CPU_data_master_write => CPU_data_master_requests_CPU_jtag_debug_module.IN1
CPU_data_master_write => CPU_data_master_qualified_request_CPU_jtag_debug_module.IN1
CPU_data_master_write => CPU_jtag_debug_module_write.IN1
CPU_data_master_writedata[0] => CPU_jtag_debug_module_writedata[0].DATAIN
CPU_data_master_writedata[1] => CPU_jtag_debug_module_writedata[1].DATAIN
CPU_data_master_writedata[2] => CPU_jtag_debug_module_writedata[2].DATAIN
CPU_data_master_writedata[3] => CPU_jtag_debug_module_writedata[3].DATAIN
CPU_data_master_writedata[4] => CPU_jtag_debug_module_writedata[4].DATAIN
CPU_data_master_writedata[5] => CPU_jtag_debug_module_writedata[5].DATAIN
CPU_data_master_writedata[6] => CPU_jtag_debug_module_writedata[6].DATAIN
CPU_data_master_writedata[7] => CPU_jtag_debug_module_writedata[7].DATAIN
CPU_data_master_writedata[8] => CPU_jtag_debug_module_writedata[8].DATAIN
CPU_data_master_writedata[9] => CPU_jtag_debug_module_writedata[9].DATAIN
CPU_data_master_writedata[10] => CPU_jtag_debug_module_writedata[10].DATAIN
CPU_data_master_writedata[11] => CPU_jtag_debug_module_writedata[11].DATAIN
CPU_data_master_writedata[12] => CPU_jtag_debug_module_writedata[12].DATAIN
CPU_data_master_writedata[13] => CPU_jtag_debug_module_writedata[13].DATAIN
CPU_data_master_writedata[14] => CPU_jtag_debug_module_writedata[14].DATAIN
CPU_data_master_writedata[15] => CPU_jtag_debug_module_writedata[15].DATAIN
CPU_data_master_writedata[16] => CPU_jtag_debug_module_writedata[16].DATAIN
CPU_data_master_writedata[17] => CPU_jtag_debug_module_writedata[17].DATAIN
CPU_data_master_writedata[18] => CPU_jtag_debug_module_writedata[18].DATAIN
CPU_data_master_writedata[19] => CPU_jtag_debug_module_writedata[19].DATAIN
CPU_data_master_writedata[20] => CPU_jtag_debug_module_writedata[20].DATAIN
CPU_data_master_writedata[21] => CPU_jtag_debug_module_writedata[21].DATAIN
CPU_data_master_writedata[22] => CPU_jtag_debug_module_writedata[22].DATAIN
CPU_data_master_writedata[23] => CPU_jtag_debug_module_writedata[23].DATAIN
CPU_data_master_writedata[24] => CPU_jtag_debug_module_writedata[24].DATAIN
CPU_data_master_writedata[25] => CPU_jtag_debug_module_writedata[25].DATAIN
CPU_data_master_writedata[26] => CPU_jtag_debug_module_writedata[26].DATAIN
CPU_data_master_writedata[27] => CPU_jtag_debug_module_writedata[27].DATAIN
CPU_data_master_writedata[28] => CPU_jtag_debug_module_writedata[28].DATAIN
CPU_data_master_writedata[29] => CPU_jtag_debug_module_writedata[29].DATAIN
CPU_data_master_writedata[30] => CPU_jtag_debug_module_writedata[30].DATAIN
CPU_data_master_writedata[31] => CPU_jtag_debug_module_writedata[31].DATAIN
CPU_instruction_master_address_to_slave[0] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[1] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[2] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[3] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[4] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[5] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[6] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[7] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[8] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[9] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[10] => CPU_jtag_debug_module_address.DATAA
CPU_instruction_master_address_to_slave[11] => Equal1.IN30
CPU_instruction_master_address_to_slave[12] => Equal1.IN5
CPU_instruction_master_address_to_slave[13] => Equal1.IN4
CPU_instruction_master_address_to_slave[14] => Equal1.IN3
CPU_instruction_master_address_to_slave[15] => Equal1.IN29
CPU_instruction_master_address_to_slave[16] => Equal1.IN2
CPU_instruction_master_address_to_slave[17] => Equal1.IN1
CPU_instruction_master_address_to_slave[18] => Equal1.IN0
CPU_instruction_master_address_to_slave[19] => Equal1.IN28
CPU_instruction_master_read => CPU_instruction_master_requests_CPU_jtag_debug_module.IN1
CPU_instruction_master_read => CPU_instruction_master_requests_CPU_jtag_debug_module.IN1
CPU_instruction_master_read => CPU_jtag_debug_module_in_a_read_cycle.IN1
CPU_jtag_debug_module_readdata[0] => CPU_jtag_debug_module_readdata_from_sa[0].DATAIN
CPU_jtag_debug_module_readdata[1] => CPU_jtag_debug_module_readdata_from_sa[1].DATAIN
CPU_jtag_debug_module_readdata[2] => CPU_jtag_debug_module_readdata_from_sa[2].DATAIN
CPU_jtag_debug_module_readdata[3] => CPU_jtag_debug_module_readdata_from_sa[3].DATAIN
CPU_jtag_debug_module_readdata[4] => CPU_jtag_debug_module_readdata_from_sa[4].DATAIN
CPU_jtag_debug_module_readdata[5] => CPU_jtag_debug_module_readdata_from_sa[5].DATAIN
CPU_jtag_debug_module_readdata[6] => CPU_jtag_debug_module_readdata_from_sa[6].DATAIN
CPU_jtag_debug_module_readdata[7] => CPU_jtag_debug_module_readdata_from_sa[7].DATAIN
CPU_jtag_debug_module_readdata[8] => CPU_jtag_debug_module_readdata_from_sa[8].DATAIN
CPU_jtag_debug_module_readdata[9] => CPU_jtag_debug_module_readdata_from_sa[9].DATAIN
CPU_jtag_debug_module_readdata[10] => CPU_jtag_debug_module_readdata_from_sa[10].DATAIN
CPU_jtag_debug_module_readdata[11] => CPU_jtag_debug_module_readdata_from_sa[11].DATAIN
CPU_jtag_debug_module_readdata[12] => CPU_jtag_debug_module_readdata_from_sa[12].DATAIN
CPU_jtag_debug_module_readdata[13] => CPU_jtag_debug_module_readdata_from_sa[13].DATAIN
CPU_jtag_debug_module_readdata[14] => CPU_jtag_debug_module_readdata_from_sa[14].DATAIN
CPU_jtag_debug_module_readdata[15] => CPU_jtag_debug_module_readdata_from_sa[15].DATAIN
CPU_jtag_debug_module_readdata[16] => CPU_jtag_debug_module_readdata_from_sa[16].DATAIN
CPU_jtag_debug_module_readdata[17] => CPU_jtag_debug_module_readdata_from_sa[17].DATAIN
CPU_jtag_debug_module_readdata[18] => CPU_jtag_debug_module_readdata_from_sa[18].DATAIN
CPU_jtag_debug_module_readdata[19] => CPU_jtag_debug_module_readdata_from_sa[19].DATAIN
CPU_jtag_debug_module_readdata[20] => CPU_jtag_debug_module_readdata_from_sa[20].DATAIN
CPU_jtag_debug_module_readdata[21] => CPU_jtag_debug_module_readdata_from_sa[21].DATAIN
CPU_jtag_debug_module_readdata[22] => CPU_jtag_debug_module_readdata_from_sa[22].DATAIN
CPU_jtag_debug_module_readdata[23] => CPU_jtag_debug_module_readdata_from_sa[23].DATAIN
CPU_jtag_debug_module_readdata[24] => CPU_jtag_debug_module_readdata_from_sa[24].DATAIN
CPU_jtag_debug_module_readdata[25] => CPU_jtag_debug_module_readdata_from_sa[25].DATAIN
CPU_jtag_debug_module_readdata[26] => CPU_jtag_debug_module_readdata_from_sa[26].DATAIN
CPU_jtag_debug_module_readdata[27] => CPU_jtag_debug_module_readdata_from_sa[27].DATAIN
CPU_jtag_debug_module_readdata[28] => CPU_jtag_debug_module_readdata_from_sa[28].DATAIN
CPU_jtag_debug_module_readdata[29] => CPU_jtag_debug_module_readdata_from_sa[29].DATAIN
CPU_jtag_debug_module_readdata[30] => CPU_jtag_debug_module_readdata_from_sa[30].DATAIN
CPU_jtag_debug_module_readdata[31] => CPU_jtag_debug_module_readdata_from_sa[31].DATAIN
CPU_jtag_debug_module_resetrequest => CPU_jtag_debug_module_resetrequest_from_sa.DATAIN
clk => d1_CPU_jtag_debug_module_end_xfer~reg0.CLK
clk => CPU_jtag_debug_module_reg_firsttransfer.CLK
clk => CPU_jtag_debug_module_arb_addend[0].CLK
clk => CPU_jtag_debug_module_arb_addend[1].CLK
clk => CPU_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => CPU_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module.CLK
clk => last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module.CLK
clk => CPU_jtag_debug_module_slavearbiterlockenable.CLK
clk => CPU_jtag_debug_module_arb_share_counter[0].CLK
clk => CPU_jtag_debug_module_arb_share_counter[1].CLK
clk => CPU_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
reset_n => CPU_jtag_debug_module_reset_n.DATAIN
reset_n => d1_CPU_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => CPU_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => CPU_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => CPU_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => CPU_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module.ACLR
reset_n => last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module.ACLR
reset_n => CPU_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => CPU_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => CPU_jtag_debug_module_arb_addend[0].PRESET
reset_n => CPU_jtag_debug_module_arb_addend[1].ACLR
reset_n => CPU_jtag_debug_module_reg_firsttransfer.PRESET


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU_data_master_arbitrator:the_CPU_data_master
AV_Config_avalon_av_config_slave_readdata_from_sa[0] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[1] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[2] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[3] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[4] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[5] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[6] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[7] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[8] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[9] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[10] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[11] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[12] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[13] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[14] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[15] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[16] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[17] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[18] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[19] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[20] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[21] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[22] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[23] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[24] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[25] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[26] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[27] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[28] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[29] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[30] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_readdata_from_sa[31] => CPU_data_master_readdata.IN0
AV_Config_avalon_av_config_slave_waitrequest_from_sa => r_0.IN1
CPU_data_master_address[0] => CPU_data_master_address_to_slave[0].DATAIN
CPU_data_master_address[1] => CPU_data_master_address_to_slave[1].DATAIN
CPU_data_master_address[2] => CPU_data_master_address_to_slave[2].DATAIN
CPU_data_master_address[3] => CPU_data_master_address_to_slave[3].DATAIN
CPU_data_master_address[4] => CPU_data_master_address_to_slave[4].DATAIN
CPU_data_master_address[5] => CPU_data_master_address_to_slave[5].DATAIN
CPU_data_master_address[6] => CPU_data_master_address_to_slave[6].DATAIN
CPU_data_master_address[7] => CPU_data_master_address_to_slave[7].DATAIN
CPU_data_master_address[8] => CPU_data_master_address_to_slave[8].DATAIN
CPU_data_master_address[9] => CPU_data_master_address_to_slave[9].DATAIN
CPU_data_master_address[10] => CPU_data_master_address_to_slave[10].DATAIN
CPU_data_master_address[11] => CPU_data_master_address_to_slave[11].DATAIN
CPU_data_master_address[12] => CPU_data_master_address_to_slave[12].DATAIN
CPU_data_master_address[13] => CPU_data_master_address_to_slave[13].DATAIN
CPU_data_master_address[14] => CPU_data_master_address_to_slave[14].DATAIN
CPU_data_master_address[15] => CPU_data_master_address_to_slave[15].DATAIN
CPU_data_master_address[16] => CPU_data_master_address_to_slave[16].DATAIN
CPU_data_master_address[17] => CPU_data_master_address_to_slave[17].DATAIN
CPU_data_master_address[18] => CPU_data_master_address_to_slave[18].DATAIN
CPU_data_master_address[19] => CPU_data_master_address_to_slave[19].DATAIN
CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave[0] => WideNor0.IN0
CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave[1] => WideNor0.IN1
CPU_data_master_byteenable_Video_System_clock_0_in => pre_dbs_count_enable.IN1
CPU_data_master_byteenable_Video_System_clock_0_in => last_dbs_term_and_run.IN1
CPU_data_master_byteenable_Video_System_clock_0_in => r_1.IN0
CPU_data_master_granted_AV_Config_avalon_av_config_slave => ~NO_FANOUT~
CPU_data_master_granted_CPU_jtag_debug_module => r_0.IN0
CPU_data_master_granted_Onchip_Memory_s1 => r_0.IN0
CPU_data_master_granted_Pixel_Buffer_DMA_avalon_control_slave => ~NO_FANOUT~
CPU_data_master_granted_Pixel_Buffer_avalon_sram_slave => r_0.IN0
CPU_data_master_granted_Pixel_Buffer_avalon_sram_slave => pre_dbs_count_enable.IN0
CPU_data_master_granted_Video_DMA_avalon_dma_control_slave => ~NO_FANOUT~
CPU_data_master_granted_Video_System_clock_0_in => pre_dbs_count_enable.IN0
CPU_data_master_granted_Video_System_clock_0_in => pre_dbs_count_enable.IN0
CPU_data_master_qualified_request_AV_Config_avalon_av_config_slave => r_0.IN0
CPU_data_master_qualified_request_AV_Config_avalon_av_config_slave => r_0.IN1
CPU_data_master_qualified_request_AV_Config_avalon_av_config_slave => r_0.IN0
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0.IN0
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0.IN0
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0.IN0
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0.IN1
CPU_data_master_qualified_request_Onchip_Memory_s1 => r_0.IN0
CPU_data_master_qualified_request_Onchip_Memory_s1 => r_0.IN1
CPU_data_master_qualified_request_Onchip_Memory_s1 => r_0.IN0
CPU_data_master_qualified_request_Onchip_Memory_s1 => r_0.IN1
CPU_data_master_qualified_request_Pixel_Buffer_DMA_avalon_control_slave => r_1.IN0
CPU_data_master_qualified_request_Pixel_Buffer_DMA_avalon_control_slave => r_1.IN1
CPU_data_master_qualified_request_Pixel_Buffer_DMA_avalon_control_slave => r_1.IN0
CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN1
CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN0
CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN0
CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN1
CPU_data_master_qualified_request_Video_DMA_avalon_dma_control_slave => r_1.IN0
CPU_data_master_qualified_request_Video_DMA_avalon_dma_control_slave => r_1.IN1
CPU_data_master_qualified_request_Video_DMA_avalon_dma_control_slave => r_1.IN0
CPU_data_master_qualified_request_Video_System_clock_0_in => r_1.IN1
CPU_data_master_qualified_request_Video_System_clock_0_in => r_1.IN0
CPU_data_master_qualified_request_Video_System_clock_0_in => r_1.IN0
CPU_data_master_read => r_0.IN0
CPU_data_master_read => r_0.IN1
CPU_data_master_read => r_0.IN0
CPU_data_master_read => r_0.IN1
CPU_data_master_read => r_1.IN0
CPU_data_master_read => r_1.IN0
CPU_data_master_read => r_1.IN0
CPU_data_master_read => r_1.IN1
CPU_data_master_read => pre_dbs_count_enable.IN1
CPU_data_master_read => r_1.IN1
CPU_data_master_read => r_1.IN1
CPU_data_master_read => r_1.IN1
CPU_data_master_read => r_0.IN1
CPU_data_master_read => r_0.IN1
CPU_data_master_read => r_0.IN1
CPU_data_master_read => r_0.IN1
CPU_data_master_read_data_valid_AV_Config_avalon_av_config_slave => ~NO_FANOUT~
CPU_data_master_read_data_valid_CPU_jtag_debug_module => ~NO_FANOUT~
CPU_data_master_read_data_valid_Onchip_Memory_s1 => ~NO_FANOUT~
CPU_data_master_read_data_valid_Pixel_Buffer_DMA_avalon_control_slave => ~NO_FANOUT~
CPU_data_master_read_data_valid_Pixel_Buffer_avalon_sram_slave => r_0.IN1
CPU_data_master_read_data_valid_Pixel_Buffer_avalon_sram_slave => pre_dbs_count_enable.IN1
CPU_data_master_read_data_valid_Pixel_Buffer_avalon_sram_slave_shift_register => ~NO_FANOUT~
CPU_data_master_read_data_valid_Video_DMA_avalon_dma_control_slave => ~NO_FANOUT~
CPU_data_master_read_data_valid_Video_System_clock_0_in => ~NO_FANOUT~
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_AV_Config_avalon_av_config_slave => r_0.IN1
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata.IN0
CPU_data_master_requests_CPU_jtag_debug_module => r_0.IN1
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => CPU_data_master_readdata.IN0
CPU_data_master_requests_Onchip_Memory_s1 => r_0.IN1
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave => r_1.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => last_dbs_term_and_run.OUTPUTSELECT
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => pre_dbs_count_enable.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_dbs_increment[0].OUTPUTSELECT
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => dbs_count_enable.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => r_0.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave => Add0.IN3
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_DMA_avalon_dma_control_slave => r_1.IN1
CPU_data_master_requests_Video_System_clock_0_in => pre_dbs_count_enable.IN1
CPU_data_master_requests_Video_System_clock_0_in => dbs_count_enable.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_dbs_increment[0].DATAA
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => r_1.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN1
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_requests_Video_System_clock_0_in => p1_registered_CPU_data_master_readdata.IN0
CPU_data_master_write => r_0.IN1
CPU_data_master_write => r_0.IN1
CPU_data_master_write => r_0.IN1
CPU_data_master_write => r_1.IN1
CPU_data_master_write => r_1.IN1
CPU_data_master_write => r_1.IN1
CPU_data_master_write => last_dbs_term_and_run.IN1
CPU_data_master_write => last_dbs_term_and_run.IN1
CPU_data_master_write => pre_dbs_count_enable.IN1
CPU_data_master_write => pre_dbs_count_enable.IN1
CPU_data_master_write => pre_dbs_count_enable.IN1
CPU_data_master_write => pre_dbs_count_enable.IN1
CPU_data_master_write => r_1.IN1
CPU_data_master_write => r_0.IN1
CPU_data_master_write => r_0.IN1
CPU_data_master_writedata[0] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[0] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[1] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[1] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[2] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[2] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[3] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[3] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[4] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[4] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[5] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[5] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[6] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[6] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[7] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[7] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[8] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[8] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[9] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[9] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[10] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[10] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[11] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[11] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[12] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[12] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[13] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[13] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[14] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[14] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[15] => CPU_data_master_dbs_write_16.DATAA
CPU_data_master_writedata[15] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[16] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[16] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[17] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[17] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[18] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[18] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[19] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[19] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[20] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[20] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[21] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[21] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[22] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[22] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[23] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[23] => CPU_data_master_dbs_write_8.DATAB
CPU_data_master_writedata[24] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[24] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[25] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[25] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[26] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[26] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[27] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[27] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[28] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[28] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[29] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[29] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[30] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[30] => CPU_data_master_dbs_write_8.DATAA
CPU_data_master_writedata[31] => CPU_data_master_dbs_write_16.DATAB
CPU_data_master_writedata[31] => CPU_data_master_dbs_write_8.DATAA
CPU_jtag_debug_module_readdata_from_sa[0] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[1] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[2] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[3] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[4] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[5] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[6] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[7] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[8] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[9] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[10] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[11] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[12] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[13] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[14] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[15] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[16] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[17] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[18] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[19] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[20] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[21] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[22] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[23] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[24] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[25] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[26] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[27] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[28] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[29] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[30] => CPU_data_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[31] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[0] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[1] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[2] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[3] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[4] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[5] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[6] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[7] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[8] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[9] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[10] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[11] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[12] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[13] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[14] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[15] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[16] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[17] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[18] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[19] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[20] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[21] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[22] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[23] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[24] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[25] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[26] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[27] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[28] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[29] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[30] => CPU_data_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[31] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[0] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[1] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[2] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[3] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[4] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[5] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[6] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[7] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[8] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[9] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[10] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[11] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[12] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[13] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[14] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[15] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[16] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[17] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[18] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[19] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[20] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[21] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[22] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[23] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[24] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[25] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[26] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[27] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[28] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[29] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[30] => CPU_data_master_readdata.IN1
Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[31] => CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[0] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[1] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[2] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[3] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[4] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[5] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[6] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[7] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[8] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[9] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[10] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[11] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[12] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[13] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[14] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[15] => p1_registered_CPU_data_master_readdata.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
Video_DMA_avalon_dma_control_slave_readdata_from_sa[0] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[1] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[2] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[3] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[4] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[5] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[6] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[7] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[8] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[9] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[10] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[11] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[12] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[13] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[14] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[15] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[16] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[17] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[18] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[19] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[20] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[21] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[22] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[23] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[24] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[25] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[26] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[27] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[28] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[29] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[30] => CPU_data_master_readdata.IN1
Video_DMA_avalon_dma_control_slave_readdata_from_sa[31] => CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[0] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[0] => dbs_8_reg_segment_0[0].DATAIN
Video_System_clock_0_in_readdata_from_sa[0] => dbs_8_reg_segment_2[0].DATAIN
Video_System_clock_0_in_readdata_from_sa[0] => dbs_8_reg_segment_1[0].DATAIN
Video_System_clock_0_in_readdata_from_sa[1] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[1] => dbs_8_reg_segment_0[1].DATAIN
Video_System_clock_0_in_readdata_from_sa[1] => dbs_8_reg_segment_1[1].DATAIN
Video_System_clock_0_in_readdata_from_sa[1] => dbs_8_reg_segment_2[1].DATAIN
Video_System_clock_0_in_readdata_from_sa[2] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[2] => dbs_8_reg_segment_0[2].DATAIN
Video_System_clock_0_in_readdata_from_sa[2] => dbs_8_reg_segment_1[2].DATAIN
Video_System_clock_0_in_readdata_from_sa[2] => dbs_8_reg_segment_2[2].DATAIN
Video_System_clock_0_in_readdata_from_sa[3] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[3] => dbs_8_reg_segment_0[3].DATAIN
Video_System_clock_0_in_readdata_from_sa[3] => dbs_8_reg_segment_1[3].DATAIN
Video_System_clock_0_in_readdata_from_sa[3] => dbs_8_reg_segment_2[3].DATAIN
Video_System_clock_0_in_readdata_from_sa[4] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[4] => dbs_8_reg_segment_0[4].DATAIN
Video_System_clock_0_in_readdata_from_sa[4] => dbs_8_reg_segment_1[4].DATAIN
Video_System_clock_0_in_readdata_from_sa[4] => dbs_8_reg_segment_2[4].DATAIN
Video_System_clock_0_in_readdata_from_sa[5] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[5] => dbs_8_reg_segment_0[5].DATAIN
Video_System_clock_0_in_readdata_from_sa[5] => dbs_8_reg_segment_1[5].DATAIN
Video_System_clock_0_in_readdata_from_sa[5] => dbs_8_reg_segment_2[5].DATAIN
Video_System_clock_0_in_readdata_from_sa[6] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[6] => dbs_8_reg_segment_0[6].DATAIN
Video_System_clock_0_in_readdata_from_sa[6] => dbs_8_reg_segment_1[6].DATAIN
Video_System_clock_0_in_readdata_from_sa[6] => dbs_8_reg_segment_2[6].DATAIN
Video_System_clock_0_in_readdata_from_sa[7] => p1_registered_CPU_data_master_readdata.IN1
Video_System_clock_0_in_readdata_from_sa[7] => dbs_8_reg_segment_0[7].DATAIN
Video_System_clock_0_in_readdata_from_sa[7] => dbs_8_reg_segment_1[7].DATAIN
Video_System_clock_0_in_readdata_from_sa[7] => dbs_8_reg_segment_2[7].DATAIN
Video_System_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
Video_System_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
Video_System_clock_0_in_waitrequest_from_sa => r_1.IN1
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => CPU_data_master_dbs_address[0]~reg0.CLK
clk => CPU_data_master_dbs_address[1]~reg0.CLK
clk => registered_CPU_data_master_readdata[0].CLK
clk => registered_CPU_data_master_readdata[1].CLK
clk => registered_CPU_data_master_readdata[2].CLK
clk => registered_CPU_data_master_readdata[3].CLK
clk => registered_CPU_data_master_readdata[4].CLK
clk => registered_CPU_data_master_readdata[5].CLK
clk => registered_CPU_data_master_readdata[6].CLK
clk => registered_CPU_data_master_readdata[7].CLK
clk => registered_CPU_data_master_readdata[8].CLK
clk => registered_CPU_data_master_readdata[9].CLK
clk => registered_CPU_data_master_readdata[10].CLK
clk => registered_CPU_data_master_readdata[11].CLK
clk => registered_CPU_data_master_readdata[12].CLK
clk => registered_CPU_data_master_readdata[13].CLK
clk => registered_CPU_data_master_readdata[14].CLK
clk => registered_CPU_data_master_readdata[15].CLK
clk => registered_CPU_data_master_readdata[16].CLK
clk => registered_CPU_data_master_readdata[17].CLK
clk => registered_CPU_data_master_readdata[18].CLK
clk => registered_CPU_data_master_readdata[19].CLK
clk => registered_CPU_data_master_readdata[20].CLK
clk => registered_CPU_data_master_readdata[21].CLK
clk => registered_CPU_data_master_readdata[22].CLK
clk => registered_CPU_data_master_readdata[23].CLK
clk => registered_CPU_data_master_readdata[24].CLK
clk => registered_CPU_data_master_readdata[25].CLK
clk => registered_CPU_data_master_readdata[26].CLK
clk => registered_CPU_data_master_readdata[27].CLK
clk => registered_CPU_data_master_readdata[28].CLK
clk => registered_CPU_data_master_readdata[29].CLK
clk => registered_CPU_data_master_readdata[30].CLK
clk => registered_CPU_data_master_readdata[31].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => CPU_data_master_no_byte_enables_and_last_term~reg0.CLK
clk => CPU_data_master_waitrequest~reg0.CLK
d1_AV_Config_avalon_av_config_slave_end_xfer => ~NO_FANOUT~
d1_CPU_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_Onchip_Memory_s1_end_xfer => ~NO_FANOUT~
d1_Pixel_Buffer_DMA_avalon_control_slave_end_xfer => ~NO_FANOUT~
d1_Pixel_Buffer_avalon_sram_slave_end_xfer => ~NO_FANOUT~
d1_Video_DMA_avalon_dma_control_slave_end_xfer => ~NO_FANOUT~
d1_Video_System_clock_0_in_end_xfer => ~NO_FANOUT~
registered_CPU_data_master_read_data_valid_AV_Config_avalon_av_config_slave => r_0.IN1
registered_CPU_data_master_read_data_valid_AV_Config_avalon_av_config_slave => r_0.IN1
registered_CPU_data_master_read_data_valid_Onchip_Memory_s1 => r_0.IN1
registered_CPU_data_master_read_data_valid_Onchip_Memory_s1 => r_0.IN1
registered_CPU_data_master_read_data_valid_Pixel_Buffer_DMA_avalon_control_slave => r_1.IN1
registered_CPU_data_master_read_data_valid_Pixel_Buffer_DMA_avalon_control_slave => r_1.IN1
registered_CPU_data_master_read_data_valid_Video_DMA_avalon_dma_control_slave => r_1.IN1
registered_CPU_data_master_read_data_valid_Video_DMA_avalon_dma_control_slave => r_1.IN1
reset_n => registered_CPU_data_master_readdata[0].ACLR
reset_n => registered_CPU_data_master_readdata[1].ACLR
reset_n => registered_CPU_data_master_readdata[2].ACLR
reset_n => registered_CPU_data_master_readdata[3].ACLR
reset_n => registered_CPU_data_master_readdata[4].ACLR
reset_n => registered_CPU_data_master_readdata[5].ACLR
reset_n => registered_CPU_data_master_readdata[6].ACLR
reset_n => registered_CPU_data_master_readdata[7].ACLR
reset_n => registered_CPU_data_master_readdata[8].ACLR
reset_n => registered_CPU_data_master_readdata[9].ACLR
reset_n => registered_CPU_data_master_readdata[10].ACLR
reset_n => registered_CPU_data_master_readdata[11].ACLR
reset_n => registered_CPU_data_master_readdata[12].ACLR
reset_n => registered_CPU_data_master_readdata[13].ACLR
reset_n => registered_CPU_data_master_readdata[14].ACLR
reset_n => registered_CPU_data_master_readdata[15].ACLR
reset_n => registered_CPU_data_master_readdata[16].ACLR
reset_n => registered_CPU_data_master_readdata[17].ACLR
reset_n => registered_CPU_data_master_readdata[18].ACLR
reset_n => registered_CPU_data_master_readdata[19].ACLR
reset_n => registered_CPU_data_master_readdata[20].ACLR
reset_n => registered_CPU_data_master_readdata[21].ACLR
reset_n => registered_CPU_data_master_readdata[22].ACLR
reset_n => registered_CPU_data_master_readdata[23].ACLR
reset_n => registered_CPU_data_master_readdata[24].ACLR
reset_n => registered_CPU_data_master_readdata[25].ACLR
reset_n => registered_CPU_data_master_readdata[26].ACLR
reset_n => registered_CPU_data_master_readdata[27].ACLR
reset_n => registered_CPU_data_master_readdata[28].ACLR
reset_n => registered_CPU_data_master_readdata[29].ACLR
reset_n => registered_CPU_data_master_readdata[30].ACLR
reset_n => registered_CPU_data_master_readdata[31].ACLR
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => CPU_data_master_dbs_address[0]~reg0.ACLR
reset_n => CPU_data_master_dbs_address[1]~reg0.ACLR
reset_n => CPU_data_master_no_byte_enables_and_last_term~reg0.ACLR
reset_n => CPU_data_master_waitrequest~reg0.PRESET
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU_instruction_master_arbitrator:the_CPU_instruction_master
CPU_instruction_master_address[0] => CPU_instruction_master_address_to_slave[0].DATAIN
CPU_instruction_master_address[1] => CPU_instruction_master_address_to_slave[1].DATAIN
CPU_instruction_master_address[2] => CPU_instruction_master_address_to_slave[2].DATAIN
CPU_instruction_master_address[3] => CPU_instruction_master_address_to_slave[3].DATAIN
CPU_instruction_master_address[4] => CPU_instruction_master_address_to_slave[4].DATAIN
CPU_instruction_master_address[5] => CPU_instruction_master_address_to_slave[5].DATAIN
CPU_instruction_master_address[6] => CPU_instruction_master_address_to_slave[6].DATAIN
CPU_instruction_master_address[7] => CPU_instruction_master_address_to_slave[7].DATAIN
CPU_instruction_master_address[8] => CPU_instruction_master_address_to_slave[8].DATAIN
CPU_instruction_master_address[9] => CPU_instruction_master_address_to_slave[9].DATAIN
CPU_instruction_master_address[10] => CPU_instruction_master_address_to_slave[10].DATAIN
CPU_instruction_master_address[11] => CPU_instruction_master_address_to_slave[11].DATAIN
CPU_instruction_master_address[12] => CPU_instruction_master_address_to_slave[12].DATAIN
CPU_instruction_master_address[13] => CPU_instruction_master_address_to_slave[13].DATAIN
CPU_instruction_master_address[14] => CPU_instruction_master_address_to_slave[14].DATAIN
CPU_instruction_master_address[15] => CPU_instruction_master_address_to_slave[15].DATAIN
CPU_instruction_master_address[16] => ~NO_FANOUT~
CPU_instruction_master_address[17] => ~NO_FANOUT~
CPU_instruction_master_address[18] => ~NO_FANOUT~
CPU_instruction_master_address[19] => ~NO_FANOUT~
CPU_instruction_master_granted_CPU_jtag_debug_module => r_0.IN0
CPU_instruction_master_granted_Onchip_Memory_s1 => r_0.IN0
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => r_0.IN0
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => r_0.IN0
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => r_0.IN1
CPU_instruction_master_qualified_request_Onchip_Memory_s1 => r_0.IN0
CPU_instruction_master_qualified_request_Onchip_Memory_s1 => r_0.IN0
CPU_instruction_master_qualified_request_Onchip_Memory_s1 => r_0.IN1
CPU_instruction_master_read => r_0.IN0
CPU_instruction_master_read => r_0.IN0
CPU_instruction_master_read => r_0.IN1
CPU_instruction_master_read => r_0.IN1
CPU_instruction_master_read_data_valid_CPU_jtag_debug_module => ~NO_FANOUT~
CPU_instruction_master_read_data_valid_Onchip_Memory_s1 => r_0.IN1
CPU_instruction_master_read_data_valid_Onchip_Memory_s1 => r_0.IN1
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => r_0.IN1
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => CPU_instruction_master_readdata.IN0
CPU_instruction_master_requests_Onchip_Memory_s1 => r_0.IN1
CPU_jtag_debug_module_readdata_from_sa[0] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[1] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[2] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[3] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[4] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[5] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[6] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[7] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[8] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[9] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[10] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[11] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[12] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[13] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[14] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[15] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[16] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[17] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[18] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[19] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[20] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[21] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[22] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[23] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[24] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[25] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[26] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[27] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[28] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[29] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[30] => CPU_instruction_master_readdata.IN1
CPU_jtag_debug_module_readdata_from_sa[31] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[0] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[1] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[2] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[3] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[4] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[5] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[6] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[7] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[8] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[9] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[10] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[11] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[12] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[13] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[14] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[15] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[16] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[17] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[18] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[19] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[20] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[21] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[22] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[23] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[24] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[25] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[26] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[27] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[28] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[29] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[30] => CPU_instruction_master_readdata.IN1
Onchip_Memory_s1_readdata_from_sa[31] => CPU_instruction_master_readdata.IN1
clk => ~NO_FANOUT~
d1_CPU_jtag_debug_module_end_xfer => r_0.IN1
d1_Onchip_Memory_s1_end_xfer => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU
clk => clk.IN4
d_irq[0] => ~NO_FANOUT~
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_waitrequest.IN1
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN2


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => d_write~reg0.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => d_write~reg0.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => d_write~reg0.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_rf_module:CPU_rf
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_rf_module:CPU_rf|altsyncram:the_altsyncram
wren_a => altsyncram_ig22:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ig22:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ig22:auto_generated.data_a[0]
data_a[1] => altsyncram_ig22:auto_generated.data_a[1]
data_a[2] => altsyncram_ig22:auto_generated.data_a[2]
data_a[3] => altsyncram_ig22:auto_generated.data_a[3]
data_a[4] => altsyncram_ig22:auto_generated.data_a[4]
data_a[5] => altsyncram_ig22:auto_generated.data_a[5]
data_a[6] => altsyncram_ig22:auto_generated.data_a[6]
data_a[7] => altsyncram_ig22:auto_generated.data_a[7]
data_a[8] => altsyncram_ig22:auto_generated.data_a[8]
data_a[9] => altsyncram_ig22:auto_generated.data_a[9]
data_a[10] => altsyncram_ig22:auto_generated.data_a[10]
data_a[11] => altsyncram_ig22:auto_generated.data_a[11]
data_a[12] => altsyncram_ig22:auto_generated.data_a[12]
data_a[13] => altsyncram_ig22:auto_generated.data_a[13]
data_a[14] => altsyncram_ig22:auto_generated.data_a[14]
data_a[15] => altsyncram_ig22:auto_generated.data_a[15]
data_a[16] => altsyncram_ig22:auto_generated.data_a[16]
data_a[17] => altsyncram_ig22:auto_generated.data_a[17]
data_a[18] => altsyncram_ig22:auto_generated.data_a[18]
data_a[19] => altsyncram_ig22:auto_generated.data_a[19]
data_a[20] => altsyncram_ig22:auto_generated.data_a[20]
data_a[21] => altsyncram_ig22:auto_generated.data_a[21]
data_a[22] => altsyncram_ig22:auto_generated.data_a[22]
data_a[23] => altsyncram_ig22:auto_generated.data_a[23]
data_a[24] => altsyncram_ig22:auto_generated.data_a[24]
data_a[25] => altsyncram_ig22:auto_generated.data_a[25]
data_a[26] => altsyncram_ig22:auto_generated.data_a[26]
data_a[27] => altsyncram_ig22:auto_generated.data_a[27]
data_a[28] => altsyncram_ig22:auto_generated.data_a[28]
data_a[29] => altsyncram_ig22:auto_generated.data_a[29]
data_a[30] => altsyncram_ig22:auto_generated.data_a[30]
data_a[31] => altsyncram_ig22:auto_generated.data_a[31]
data_b[0] => altsyncram_ig22:auto_generated.data_b[0]
data_b[1] => altsyncram_ig22:auto_generated.data_b[1]
data_b[2] => altsyncram_ig22:auto_generated.data_b[2]
data_b[3] => altsyncram_ig22:auto_generated.data_b[3]
data_b[4] => altsyncram_ig22:auto_generated.data_b[4]
data_b[5] => altsyncram_ig22:auto_generated.data_b[5]
data_b[6] => altsyncram_ig22:auto_generated.data_b[6]
data_b[7] => altsyncram_ig22:auto_generated.data_b[7]
data_b[8] => altsyncram_ig22:auto_generated.data_b[8]
data_b[9] => altsyncram_ig22:auto_generated.data_b[9]
data_b[10] => altsyncram_ig22:auto_generated.data_b[10]
data_b[11] => altsyncram_ig22:auto_generated.data_b[11]
data_b[12] => altsyncram_ig22:auto_generated.data_b[12]
data_b[13] => altsyncram_ig22:auto_generated.data_b[13]
data_b[14] => altsyncram_ig22:auto_generated.data_b[14]
data_b[15] => altsyncram_ig22:auto_generated.data_b[15]
data_b[16] => altsyncram_ig22:auto_generated.data_b[16]
data_b[17] => altsyncram_ig22:auto_generated.data_b[17]
data_b[18] => altsyncram_ig22:auto_generated.data_b[18]
data_b[19] => altsyncram_ig22:auto_generated.data_b[19]
data_b[20] => altsyncram_ig22:auto_generated.data_b[20]
data_b[21] => altsyncram_ig22:auto_generated.data_b[21]
data_b[22] => altsyncram_ig22:auto_generated.data_b[22]
data_b[23] => altsyncram_ig22:auto_generated.data_b[23]
data_b[24] => altsyncram_ig22:auto_generated.data_b[24]
data_b[25] => altsyncram_ig22:auto_generated.data_b[25]
data_b[26] => altsyncram_ig22:auto_generated.data_b[26]
data_b[27] => altsyncram_ig22:auto_generated.data_b[27]
data_b[28] => altsyncram_ig22:auto_generated.data_b[28]
data_b[29] => altsyncram_ig22:auto_generated.data_b[29]
data_b[30] => altsyncram_ig22:auto_generated.data_b[30]
data_b[31] => altsyncram_ig22:auto_generated.data_b[31]
address_a[0] => altsyncram_ig22:auto_generated.address_a[0]
address_a[1] => altsyncram_ig22:auto_generated.address_a[1]
address_a[2] => altsyncram_ig22:auto_generated.address_a[2]
address_a[3] => altsyncram_ig22:auto_generated.address_a[3]
address_a[4] => altsyncram_ig22:auto_generated.address_a[4]
address_b[0] => altsyncram_ig22:auto_generated.address_b[0]
address_b[1] => altsyncram_ig22:auto_generated.address_b[1]
address_b[2] => altsyncram_ig22:auto_generated.address_b[2]
address_b[3] => altsyncram_ig22:auto_generated.address_b[3]
address_b[4] => altsyncram_ig22:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ig22:auto_generated.clock0
clock1 => altsyncram_ig22:auto_generated.clock1
clocken0 => altsyncram_ig22:auto_generated.clocken0
clocken1 => altsyncram_ig22:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_rf_module:CPU_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci
D_valid => D_valid.IN1
E_st_data[0] => E_st_data[0].IN1
E_st_data[1] => E_st_data[1].IN1
E_st_data[2] => E_st_data[2].IN1
E_st_data[3] => E_st_data[3].IN1
E_st_data[4] => E_st_data[4].IN1
E_st_data[5] => E_st_data[5].IN1
E_st_data[6] => E_st_data[6].IN1
E_st_data[7] => E_st_data[7].IN1
E_st_data[8] => E_st_data[8].IN1
E_st_data[9] => E_st_data[9].IN1
E_st_data[10] => E_st_data[10].IN1
E_st_data[11] => E_st_data[11].IN1
E_st_data[12] => E_st_data[12].IN1
E_st_data[13] => E_st_data[13].IN1
E_st_data[14] => E_st_data[14].IN1
E_st_data[15] => E_st_data[15].IN1
E_st_data[16] => E_st_data[16].IN1
E_st_data[17] => E_st_data[17].IN1
E_st_data[18] => E_st_data[18].IN1
E_st_data[19] => E_st_data[19].IN1
E_st_data[20] => E_st_data[20].IN1
E_st_data[21] => E_st_data[21].IN1
E_st_data[22] => E_st_data[22].IN1
E_st_data[23] => E_st_data[23].IN1
E_st_data[24] => E_st_data[24].IN1
E_st_data[25] => E_st_data[25].IN1
E_st_data[26] => E_st_data[26].IN1
E_st_data[27] => E_st_data[27].IN1
E_st_data[28] => E_st_data[28].IN1
E_st_data[29] => E_st_data[29].IN1
E_st_data[30] => E_st_data[30].IN1
E_st_data[31] => E_st_data[31].IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
av_ld_data_aligned_filtered[0] => av_ld_data_aligned_filtered[0].IN1
av_ld_data_aligned_filtered[1] => av_ld_data_aligned_filtered[1].IN1
av_ld_data_aligned_filtered[2] => av_ld_data_aligned_filtered[2].IN1
av_ld_data_aligned_filtered[3] => av_ld_data_aligned_filtered[3].IN1
av_ld_data_aligned_filtered[4] => av_ld_data_aligned_filtered[4].IN1
av_ld_data_aligned_filtered[5] => av_ld_data_aligned_filtered[5].IN1
av_ld_data_aligned_filtered[6] => av_ld_data_aligned_filtered[6].IN1
av_ld_data_aligned_filtered[7] => av_ld_data_aligned_filtered[7].IN1
av_ld_data_aligned_filtered[8] => av_ld_data_aligned_filtered[8].IN1
av_ld_data_aligned_filtered[9] => av_ld_data_aligned_filtered[9].IN1
av_ld_data_aligned_filtered[10] => av_ld_data_aligned_filtered[10].IN1
av_ld_data_aligned_filtered[11] => av_ld_data_aligned_filtered[11].IN1
av_ld_data_aligned_filtered[12] => av_ld_data_aligned_filtered[12].IN1
av_ld_data_aligned_filtered[13] => av_ld_data_aligned_filtered[13].IN1
av_ld_data_aligned_filtered[14] => av_ld_data_aligned_filtered[14].IN1
av_ld_data_aligned_filtered[15] => av_ld_data_aligned_filtered[15].IN1
av_ld_data_aligned_filtered[16] => av_ld_data_aligned_filtered[16].IN1
av_ld_data_aligned_filtered[17] => av_ld_data_aligned_filtered[17].IN1
av_ld_data_aligned_filtered[18] => av_ld_data_aligned_filtered[18].IN1
av_ld_data_aligned_filtered[19] => av_ld_data_aligned_filtered[19].IN1
av_ld_data_aligned_filtered[20] => av_ld_data_aligned_filtered[20].IN1
av_ld_data_aligned_filtered[21] => av_ld_data_aligned_filtered[21].IN1
av_ld_data_aligned_filtered[22] => av_ld_data_aligned_filtered[22].IN1
av_ld_data_aligned_filtered[23] => av_ld_data_aligned_filtered[23].IN1
av_ld_data_aligned_filtered[24] => av_ld_data_aligned_filtered[24].IN1
av_ld_data_aligned_filtered[25] => av_ld_data_aligned_filtered[25].IN1
av_ld_data_aligned_filtered[26] => av_ld_data_aligned_filtered[26].IN1
av_ld_data_aligned_filtered[27] => av_ld_data_aligned_filtered[27].IN1
av_ld_data_aligned_filtered[28] => av_ld_data_aligned_filtered[28].IN1
av_ld_data_aligned_filtered[29] => av_ld_data_aligned_filtered[29].IN1
av_ld_data_aligned_filtered[30] => av_ld_data_aligned_filtered[30].IN1
av_ld_data_aligned_filtered[31] => av_ld_data_aligned_filtered[31].IN1
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
d_address[0] => d_address[0].IN1
d_address[1] => d_address[1].IN1
d_address[2] => d_address[2].IN1
d_address[3] => d_address[3].IN1
d_address[4] => d_address[4].IN1
d_address[5] => d_address[5].IN1
d_address[6] => d_address[6].IN1
d_address[7] => d_address[7].IN1
d_address[8] => d_address[8].IN1
d_address[9] => d_address[9].IN1
d_address[10] => d_address[10].IN1
d_address[11] => d_address[11].IN1
d_address[12] => d_address[12].IN1
d_address[13] => d_address[13].IN1
d_address[14] => d_address[14].IN1
d_address[15] => d_address[15].IN1
d_address[16] => d_address[16].IN1
d_address[17] => d_address[17].IN1
d_address[18] => d_address[18].IN1
d_address[19] => d_address[19].IN1
d_read => d_read.IN1
d_waitrequest => d_waitrequest.IN1
d_write => d_write.IN1
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN7
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_t072:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t072:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t072:auto_generated.data_a[0]
data_a[1] => altsyncram_t072:auto_generated.data_a[1]
data_a[2] => altsyncram_t072:auto_generated.data_a[2]
data_a[3] => altsyncram_t072:auto_generated.data_a[3]
data_a[4] => altsyncram_t072:auto_generated.data_a[4]
data_a[5] => altsyncram_t072:auto_generated.data_a[5]
data_a[6] => altsyncram_t072:auto_generated.data_a[6]
data_a[7] => altsyncram_t072:auto_generated.data_a[7]
data_a[8] => altsyncram_t072:auto_generated.data_a[8]
data_a[9] => altsyncram_t072:auto_generated.data_a[9]
data_a[10] => altsyncram_t072:auto_generated.data_a[10]
data_a[11] => altsyncram_t072:auto_generated.data_a[11]
data_a[12] => altsyncram_t072:auto_generated.data_a[12]
data_a[13] => altsyncram_t072:auto_generated.data_a[13]
data_a[14] => altsyncram_t072:auto_generated.data_a[14]
data_a[15] => altsyncram_t072:auto_generated.data_a[15]
data_a[16] => altsyncram_t072:auto_generated.data_a[16]
data_a[17] => altsyncram_t072:auto_generated.data_a[17]
data_a[18] => altsyncram_t072:auto_generated.data_a[18]
data_a[19] => altsyncram_t072:auto_generated.data_a[19]
data_a[20] => altsyncram_t072:auto_generated.data_a[20]
data_a[21] => altsyncram_t072:auto_generated.data_a[21]
data_a[22] => altsyncram_t072:auto_generated.data_a[22]
data_a[23] => altsyncram_t072:auto_generated.data_a[23]
data_a[24] => altsyncram_t072:auto_generated.data_a[24]
data_a[25] => altsyncram_t072:auto_generated.data_a[25]
data_a[26] => altsyncram_t072:auto_generated.data_a[26]
data_a[27] => altsyncram_t072:auto_generated.data_a[27]
data_a[28] => altsyncram_t072:auto_generated.data_a[28]
data_a[29] => altsyncram_t072:auto_generated.data_a[29]
data_a[30] => altsyncram_t072:auto_generated.data_a[30]
data_a[31] => altsyncram_t072:auto_generated.data_a[31]
data_b[0] => altsyncram_t072:auto_generated.data_b[0]
data_b[1] => altsyncram_t072:auto_generated.data_b[1]
data_b[2] => altsyncram_t072:auto_generated.data_b[2]
data_b[3] => altsyncram_t072:auto_generated.data_b[3]
data_b[4] => altsyncram_t072:auto_generated.data_b[4]
data_b[5] => altsyncram_t072:auto_generated.data_b[5]
data_b[6] => altsyncram_t072:auto_generated.data_b[6]
data_b[7] => altsyncram_t072:auto_generated.data_b[7]
data_b[8] => altsyncram_t072:auto_generated.data_b[8]
data_b[9] => altsyncram_t072:auto_generated.data_b[9]
data_b[10] => altsyncram_t072:auto_generated.data_b[10]
data_b[11] => altsyncram_t072:auto_generated.data_b[11]
data_b[12] => altsyncram_t072:auto_generated.data_b[12]
data_b[13] => altsyncram_t072:auto_generated.data_b[13]
data_b[14] => altsyncram_t072:auto_generated.data_b[14]
data_b[15] => altsyncram_t072:auto_generated.data_b[15]
data_b[16] => altsyncram_t072:auto_generated.data_b[16]
data_b[17] => altsyncram_t072:auto_generated.data_b[17]
data_b[18] => altsyncram_t072:auto_generated.data_b[18]
data_b[19] => altsyncram_t072:auto_generated.data_b[19]
data_b[20] => altsyncram_t072:auto_generated.data_b[20]
data_b[21] => altsyncram_t072:auto_generated.data_b[21]
data_b[22] => altsyncram_t072:auto_generated.data_b[22]
data_b[23] => altsyncram_t072:auto_generated.data_b[23]
data_b[24] => altsyncram_t072:auto_generated.data_b[24]
data_b[25] => altsyncram_t072:auto_generated.data_b[25]
data_b[26] => altsyncram_t072:auto_generated.data_b[26]
data_b[27] => altsyncram_t072:auto_generated.data_b[27]
data_b[28] => altsyncram_t072:auto_generated.data_b[28]
data_b[29] => altsyncram_t072:auto_generated.data_b[29]
data_b[30] => altsyncram_t072:auto_generated.data_b[30]
data_b[31] => altsyncram_t072:auto_generated.data_b[31]
address_a[0] => altsyncram_t072:auto_generated.address_a[0]
address_a[1] => altsyncram_t072:auto_generated.address_a[1]
address_a[2] => altsyncram_t072:auto_generated.address_a[2]
address_a[3] => altsyncram_t072:auto_generated.address_a[3]
address_a[4] => altsyncram_t072:auto_generated.address_a[4]
address_a[5] => altsyncram_t072:auto_generated.address_a[5]
address_a[6] => altsyncram_t072:auto_generated.address_a[6]
address_a[7] => altsyncram_t072:auto_generated.address_a[7]
address_b[0] => altsyncram_t072:auto_generated.address_b[0]
address_b[1] => altsyncram_t072:auto_generated.address_b[1]
address_b[2] => altsyncram_t072:auto_generated.address_b[2]
address_b[3] => altsyncram_t072:auto_generated.address_b[3]
address_b[4] => altsyncram_t072:auto_generated.address_b[4]
address_b[5] => altsyncram_t072:auto_generated.address_b[5]
address_b[6] => altsyncram_t072:auto_generated.address_b[6]
address_b[7] => altsyncram_t072:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t072:auto_generated.clock0
clock1 => altsyncram_t072:auto_generated.clock1
clocken0 => altsyncram_t072:auto_generated.clocken0
clocken1 => altsyncram_t072:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t072:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t072:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t072:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t072:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.ACLR
reset_n => oci_ienable[1]~reg0.ACLR
reset_n => oci_ienable[2]~reg0.ACLR
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_d_address[19].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_oci_test_bench:the_CPU_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Chroma_Resampler_avalon_chroma_sink_arbitrator:the_Chroma_Resampler_avalon_chroma_sink
Chroma_Resampler_avalon_chroma_sink_ready => Chroma_Resampler_avalon_chroma_sink_ready_from_sa.DATAIN
Video_In_Decoder_avalon_decoder_source_data[0] => Chroma_Resampler_avalon_chroma_sink_data[0].DATAIN
Video_In_Decoder_avalon_decoder_source_data[1] => Chroma_Resampler_avalon_chroma_sink_data[1].DATAIN
Video_In_Decoder_avalon_decoder_source_data[2] => Chroma_Resampler_avalon_chroma_sink_data[2].DATAIN
Video_In_Decoder_avalon_decoder_source_data[3] => Chroma_Resampler_avalon_chroma_sink_data[3].DATAIN
Video_In_Decoder_avalon_decoder_source_data[4] => Chroma_Resampler_avalon_chroma_sink_data[4].DATAIN
Video_In_Decoder_avalon_decoder_source_data[5] => Chroma_Resampler_avalon_chroma_sink_data[5].DATAIN
Video_In_Decoder_avalon_decoder_source_data[6] => Chroma_Resampler_avalon_chroma_sink_data[6].DATAIN
Video_In_Decoder_avalon_decoder_source_data[7] => Chroma_Resampler_avalon_chroma_sink_data[7].DATAIN
Video_In_Decoder_avalon_decoder_source_data[8] => Chroma_Resampler_avalon_chroma_sink_data[8].DATAIN
Video_In_Decoder_avalon_decoder_source_data[9] => Chroma_Resampler_avalon_chroma_sink_data[9].DATAIN
Video_In_Decoder_avalon_decoder_source_data[10] => Chroma_Resampler_avalon_chroma_sink_data[10].DATAIN
Video_In_Decoder_avalon_decoder_source_data[11] => Chroma_Resampler_avalon_chroma_sink_data[11].DATAIN
Video_In_Decoder_avalon_decoder_source_data[12] => Chroma_Resampler_avalon_chroma_sink_data[12].DATAIN
Video_In_Decoder_avalon_decoder_source_data[13] => Chroma_Resampler_avalon_chroma_sink_data[13].DATAIN
Video_In_Decoder_avalon_decoder_source_data[14] => Chroma_Resampler_avalon_chroma_sink_data[14].DATAIN
Video_In_Decoder_avalon_decoder_source_data[15] => Chroma_Resampler_avalon_chroma_sink_data[15].DATAIN
Video_In_Decoder_avalon_decoder_source_endofpacket => Chroma_Resampler_avalon_chroma_sink_endofpacket.DATAIN
Video_In_Decoder_avalon_decoder_source_startofpacket => Chroma_Resampler_avalon_chroma_sink_startofpacket.DATAIN
Video_In_Decoder_avalon_decoder_source_valid => Chroma_Resampler_avalon_chroma_sink_valid.DATAIN
clk => ~NO_FANOUT~
reset_n => Chroma_Resampler_avalon_chroma_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Chroma_Resampler_avalon_chroma_source_arbitrator:the_Chroma_Resampler_avalon_chroma_source
Chroma_Resampler_avalon_chroma_source_data[0] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[1] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[2] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[3] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[4] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[5] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[6] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[7] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[8] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[9] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[10] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[11] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[12] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[13] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[14] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[15] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[16] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[17] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[18] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[19] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[20] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[21] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[22] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_data[23] => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_endofpacket => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_startofpacket => ~NO_FANOUT~
Chroma_Resampler_avalon_chroma_source_valid => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_sink_ready_from_sa => Chroma_Resampler_avalon_chroma_source_ready.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Chroma_Resampler:the_Chroma_Resampler
clk => cur_is_Cr_or_Cb.CLK
clk => saved_CrCb[0].CLK
clk => saved_CrCb[1].CLK
clk => saved_CrCb[2].CLK
clk => saved_CrCb[3].CLK
clk => saved_CrCb[4].CLK
clk => saved_CrCb[5].CLK
clk => saved_CrCb[6].CLK
clk => saved_CrCb[7].CLK
clk => valid.CLK
clk => empty[0].CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => empty.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => saved_CrCb.OUTPUTSELECT
reset => cur_is_Cr_or_Cb.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_startofpacket => always2.IN1
stream_in_endofpacket => endofpacket.DATAB
stream_in_empty[0] => empty.DATAB
stream_in_valid => valid.DATAB
stream_in_valid => stream_in_ready.IN1
stream_out_ready => transfer_data.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Clock_Signals_avalon_clocks_slave_arbitrator:the_Clock_Signals_avalon_clocks_slave
Clock_Signals_avalon_clocks_slave_readdata[0] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[0].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[1] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[1].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[2] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[2].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[3] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[3].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[4] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[4].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[5] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[5].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[6] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[6].DATAIN
Clock_Signals_avalon_clocks_slave_readdata[7] => Clock_Signals_avalon_clocks_slave_readdata_from_sa[7].DATAIN
Video_System_clock_0_out_address_to_slave => Clock_Signals_avalon_clocks_slave_address.DATAIN
Video_System_clock_0_out_read => Video_System_clock_0_out_requests_Clock_Signals_avalon_clocks_slave.IN0
Video_System_clock_0_out_read => Video_System_clock_0_out_requests_Clock_Signals_avalon_clocks_slave.IN1
Video_System_clock_0_out_read => Video_System_clock_0_out_qualified_request_Clock_Signals_avalon_clocks_slave.IN1
Video_System_clock_0_out_read => Video_System_clock_0_out_read_data_valid_Clock_Signals_avalon_clocks_slave_shift_register_in.IN1
Video_System_clock_0_out_write => Video_System_clock_0_out_requests_Clock_Signals_avalon_clocks_slave.IN1
clk => d1_Clock_Signals_avalon_clocks_slave_end_xfer~reg0.CLK
clk => Video_System_clock_0_out_read_data_valid_Clock_Signals_avalon_clocks_slave_shift_register.CLK
reset_n => Video_System_clock_0_out_read_data_valid_Clock_Signals_avalon_clocks_slave_shift_register.ACLR
reset_n => d1_Clock_Signals_avalon_clocks_slave_end_xfer~reg0.PRESET


|Example_4_Video_In|Video_System:Char_Buffer_System|Clock_Signals:the_Clock_Signals
CLOCK_50 => CLOCK_50.IN1
reset => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT


|Example_4_Video_In|Video_System:Char_Buffer_System|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter_avalon_csc_sink_arbitrator:the_Color_Space_Converter_avalon_csc_sink
Chroma_Resampler_avalon_chroma_source_data[0] => Color_Space_Converter_avalon_csc_sink_data[0].DATAIN
Chroma_Resampler_avalon_chroma_source_data[1] => Color_Space_Converter_avalon_csc_sink_data[1].DATAIN
Chroma_Resampler_avalon_chroma_source_data[2] => Color_Space_Converter_avalon_csc_sink_data[2].DATAIN
Chroma_Resampler_avalon_chroma_source_data[3] => Color_Space_Converter_avalon_csc_sink_data[3].DATAIN
Chroma_Resampler_avalon_chroma_source_data[4] => Color_Space_Converter_avalon_csc_sink_data[4].DATAIN
Chroma_Resampler_avalon_chroma_source_data[5] => Color_Space_Converter_avalon_csc_sink_data[5].DATAIN
Chroma_Resampler_avalon_chroma_source_data[6] => Color_Space_Converter_avalon_csc_sink_data[6].DATAIN
Chroma_Resampler_avalon_chroma_source_data[7] => Color_Space_Converter_avalon_csc_sink_data[7].DATAIN
Chroma_Resampler_avalon_chroma_source_data[8] => Color_Space_Converter_avalon_csc_sink_data[8].DATAIN
Chroma_Resampler_avalon_chroma_source_data[9] => Color_Space_Converter_avalon_csc_sink_data[9].DATAIN
Chroma_Resampler_avalon_chroma_source_data[10] => Color_Space_Converter_avalon_csc_sink_data[10].DATAIN
Chroma_Resampler_avalon_chroma_source_data[11] => Color_Space_Converter_avalon_csc_sink_data[11].DATAIN
Chroma_Resampler_avalon_chroma_source_data[12] => Color_Space_Converter_avalon_csc_sink_data[12].DATAIN
Chroma_Resampler_avalon_chroma_source_data[13] => Color_Space_Converter_avalon_csc_sink_data[13].DATAIN
Chroma_Resampler_avalon_chroma_source_data[14] => Color_Space_Converter_avalon_csc_sink_data[14].DATAIN
Chroma_Resampler_avalon_chroma_source_data[15] => Color_Space_Converter_avalon_csc_sink_data[15].DATAIN
Chroma_Resampler_avalon_chroma_source_data[16] => Color_Space_Converter_avalon_csc_sink_data[16].DATAIN
Chroma_Resampler_avalon_chroma_source_data[17] => Color_Space_Converter_avalon_csc_sink_data[17].DATAIN
Chroma_Resampler_avalon_chroma_source_data[18] => Color_Space_Converter_avalon_csc_sink_data[18].DATAIN
Chroma_Resampler_avalon_chroma_source_data[19] => Color_Space_Converter_avalon_csc_sink_data[19].DATAIN
Chroma_Resampler_avalon_chroma_source_data[20] => Color_Space_Converter_avalon_csc_sink_data[20].DATAIN
Chroma_Resampler_avalon_chroma_source_data[21] => Color_Space_Converter_avalon_csc_sink_data[21].DATAIN
Chroma_Resampler_avalon_chroma_source_data[22] => Color_Space_Converter_avalon_csc_sink_data[22].DATAIN
Chroma_Resampler_avalon_chroma_source_data[23] => Color_Space_Converter_avalon_csc_sink_data[23].DATAIN
Chroma_Resampler_avalon_chroma_source_endofpacket => Color_Space_Converter_avalon_csc_sink_endofpacket.DATAIN
Chroma_Resampler_avalon_chroma_source_startofpacket => Color_Space_Converter_avalon_csc_sink_startofpacket.DATAIN
Chroma_Resampler_avalon_chroma_source_valid => Color_Space_Converter_avalon_csc_sink_valid.DATAIN
Color_Space_Converter_avalon_csc_sink_ready => Color_Space_Converter_avalon_csc_sink_ready_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => Color_Space_Converter_avalon_csc_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter_avalon_csc_source_arbitrator:the_Color_Space_Converter_avalon_csc_source
Color_Space_Converter_avalon_csc_source_data[0] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[1] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[2] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[3] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[4] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[5] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[6] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[7] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[8] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[9] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[10] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[11] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[12] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[13] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[14] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[15] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[16] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[17] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[18] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[19] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[20] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[21] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[22] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_data[23] => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_endofpacket => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_startofpacket => ~NO_FANOUT~
Color_Space_Converter_avalon_csc_source_valid => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_sink_ready_from_sa => Color_Space_Converter_avalon_csc_source_ready.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_endofpacket => endofpacket.DATAB
stream_in_empty[0] => empty.DATAB
stream_in_empty[1] => empty.DATAB
stream_in_valid => valid.DATAB
stream_in_valid => stream_in_ready.IN1
stream_out_ready => transfer_data.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB
clk => valid_shift_reg[0].CLK
clk => valid_shift_reg[1].CLK
clk => empty_shift_reg[0].CLK
clk => empty_shift_reg[1].CLK
clk => endofpacket_shift_reg[0].CLK
clk => endofpacket_shift_reg[1].CLK
clk => startofpacket_shift_reg[0].CLK
clk => startofpacket_shift_reg[1].CLK
clk => Cb_0d392[0].CLK
clk => Cb_0d392[1].CLK
clk => Cb_0d392[2].CLK
clk => Cb_0d392[3].CLK
clk => Cb_0d392[4].CLK
clk => Cb_0d392[5].CLK
clk => Cb_0d392[6].CLK
clk => Cb_0d392[7].CLK
clk => Cb_0d392[8].CLK
clk => Cb_0d392[9].CLK
clk => Cb_0d392[10].CLK
clk => Cb_2d017[0].CLK
clk => Cb_2d017[1].CLK
clk => Cb_2d017[2].CLK
clk => Cb_2d017[3].CLK
clk => Cb_2d017[4].CLK
clk => Cb_2d017[5].CLK
clk => Cb_2d017[6].CLK
clk => Cb_2d017[7].CLK
clk => Cb_2d017[8].CLK
clk => Cb_2d017[9].CLK
clk => Cb_2d017[10].CLK
clk => Cr_1d596[0].CLK
clk => Cr_1d596[1].CLK
clk => Cr_1d596[2].CLK
clk => Cr_1d596[3].CLK
clk => Cr_1d596[4].CLK
clk => Cr_1d596[5].CLK
clk => Cr_1d596[6].CLK
clk => Cr_1d596[7].CLK
clk => Cr_1d596[8].CLK
clk => Cr_1d596[9].CLK
clk => Cr_1d596[10].CLK
clk => Cr_0d813[0].CLK
clk => Cr_0d813[1].CLK
clk => Cr_0d813[2].CLK
clk => Cr_0d813[3].CLK
clk => Cr_0d813[4].CLK
clk => Cr_0d813[5].CLK
clk => Cr_0d813[6].CLK
clk => Cr_0d813[7].CLK
clk => Cr_0d813[8].CLK
clk => Cr_0d813[9].CLK
clk => Cr_0d813[10].CLK
clk => Y_1d1640[0].CLK
clk => Y_1d1640[1].CLK
clk => Y_1d1640[2].CLK
clk => Y_1d1640[3].CLK
clk => Y_1d1640[4].CLK
clk => Y_1d1640[5].CLK
clk => Y_1d1640[6].CLK
clk => Y_1d1640[7].CLK
clk => Y_1d1640[8].CLK
clk => Y_1d1640[9].CLK
clk => Y_1d1640[10].CLK
clk => Cb_sub[0].CLK
clk => Cb_sub[1].CLK
clk => Cb_sub[2].CLK
clk => Cb_sub[3].CLK
clk => Cb_sub[4].CLK
clk => Cb_sub[5].CLK
clk => Cb_sub[6].CLK
clk => Cb_sub[7].CLK
clk => Cb_sub[8].CLK
clk => Cb_sub[9].CLK
clk => Cb_sub[10].CLK
clk => Cr_sub[0].CLK
clk => Cr_sub[1].CLK
clk => Cr_sub[2].CLK
clk => Cr_sub[3].CLK
clk => Cr_sub[4].CLK
clk => Cr_sub[5].CLK
clk => Cr_sub[6].CLK
clk => Cr_sub[7].CLK
clk => Cr_sub[8].CLK
clk => Cr_sub[9].CLK
clk => Cr_sub[10].CLK
clk => Y_sub[0].CLK
clk => Y_sub[1].CLK
clk => Y_sub[2].CLK
clk => Y_sub[3].CLK
clk => Y_sub[4].CLK
clk => Y_sub[5].CLK
clk => Y_sub[6].CLK
clk => Y_sub[7].CLK
clk => Y_sub[8].CLK
clk => Y_sub[9].CLK
clk => Y_sub[10].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => G[0]~reg0.CLK
clk => G[1]~reg0.CLK
clk => G[2]~reg0.CLK
clk => G[3]~reg0.CLK
clk => G[4]~reg0.CLK
clk => G[5]~reg0.CLK
clk => G[6]~reg0.CLK
clk => G[7]~reg0.CLK
clk => R[0]~reg0.CLK
clk => R[1]~reg0.CLK
clk => R[2]~reg0.CLK
clk => R[3]~reg0.CLK
clk => R[4]~reg0.CLK
clk => R[5]~reg0.CLK
clk => R[6]~reg0.CLK
clk => R[7]~reg0.CLK
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => R.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => G.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => B.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Y_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cr_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Cb_sub.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Y_1d1640.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_0d813.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cr_1d596.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_2d017.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => Cb_0d392.OUTPUTSELECT
clk_en => startofpacket_shift_reg.OUTPUTSELECT
clk_en => startofpacket_shift_reg.OUTPUTSELECT
clk_en => endofpacket_shift_reg.OUTPUTSELECT
clk_en => endofpacket_shift_reg.OUTPUTSELECT
clk_en => empty_shift_reg.OUTPUTSELECT
clk_en => empty_shift_reg.OUTPUTSELECT
clk_en => valid_shift_reg.OUTPUTSELECT
clk_en => valid_shift_reg.OUTPUTSELECT
clk_en => stream_out_valid~reg0.ENA
clk_en => stream_out_empty~reg0.ENA
clk_en => stream_out_endofpacket~reg0.ENA
clk_en => stream_out_startofpacket~reg0.ENA
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => G.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Y_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cr_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Cb_sub.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Y_1d1640.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_0d813.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cr_1d596.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_2d017.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => Cb_0d392.OUTPUTSELECT
reset => startofpacket_shift_reg.OUTPUTSELECT
reset => startofpacket_shift_reg.OUTPUTSELECT
reset => endofpacket_shift_reg.OUTPUTSELECT
reset => endofpacket_shift_reg.OUTPUTSELECT
reset => empty_shift_reg.OUTPUTSELECT
reset => empty_shift_reg.OUTPUTSELECT
reset => valid_shift_reg.OUTPUTSELECT
reset => valid_shift_reg.OUTPUTSELECT
Y[0] => Y_sub.DATAB
Y[1] => Y_sub.DATAB
Y[2] => Y_sub.DATAB
Y[3] => Y_sub.DATAB
Y[4] => Add0.IN8
Y[5] => Add0.IN7
Y[6] => Add0.IN6
Y[7] => Add0.IN5
Cr[0] => Cr_sub.DATAB
Cr[1] => Cr_sub.DATAB
Cr[2] => Cr_sub.DATAB
Cr[3] => Cr_sub.DATAB
Cr[4] => Cr_sub.DATAB
Cr[5] => Cr_sub.DATAB
Cr[6] => Cr_sub.DATAB
Cr[7] => Add1.IN2
Cb[0] => Cb_sub.DATAB
Cb[1] => Cb_sub.DATAB
Cb[2] => Cb_sub.DATAB
Cb[3] => Cb_sub.DATAB
Cb[4] => Cb_sub.DATAB
Cb[5] => Cb_sub.DATAB
Cb[6] => Cb_sub.DATAB
Cb[7] => Add2.IN2
stream_in_startofpacket => startofpacket_shift_reg.DATAB
stream_in_endofpacket => endofpacket_shift_reg.DATAB
stream_in_empty => empty_shift_reg.DATAB
stream_in_valid => valid_shift_reg.DATAB


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_0
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_0|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_1
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_1|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_2
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_2|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_3
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_3|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_4
dataa[0] => mult_rpq:auto_generated.dataa[0]
dataa[1] => mult_rpq:auto_generated.dataa[1]
dataa[2] => mult_rpq:auto_generated.dataa[2]
dataa[3] => mult_rpq:auto_generated.dataa[3]
dataa[4] => mult_rpq:auto_generated.dataa[4]
dataa[5] => mult_rpq:auto_generated.dataa[5]
dataa[6] => mult_rpq:auto_generated.dataa[6]
dataa[7] => mult_rpq:auto_generated.dataa[7]
dataa[8] => mult_rpq:auto_generated.dataa[8]
dataa[9] => mult_rpq:auto_generated.dataa[9]
dataa[10] => mult_rpq:auto_generated.dataa[10]
dataa[11] => mult_rpq:auto_generated.dataa[11]
dataa[12] => mult_rpq:auto_generated.dataa[12]
dataa[13] => mult_rpq:auto_generated.dataa[13]
dataa[14] => mult_rpq:auto_generated.dataa[14]
dataa[15] => mult_rpq:auto_generated.dataa[15]
dataa[16] => mult_rpq:auto_generated.dataa[16]
dataa[17] => mult_rpq:auto_generated.dataa[17]
datab[0] => mult_rpq:auto_generated.datab[0]
datab[1] => mult_rpq:auto_generated.datab[1]
datab[2] => mult_rpq:auto_generated.datab[2]
datab[3] => mult_rpq:auto_generated.datab[3]
datab[4] => mult_rpq:auto_generated.datab[4]
datab[5] => mult_rpq:auto_generated.datab[5]
datab[6] => mult_rpq:auto_generated.datab[6]
datab[7] => mult_rpq:auto_generated.datab[7]
datab[8] => mult_rpq:auto_generated.datab[8]
datab[9] => mult_rpq:auto_generated.datab[9]
datab[10] => mult_rpq:auto_generated.datab[10]
datab[11] => mult_rpq:auto_generated.datab[11]
datab[12] => mult_rpq:auto_generated.datab[12]
datab[13] => mult_rpq:auto_generated.datab[13]
datab[14] => mult_rpq:auto_generated.datab[14]
datab[15] => mult_rpq:auto_generated.datab[15]
datab[16] => mult_rpq:auto_generated.datab[16]
datab[17] => mult_rpq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Color_Space_Converter:the_Color_Space_Converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_4|mult_rpq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_sink
Dual_Clock_FIFO_avalon_dc_buffer_sink_ready => Dual_Clock_FIFO_avalon_dc_buffer_sink_ready_from_sa.DATAIN
Pixel_Scaler_avalon_scaler_source_data[0] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[0].DATAIN
Pixel_Scaler_avalon_scaler_source_data[1] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[1].DATAIN
Pixel_Scaler_avalon_scaler_source_data[2] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[2].DATAIN
Pixel_Scaler_avalon_scaler_source_data[3] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[3].DATAIN
Pixel_Scaler_avalon_scaler_source_data[4] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[4].DATAIN
Pixel_Scaler_avalon_scaler_source_data[5] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[5].DATAIN
Pixel_Scaler_avalon_scaler_source_data[6] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[6].DATAIN
Pixel_Scaler_avalon_scaler_source_data[7] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[7].DATAIN
Pixel_Scaler_avalon_scaler_source_data[8] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[8].DATAIN
Pixel_Scaler_avalon_scaler_source_data[9] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[9].DATAIN
Pixel_Scaler_avalon_scaler_source_data[10] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[10].DATAIN
Pixel_Scaler_avalon_scaler_source_data[11] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[11].DATAIN
Pixel_Scaler_avalon_scaler_source_data[12] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[12].DATAIN
Pixel_Scaler_avalon_scaler_source_data[13] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[13].DATAIN
Pixel_Scaler_avalon_scaler_source_data[14] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[14].DATAIN
Pixel_Scaler_avalon_scaler_source_data[15] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[15].DATAIN
Pixel_Scaler_avalon_scaler_source_data[16] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[16].DATAIN
Pixel_Scaler_avalon_scaler_source_data[17] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[17].DATAIN
Pixel_Scaler_avalon_scaler_source_data[18] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[18].DATAIN
Pixel_Scaler_avalon_scaler_source_data[19] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[19].DATAIN
Pixel_Scaler_avalon_scaler_source_data[20] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[20].DATAIN
Pixel_Scaler_avalon_scaler_source_data[21] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[21].DATAIN
Pixel_Scaler_avalon_scaler_source_data[22] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[22].DATAIN
Pixel_Scaler_avalon_scaler_source_data[23] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[23].DATAIN
Pixel_Scaler_avalon_scaler_source_data[24] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[24].DATAIN
Pixel_Scaler_avalon_scaler_source_data[25] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[25].DATAIN
Pixel_Scaler_avalon_scaler_source_data[26] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[26].DATAIN
Pixel_Scaler_avalon_scaler_source_data[27] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[27].DATAIN
Pixel_Scaler_avalon_scaler_source_data[28] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[28].DATAIN
Pixel_Scaler_avalon_scaler_source_data[29] => Dual_Clock_FIFO_avalon_dc_buffer_sink_data[29].DATAIN
Pixel_Scaler_avalon_scaler_source_endofpacket => Dual_Clock_FIFO_avalon_dc_buffer_sink_endofpacket.DATAIN
Pixel_Scaler_avalon_scaler_source_startofpacket => Dual_Clock_FIFO_avalon_dc_buffer_sink_startofpacket.DATAIN
Pixel_Scaler_avalon_scaler_source_valid => Dual_Clock_FIFO_avalon_dc_buffer_sink_valid.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_source
Dual_Clock_FIFO_avalon_dc_buffer_source_data[0] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[1] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[2] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[3] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[4] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[5] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[6] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[7] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[8] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[9] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[10] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[11] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[12] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[13] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[14] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[15] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[16] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[17] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[18] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[19] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[20] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[21] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[22] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[23] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[24] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[25] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[26] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[27] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[28] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_data[29] => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_endofpacket => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_startofpacket => ~NO_FANOUT~
Dual_Clock_FIFO_avalon_dc_buffer_source_valid => ~NO_FANOUT~
VGA_Controller_avalon_vga_sink_ready_from_sa => Dual_Clock_FIFO_avalon_dc_buffer_source_ready.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO
clk_stream_in => clk_stream_in.IN1
clk_stream_out => clk_stream_out.IN1
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => comb.IN1
stream_out_ready => comb.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO
data[0] => dcfifo_hpj1:auto_generated.data[0]
data[1] => dcfifo_hpj1:auto_generated.data[1]
data[2] => dcfifo_hpj1:auto_generated.data[2]
data[3] => dcfifo_hpj1:auto_generated.data[3]
data[4] => dcfifo_hpj1:auto_generated.data[4]
data[5] => dcfifo_hpj1:auto_generated.data[5]
data[6] => dcfifo_hpj1:auto_generated.data[6]
data[7] => dcfifo_hpj1:auto_generated.data[7]
data[8] => dcfifo_hpj1:auto_generated.data[8]
data[9] => dcfifo_hpj1:auto_generated.data[9]
data[10] => dcfifo_hpj1:auto_generated.data[10]
data[11] => dcfifo_hpj1:auto_generated.data[11]
data[12] => dcfifo_hpj1:auto_generated.data[12]
data[13] => dcfifo_hpj1:auto_generated.data[13]
data[14] => dcfifo_hpj1:auto_generated.data[14]
data[15] => dcfifo_hpj1:auto_generated.data[15]
data[16] => dcfifo_hpj1:auto_generated.data[16]
data[17] => dcfifo_hpj1:auto_generated.data[17]
data[18] => dcfifo_hpj1:auto_generated.data[18]
data[19] => dcfifo_hpj1:auto_generated.data[19]
data[20] => dcfifo_hpj1:auto_generated.data[20]
data[21] => dcfifo_hpj1:auto_generated.data[21]
data[22] => dcfifo_hpj1:auto_generated.data[22]
data[23] => dcfifo_hpj1:auto_generated.data[23]
data[24] => dcfifo_hpj1:auto_generated.data[24]
data[25] => dcfifo_hpj1:auto_generated.data[25]
data[26] => dcfifo_hpj1:auto_generated.data[26]
data[27] => dcfifo_hpj1:auto_generated.data[27]
data[28] => dcfifo_hpj1:auto_generated.data[28]
data[29] => dcfifo_hpj1:auto_generated.data[29]
data[30] => dcfifo_hpj1:auto_generated.data[30]
data[31] => dcfifo_hpj1:auto_generated.data[31]
rdclk => dcfifo_hpj1:auto_generated.rdclk
rdreq => dcfifo_hpj1:auto_generated.rdreq
wrclk => dcfifo_hpj1:auto_generated.wrclk
wrreq => dcfifo_hpj1:auto_generated.wrreq
aclr => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated
data[0] => altsyncram_7ku:fifo_ram.data_a[0]
data[1] => altsyncram_7ku:fifo_ram.data_a[1]
data[2] => altsyncram_7ku:fifo_ram.data_a[2]
data[3] => altsyncram_7ku:fifo_ram.data_a[3]
data[4] => altsyncram_7ku:fifo_ram.data_a[4]
data[5] => altsyncram_7ku:fifo_ram.data_a[5]
data[6] => altsyncram_7ku:fifo_ram.data_a[6]
data[7] => altsyncram_7ku:fifo_ram.data_a[7]
data[8] => altsyncram_7ku:fifo_ram.data_a[8]
data[9] => altsyncram_7ku:fifo_ram.data_a[9]
data[10] => altsyncram_7ku:fifo_ram.data_a[10]
data[11] => altsyncram_7ku:fifo_ram.data_a[11]
data[12] => altsyncram_7ku:fifo_ram.data_a[12]
data[13] => altsyncram_7ku:fifo_ram.data_a[13]
data[14] => altsyncram_7ku:fifo_ram.data_a[14]
data[15] => altsyncram_7ku:fifo_ram.data_a[15]
data[16] => altsyncram_7ku:fifo_ram.data_a[16]
data[17] => altsyncram_7ku:fifo_ram.data_a[17]
data[18] => altsyncram_7ku:fifo_ram.data_a[18]
data[19] => altsyncram_7ku:fifo_ram.data_a[19]
data[20] => altsyncram_7ku:fifo_ram.data_a[20]
data[21] => altsyncram_7ku:fifo_ram.data_a[21]
data[22] => altsyncram_7ku:fifo_ram.data_a[22]
data[23] => altsyncram_7ku:fifo_ram.data_a[23]
data[24] => altsyncram_7ku:fifo_ram.data_a[24]
data[25] => altsyncram_7ku:fifo_ram.data_a[25]
data[26] => altsyncram_7ku:fifo_ram.data_a[26]
data[27] => altsyncram_7ku:fifo_ram.data_a[27]
data[28] => altsyncram_7ku:fifo_ram.data_a[28]
data[29] => altsyncram_7ku:fifo_ram.data_a[29]
data[30] => altsyncram_7ku:fifo_ram.data_a[30]
data[31] => altsyncram_7ku:fifo_ram.data_a[31]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_7ku:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_7u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_41c:wrptr_g1p.clock
wrclk => a_graycounter_31c:wrptr_gp.clock
wrclk => altsyncram_7ku:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_8u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_41c:wrptr_g1p.cnt_en
wrreq => a_graycounter_31c:wrptr_gp.cnt_en
wrreq => altsyncram_7ku:fifo_ram.wren_a
wrreq => mux_1u7:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_1u7:wrfull_eq_comp_msb_mux.sel[0]


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp
clock => dffpipe_1v8:dffpipe16.clock
d[0] => dffpipe_1v8:dffpipe16.d[0]
d[1] => dffpipe_1v8:dffpipe16.d[1]
d[2] => dffpipe_1v8:dffpipe16.d[2]
d[3] => dffpipe_1v8:dffpipe16.d[3]
d[4] => dffpipe_1v8:dffpipe16.d[4]
d[5] => dffpipe_1v8:dffpipe16.d[5]
d[6] => dffpipe_1v8:dffpipe16.d[6]
d[7] => dffpipe_1v8:dffpipe16.d[7]


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp
clock => dffpipe_2v8:dffpipe20.clock
d[0] => dffpipe_2v8:dffpipe20.d[0]
d[1] => dffpipe_2v8:dffpipe20.d[1]
d[2] => dffpipe_2v8:dffpipe20.d[2]
d[3] => dffpipe_2v8:dffpipe20.d[3]
d[4] => dffpipe_2v8:dffpipe20.d[4]
d[5] => dffpipe_2v8:dffpipe20.d[5]
d[6] => dffpipe_2v8:dffpipe20.d[6]
d[7] => dffpipe_2v8:dffpipe20.d[7]


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[3] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[4] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[5] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[6] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[7] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[8] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[9] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[10] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[11] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[12] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[13] => Onchip_Memory_s1_address.DATAB
CPU_data_master_address_to_slave[14] => Equal0.IN33
CPU_data_master_address_to_slave[15] => Equal0.IN3
CPU_data_master_address_to_slave[16] => Equal0.IN2
CPU_data_master_address_to_slave[17] => Equal0.IN1
CPU_data_master_address_to_slave[18] => Equal0.IN0
CPU_data_master_address_to_slave[19] => Equal0.IN32
CPU_data_master_byteenable[0] => Onchip_Memory_s1_byteenable.DATAB
CPU_data_master_byteenable[1] => Onchip_Memory_s1_byteenable.DATAB
CPU_data_master_byteenable[2] => Onchip_Memory_s1_byteenable.DATAB
CPU_data_master_byteenable[3] => Onchip_Memory_s1_byteenable.DATAB
CPU_data_master_read => CPU_data_master_requests_Onchip_Memory_s1.IN0
CPU_data_master_read => CPU_data_master_qualified_request_Onchip_Memory_s1.IN1
CPU_data_master_read => CPU_data_master_read_data_valid_Onchip_Memory_s1_shift_register_in.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Onchip_Memory_s1.IN0
CPU_data_master_write => CPU_data_master_requests_Onchip_Memory_s1.IN1
CPU_data_master_write => CPU_data_master_qualified_request_Onchip_Memory_s1.IN1
CPU_data_master_write => Onchip_Memory_s1_write.IN1
CPU_data_master_writedata[0] => Onchip_Memory_s1_writedata[0].DATAIN
CPU_data_master_writedata[1] => Onchip_Memory_s1_writedata[1].DATAIN
CPU_data_master_writedata[2] => Onchip_Memory_s1_writedata[2].DATAIN
CPU_data_master_writedata[3] => Onchip_Memory_s1_writedata[3].DATAIN
CPU_data_master_writedata[4] => Onchip_Memory_s1_writedata[4].DATAIN
CPU_data_master_writedata[5] => Onchip_Memory_s1_writedata[5].DATAIN
CPU_data_master_writedata[6] => Onchip_Memory_s1_writedata[6].DATAIN
CPU_data_master_writedata[7] => Onchip_Memory_s1_writedata[7].DATAIN
CPU_data_master_writedata[8] => Onchip_Memory_s1_writedata[8].DATAIN
CPU_data_master_writedata[9] => Onchip_Memory_s1_writedata[9].DATAIN
CPU_data_master_writedata[10] => Onchip_Memory_s1_writedata[10].DATAIN
CPU_data_master_writedata[11] => Onchip_Memory_s1_writedata[11].DATAIN
CPU_data_master_writedata[12] => Onchip_Memory_s1_writedata[12].DATAIN
CPU_data_master_writedata[13] => Onchip_Memory_s1_writedata[13].DATAIN
CPU_data_master_writedata[14] => Onchip_Memory_s1_writedata[14].DATAIN
CPU_data_master_writedata[15] => Onchip_Memory_s1_writedata[15].DATAIN
CPU_data_master_writedata[16] => Onchip_Memory_s1_writedata[16].DATAIN
CPU_data_master_writedata[17] => Onchip_Memory_s1_writedata[17].DATAIN
CPU_data_master_writedata[18] => Onchip_Memory_s1_writedata[18].DATAIN
CPU_data_master_writedata[19] => Onchip_Memory_s1_writedata[19].DATAIN
CPU_data_master_writedata[20] => Onchip_Memory_s1_writedata[20].DATAIN
CPU_data_master_writedata[21] => Onchip_Memory_s1_writedata[21].DATAIN
CPU_data_master_writedata[22] => Onchip_Memory_s1_writedata[22].DATAIN
CPU_data_master_writedata[23] => Onchip_Memory_s1_writedata[23].DATAIN
CPU_data_master_writedata[24] => Onchip_Memory_s1_writedata[24].DATAIN
CPU_data_master_writedata[25] => Onchip_Memory_s1_writedata[25].DATAIN
CPU_data_master_writedata[26] => Onchip_Memory_s1_writedata[26].DATAIN
CPU_data_master_writedata[27] => Onchip_Memory_s1_writedata[27].DATAIN
CPU_data_master_writedata[28] => Onchip_Memory_s1_writedata[28].DATAIN
CPU_data_master_writedata[29] => Onchip_Memory_s1_writedata[29].DATAIN
CPU_data_master_writedata[30] => Onchip_Memory_s1_writedata[30].DATAIN
CPU_data_master_writedata[31] => Onchip_Memory_s1_writedata[31].DATAIN
CPU_instruction_master_address_to_slave[0] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[1] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[2] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[3] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[4] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[5] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[6] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[7] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[8] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[9] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[10] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[11] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[12] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[13] => Onchip_Memory_s1_address.DATAA
CPU_instruction_master_address_to_slave[14] => Equal1.IN33
CPU_instruction_master_address_to_slave[15] => Equal1.IN3
CPU_instruction_master_address_to_slave[16] => Equal1.IN2
CPU_instruction_master_address_to_slave[17] => Equal1.IN1
CPU_instruction_master_address_to_slave[18] => Equal1.IN0
CPU_instruction_master_address_to_slave[19] => Equal1.IN32
CPU_instruction_master_read => CPU_instruction_master_requests_Onchip_Memory_s1.IN1
CPU_instruction_master_read => CPU_instruction_master_requests_Onchip_Memory_s1.IN1
CPU_instruction_master_read => CPU_instruction_master_qualified_request_Onchip_Memory_s1.IN1
CPU_instruction_master_read => CPU_instruction_master_read_data_valid_Onchip_Memory_s1_shift_register_in.IN1
Onchip_Memory_s1_readdata[0] => Onchip_Memory_s1_readdata_from_sa[0].DATAIN
Onchip_Memory_s1_readdata[1] => Onchip_Memory_s1_readdata_from_sa[1].DATAIN
Onchip_Memory_s1_readdata[2] => Onchip_Memory_s1_readdata_from_sa[2].DATAIN
Onchip_Memory_s1_readdata[3] => Onchip_Memory_s1_readdata_from_sa[3].DATAIN
Onchip_Memory_s1_readdata[4] => Onchip_Memory_s1_readdata_from_sa[4].DATAIN
Onchip_Memory_s1_readdata[5] => Onchip_Memory_s1_readdata_from_sa[5].DATAIN
Onchip_Memory_s1_readdata[6] => Onchip_Memory_s1_readdata_from_sa[6].DATAIN
Onchip_Memory_s1_readdata[7] => Onchip_Memory_s1_readdata_from_sa[7].DATAIN
Onchip_Memory_s1_readdata[8] => Onchip_Memory_s1_readdata_from_sa[8].DATAIN
Onchip_Memory_s1_readdata[9] => Onchip_Memory_s1_readdata_from_sa[9].DATAIN
Onchip_Memory_s1_readdata[10] => Onchip_Memory_s1_readdata_from_sa[10].DATAIN
Onchip_Memory_s1_readdata[11] => Onchip_Memory_s1_readdata_from_sa[11].DATAIN
Onchip_Memory_s1_readdata[12] => Onchip_Memory_s1_readdata_from_sa[12].DATAIN
Onchip_Memory_s1_readdata[13] => Onchip_Memory_s1_readdata_from_sa[13].DATAIN
Onchip_Memory_s1_readdata[14] => Onchip_Memory_s1_readdata_from_sa[14].DATAIN
Onchip_Memory_s1_readdata[15] => Onchip_Memory_s1_readdata_from_sa[15].DATAIN
Onchip_Memory_s1_readdata[16] => Onchip_Memory_s1_readdata_from_sa[16].DATAIN
Onchip_Memory_s1_readdata[17] => Onchip_Memory_s1_readdata_from_sa[17].DATAIN
Onchip_Memory_s1_readdata[18] => Onchip_Memory_s1_readdata_from_sa[18].DATAIN
Onchip_Memory_s1_readdata[19] => Onchip_Memory_s1_readdata_from_sa[19].DATAIN
Onchip_Memory_s1_readdata[20] => Onchip_Memory_s1_readdata_from_sa[20].DATAIN
Onchip_Memory_s1_readdata[21] => Onchip_Memory_s1_readdata_from_sa[21].DATAIN
Onchip_Memory_s1_readdata[22] => Onchip_Memory_s1_readdata_from_sa[22].DATAIN
Onchip_Memory_s1_readdata[23] => Onchip_Memory_s1_readdata_from_sa[23].DATAIN
Onchip_Memory_s1_readdata[24] => Onchip_Memory_s1_readdata_from_sa[24].DATAIN
Onchip_Memory_s1_readdata[25] => Onchip_Memory_s1_readdata_from_sa[25].DATAIN
Onchip_Memory_s1_readdata[26] => Onchip_Memory_s1_readdata_from_sa[26].DATAIN
Onchip_Memory_s1_readdata[27] => Onchip_Memory_s1_readdata_from_sa[27].DATAIN
Onchip_Memory_s1_readdata[28] => Onchip_Memory_s1_readdata_from_sa[28].DATAIN
Onchip_Memory_s1_readdata[29] => Onchip_Memory_s1_readdata_from_sa[29].DATAIN
Onchip_Memory_s1_readdata[30] => Onchip_Memory_s1_readdata_from_sa[30].DATAIN
Onchip_Memory_s1_readdata[31] => Onchip_Memory_s1_readdata_from_sa[31].DATAIN
clk => d1_Onchip_Memory_s1_end_xfer~reg0.CLK
clk => Onchip_Memory_s1_reg_firsttransfer.CLK
clk => Onchip_Memory_s1_arb_addend[0].CLK
clk => Onchip_Memory_s1_arb_addend[1].CLK
clk => Onchip_Memory_s1_saved_chosen_master_vector[0].CLK
clk => Onchip_Memory_s1_saved_chosen_master_vector[1].CLK
clk => CPU_instruction_master_read_data_valid_Onchip_Memory_s1_shift_register.CLK
clk => last_cycle_CPU_data_master_granted_slave_Onchip_Memory_s1.CLK
clk => CPU_data_master_read_data_valid_Onchip_Memory_s1_shift_register.CLK
clk => last_cycle_CPU_instruction_master_granted_slave_Onchip_Memory_s1.CLK
clk => Onchip_Memory_s1_slavearbiterlockenable.CLK
clk => Onchip_Memory_s1_arb_share_counter[0].CLK
clk => Onchip_Memory_s1_arb_share_counter[1].CLK
clk => Onchip_Memory_s1_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
reset_n => CPU_data_master_read_data_valid_Onchip_Memory_s1_shift_register.ACLR
reset_n => CPU_instruction_master_read_data_valid_Onchip_Memory_s1_shift_register.ACLR
reset_n => d1_Onchip_Memory_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => Onchip_Memory_s1_arb_share_counter[0].ACLR
reset_n => Onchip_Memory_s1_arb_share_counter[1].ACLR
reset_n => Onchip_Memory_s1_arb_share_counter[2].ACLR
reset_n => Onchip_Memory_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_CPU_instruction_master_granted_slave_Onchip_Memory_s1.ACLR
reset_n => last_cycle_CPU_data_master_granted_slave_Onchip_Memory_s1.ACLR
reset_n => Onchip_Memory_s1_saved_chosen_master_vector[0].ACLR
reset_n => Onchip_Memory_s1_saved_chosen_master_vector[1].ACLR
reset_n => Onchip_Memory_s1_arb_addend[0].PRESET
reset_n => Onchip_Memory_s1_arb_addend[1].ACLR
reset_n => Onchip_Memory_s1_reg_firsttransfer.PRESET


|Example_4_Video_In|Video_System:Char_Buffer_System|Onchip_Memory:the_Onchip_Memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram
wren_a => altsyncram_8ub1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8ub1:auto_generated.data_a[0]
data_a[1] => altsyncram_8ub1:auto_generated.data_a[1]
data_a[2] => altsyncram_8ub1:auto_generated.data_a[2]
data_a[3] => altsyncram_8ub1:auto_generated.data_a[3]
data_a[4] => altsyncram_8ub1:auto_generated.data_a[4]
data_a[5] => altsyncram_8ub1:auto_generated.data_a[5]
data_a[6] => altsyncram_8ub1:auto_generated.data_a[6]
data_a[7] => altsyncram_8ub1:auto_generated.data_a[7]
data_a[8] => altsyncram_8ub1:auto_generated.data_a[8]
data_a[9] => altsyncram_8ub1:auto_generated.data_a[9]
data_a[10] => altsyncram_8ub1:auto_generated.data_a[10]
data_a[11] => altsyncram_8ub1:auto_generated.data_a[11]
data_a[12] => altsyncram_8ub1:auto_generated.data_a[12]
data_a[13] => altsyncram_8ub1:auto_generated.data_a[13]
data_a[14] => altsyncram_8ub1:auto_generated.data_a[14]
data_a[15] => altsyncram_8ub1:auto_generated.data_a[15]
data_a[16] => altsyncram_8ub1:auto_generated.data_a[16]
data_a[17] => altsyncram_8ub1:auto_generated.data_a[17]
data_a[18] => altsyncram_8ub1:auto_generated.data_a[18]
data_a[19] => altsyncram_8ub1:auto_generated.data_a[19]
data_a[20] => altsyncram_8ub1:auto_generated.data_a[20]
data_a[21] => altsyncram_8ub1:auto_generated.data_a[21]
data_a[22] => altsyncram_8ub1:auto_generated.data_a[22]
data_a[23] => altsyncram_8ub1:auto_generated.data_a[23]
data_a[24] => altsyncram_8ub1:auto_generated.data_a[24]
data_a[25] => altsyncram_8ub1:auto_generated.data_a[25]
data_a[26] => altsyncram_8ub1:auto_generated.data_a[26]
data_a[27] => altsyncram_8ub1:auto_generated.data_a[27]
data_a[28] => altsyncram_8ub1:auto_generated.data_a[28]
data_a[29] => altsyncram_8ub1:auto_generated.data_a[29]
data_a[30] => altsyncram_8ub1:auto_generated.data_a[30]
data_a[31] => altsyncram_8ub1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8ub1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ub1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ub1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ub1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ub1:auto_generated.address_a[4]
address_a[5] => altsyncram_8ub1:auto_generated.address_a[5]
address_a[6] => altsyncram_8ub1:auto_generated.address_a[6]
address_a[7] => altsyncram_8ub1:auto_generated.address_a[7]
address_a[8] => altsyncram_8ub1:auto_generated.address_a[8]
address_a[9] => altsyncram_8ub1:auto_generated.address_a[9]
address_a[10] => altsyncram_8ub1:auto_generated.address_a[10]
address_a[11] => altsyncram_8ub1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ub1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_8ub1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_8ub1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_8ub1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_8ub1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_8ub1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_8ub1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[3] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[4] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[5] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[6] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[7] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[8] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[9] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[10] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[11] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[12] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[13] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[14] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[15] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[16] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[17] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[18] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_address_to_slave[19] => CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave.IN1
CPU_data_master_byteenable[0] => CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave.DATAB
CPU_data_master_byteenable[1] => CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave.DATAB
CPU_data_master_byteenable[2] => CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave.DATAA
CPU_data_master_byteenable[3] => CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave.DATAA
CPU_data_master_dbs_address[0] => ~NO_FANOUT~
CPU_data_master_dbs_address[1] => Pixel_Buffer_avalon_sram_slave_address.DATAB
CPU_data_master_dbs_address[1] => CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave.OUTPUTSELECT
CPU_data_master_dbs_address[1] => CPU_data_master_byteenable_Pixel_Buffer_avalon_sram_slave.OUTPUTSELECT
CPU_data_master_dbs_write_16[0] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[1] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[2] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[3] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[4] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[5] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[6] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[7] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[8] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[9] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[10] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[11] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[12] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[13] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[14] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_dbs_write_16[15] => Pixel_Buffer_avalon_sram_slave_writedata.DATAB
CPU_data_master_no_byte_enables_and_last_term => CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN0
CPU_data_master_read => CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave.IN0
CPU_data_master_read => CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
CPU_data_master_read => Pixel_Buffer_avalon_sram_slave_read.IN0
CPU_data_master_read => Pixel_Buffer_avalon_sram_slave_in_a_read_cycle.IN0
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
CPU_data_master_write => CPU_data_master_requests_Pixel_Buffer_avalon_sram_slave.IN1
CPU_data_master_write => CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
CPU_data_master_write => Pixel_Buffer_avalon_sram_slave_write.IN0
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[0] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[1] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[2] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[3] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[4] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[5] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[6] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[7] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[8] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[9] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[10] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[11] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[12] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[13] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[14] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[15] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[16] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[17] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[18] => Pixel_Buffer_avalon_sram_slave_address.DATAB
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[19] => Equal0.IN12
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[20] => Equal0.IN11
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[21] => Equal0.IN10
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[22] => Equal0.IN9
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[23] => Equal0.IN8
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[24] => Equal0.IN7
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[25] => Equal0.IN6
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[26] => Equal0.IN5
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[27] => Equal0.IN4
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[28] => Equal0.IN3
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[29] => Equal0.IN2
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[30] => Equal0.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[31] => Equal0.IN0
Pixel_Buffer_DMA_avalon_pixel_dma_master_arbiterlock => CPU_data_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_latency_counter => LessThan0.IN2
Pixel_Buffer_DMA_avalon_pixel_dma_master_latency_counter => Pixel_Buffer_DMA_avalon_pixel_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => Pixel_Buffer_DMA_avalon_pixel_dma_master_requests_Pixel_Buffer_avalon_sram_slave.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => Pixel_Buffer_DMA_avalon_pixel_dma_master_requests_Pixel_Buffer_avalon_sram_slave.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => Pixel_Buffer_DMA_avalon_pixel_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => Pixel_Buffer_avalon_sram_slave_read.IN0
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => Pixel_Buffer_avalon_sram_slave_in_a_read_cycle.IN0
Pixel_Buffer_avalon_sram_slave_readdata[0] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[0].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[1] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[1].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[2] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[2].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[3] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[3].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[4] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[4].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[5] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[5].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[6] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[6].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[7] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[7].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[8] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[8].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[9] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[9].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[10] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[10].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[11] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[11].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[12] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[12].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[13] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[13].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[14] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[14].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata[15] => Pixel_Buffer_avalon_sram_slave_readdata_from_sa[15].DATAIN
Pixel_Buffer_avalon_sram_slave_readdatavalid => Pixel_Buffer_avalon_sram_slave_move_on_to_next_transaction.IN2
Video_DMA_avalon_dma_master_address_to_slave[0] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address_to_slave[1] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[2] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[3] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[4] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[5] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[6] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[7] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[8] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[9] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[10] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[11] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[12] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[13] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[14] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[15] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[16] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[17] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[18] => Pixel_Buffer_avalon_sram_slave_address.DATAA
Video_DMA_avalon_dma_master_address_to_slave[19] => Equal1.IN12
Video_DMA_avalon_dma_master_address_to_slave[20] => Equal1.IN11
Video_DMA_avalon_dma_master_address_to_slave[21] => Equal1.IN10
Video_DMA_avalon_dma_master_address_to_slave[22] => Equal1.IN9
Video_DMA_avalon_dma_master_address_to_slave[23] => Equal1.IN8
Video_DMA_avalon_dma_master_address_to_slave[24] => Equal1.IN7
Video_DMA_avalon_dma_master_address_to_slave[25] => Equal1.IN6
Video_DMA_avalon_dma_master_address_to_slave[26] => Equal1.IN5
Video_DMA_avalon_dma_master_address_to_slave[27] => Equal1.IN4
Video_DMA_avalon_dma_master_address_to_slave[28] => Equal1.IN3
Video_DMA_avalon_dma_master_address_to_slave[29] => Equal1.IN2
Video_DMA_avalon_dma_master_address_to_slave[30] => Equal1.IN1
Video_DMA_avalon_dma_master_address_to_slave[31] => Equal1.IN0
Video_DMA_avalon_dma_master_write => Video_DMA_avalon_dma_master_requests_Pixel_Buffer_avalon_sram_slave.IN1
Video_DMA_avalon_dma_master_write => Video_DMA_avalon_dma_master_requests_Pixel_Buffer_avalon_sram_slave.IN1
Video_DMA_avalon_dma_master_write => Pixel_Buffer_avalon_sram_slave_write.IN1
Video_DMA_avalon_dma_master_writedata[0] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[1] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[2] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[3] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[4] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[5] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[6] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[7] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[8] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[9] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[10] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[11] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[12] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[13] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[14] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
Video_DMA_avalon_dma_master_writedata[15] => Pixel_Buffer_avalon_sram_slave_writedata.DATAA
clk => clk.IN2
reset_n => reset_n.IN2


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer:the_Pixel_Buffer
clk => writedata_reg[0].CLK
clk => writedata_reg[1].CLK
clk => writedata_reg[2].CLK
clk => writedata_reg[3].CLK
clk => writedata_reg[4].CLK
clk => writedata_reg[5].CLK
clk => writedata_reg[6].CLK
clk => writedata_reg[7].CLK
clk => writedata_reg[8].CLK
clk => writedata_reg[9].CLK
clk => writedata_reg[10].CLK
clk => writedata_reg[11].CLK
clk => writedata_reg[12].CLK
clk => writedata_reg[13].CLK
clk => writedata_reg[14].CLK
clk => writedata_reg[15].CLK
clk => is_write.CLK
clk => is_read.CLK
clk => SRAM_WE_N~reg0.CLK
clk => SRAM_OE_N~reg0.CLK
clk => SRAM_CE_N~reg0.CLK
clk => SRAM_UB_N~reg0.CLK
clk => SRAM_LB_N~reg0.CLK
clk => SRAM_ADDR[0]~reg0.CLK
clk => SRAM_ADDR[1]~reg0.CLK
clk => SRAM_ADDR[2]~reg0.CLK
clk => SRAM_ADDR[3]~reg0.CLK
clk => SRAM_ADDR[4]~reg0.CLK
clk => SRAM_ADDR[5]~reg0.CLK
clk => SRAM_ADDR[6]~reg0.CLK
clk => SRAM_ADDR[7]~reg0.CLK
clk => SRAM_ADDR[8]~reg0.CLK
clk => SRAM_ADDR[9]~reg0.CLK
clk => SRAM_ADDR[10]~reg0.CLK
clk => SRAM_ADDR[11]~reg0.CLK
clk => SRAM_ADDR[12]~reg0.CLK
clk => SRAM_ADDR[13]~reg0.CLK
clk => SRAM_ADDR[14]~reg0.CLK
clk => SRAM_ADDR[15]~reg0.CLK
clk => SRAM_ADDR[16]~reg0.CLK
clk => SRAM_ADDR[17]~reg0.CLK
clk => readdatavalid~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
reset => is_read.OUTPUTSELECT
reset => is_write.OUTPUTSELECT
address[0] => SRAM_ADDR[0]~reg0.DATAIN
address[1] => SRAM_ADDR[1]~reg0.DATAIN
address[2] => SRAM_ADDR[2]~reg0.DATAIN
address[3] => SRAM_ADDR[3]~reg0.DATAIN
address[4] => SRAM_ADDR[4]~reg0.DATAIN
address[5] => SRAM_ADDR[5]~reg0.DATAIN
address[6] => SRAM_ADDR[6]~reg0.DATAIN
address[7] => SRAM_ADDR[7]~reg0.DATAIN
address[8] => SRAM_ADDR[8]~reg0.DATAIN
address[9] => SRAM_ADDR[9]~reg0.DATAIN
address[10] => SRAM_ADDR[10]~reg0.DATAIN
address[11] => SRAM_ADDR[11]~reg0.DATAIN
address[12] => SRAM_ADDR[12]~reg0.DATAIN
address[13] => SRAM_ADDR[13]~reg0.DATAIN
address[14] => SRAM_ADDR[14]~reg0.DATAIN
address[15] => SRAM_ADDR[15]~reg0.DATAIN
address[16] => SRAM_ADDR[16]~reg0.DATAIN
address[17] => SRAM_ADDR[17]~reg0.DATAIN
byteenable[0] => SRAM_LB_N.IN1
byteenable[1] => SRAM_UB_N.IN1
read => SRAM_LB_N.IN0
read => is_read.DATAA
read => SRAM_OE_N~reg0.DATAIN
write => SRAM_LB_N.IN1
write => is_write.DATAA
write => SRAM_WE_N~reg0.DATAIN
writedata[0] => writedata_reg[0].DATAIN
writedata[1] => writedata_reg[1].DATAIN
writedata[2] => writedata_reg[2].DATAIN
writedata[3] => writedata_reg[3].DATAIN
writedata[4] => writedata_reg[4].DATAIN
writedata[5] => writedata_reg[5].DATAIN
writedata[6] => writedata_reg[6].DATAIN
writedata[7] => writedata_reg[7].DATAIN
writedata[8] => writedata_reg[8].DATAIN
writedata[9] => writedata_reg[9].DATAIN
writedata[10] => writedata_reg[10].DATAIN
writedata[11] => writedata_reg[11].DATAIN
writedata[12] => writedata_reg[12].DATAIN
writedata[13] => writedata_reg[13].DATAIN
writedata[14] => writedata_reg[14].DATAIN
writedata[15] => writedata_reg[15].DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA_avalon_control_slave_arbitrator:the_Pixel_Buffer_DMA_avalon_control_slave
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => Pixel_Buffer_DMA_avalon_control_slave_address[0].DATAIN
CPU_data_master_address_to_slave[3] => Pixel_Buffer_DMA_avalon_control_slave_address[1].DATAIN
CPU_data_master_address_to_slave[4] => Equal0.IN15
CPU_data_master_address_to_slave[5] => Equal0.IN3
CPU_data_master_address_to_slave[6] => Equal0.IN14
CPU_data_master_address_to_slave[7] => Equal0.IN13
CPU_data_master_address_to_slave[8] => Equal0.IN12
CPU_data_master_address_to_slave[9] => Equal0.IN11
CPU_data_master_address_to_slave[10] => Equal0.IN10
CPU_data_master_address_to_slave[11] => Equal0.IN9
CPU_data_master_address_to_slave[12] => Equal0.IN2
CPU_data_master_address_to_slave[13] => Equal0.IN8
CPU_data_master_address_to_slave[14] => Equal0.IN7
CPU_data_master_address_to_slave[15] => Equal0.IN1
CPU_data_master_address_to_slave[16] => Equal0.IN6
CPU_data_master_address_to_slave[17] => Equal0.IN5
CPU_data_master_address_to_slave[18] => Equal0.IN4
CPU_data_master_address_to_slave[19] => Equal0.IN0
CPU_data_master_byteenable[0] => Pixel_Buffer_DMA_avalon_control_slave_byteenable.DATAB
CPU_data_master_byteenable[1] => Pixel_Buffer_DMA_avalon_control_slave_byteenable.DATAB
CPU_data_master_byteenable[2] => Pixel_Buffer_DMA_avalon_control_slave_byteenable.DATAB
CPU_data_master_byteenable[3] => Pixel_Buffer_DMA_avalon_control_slave_byteenable.DATAB
CPU_data_master_read => CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave.IN0
CPU_data_master_read => CPU_data_master_qualified_request_Pixel_Buffer_DMA_avalon_control_slave.IN1
CPU_data_master_read => CPU_data_master_read_data_valid_Pixel_Buffer_DMA_avalon_control_slave_shift_register_in.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Pixel_Buffer_DMA_avalon_control_slave.IN0
CPU_data_master_write => CPU_data_master_requests_Pixel_Buffer_DMA_avalon_control_slave.IN1
CPU_data_master_write => CPU_data_master_qualified_request_Pixel_Buffer_DMA_avalon_control_slave.IN1
CPU_data_master_write => Pixel_Buffer_DMA_avalon_control_slave_write.IN1
CPU_data_master_writedata[0] => Pixel_Buffer_DMA_avalon_control_slave_writedata[0].DATAIN
CPU_data_master_writedata[1] => Pixel_Buffer_DMA_avalon_control_slave_writedata[1].DATAIN
CPU_data_master_writedata[2] => Pixel_Buffer_DMA_avalon_control_slave_writedata[2].DATAIN
CPU_data_master_writedata[3] => Pixel_Buffer_DMA_avalon_control_slave_writedata[3].DATAIN
CPU_data_master_writedata[4] => Pixel_Buffer_DMA_avalon_control_slave_writedata[4].DATAIN
CPU_data_master_writedata[5] => Pixel_Buffer_DMA_avalon_control_slave_writedata[5].DATAIN
CPU_data_master_writedata[6] => Pixel_Buffer_DMA_avalon_control_slave_writedata[6].DATAIN
CPU_data_master_writedata[7] => Pixel_Buffer_DMA_avalon_control_slave_writedata[7].DATAIN
CPU_data_master_writedata[8] => Pixel_Buffer_DMA_avalon_control_slave_writedata[8].DATAIN
CPU_data_master_writedata[9] => Pixel_Buffer_DMA_avalon_control_slave_writedata[9].DATAIN
CPU_data_master_writedata[10] => Pixel_Buffer_DMA_avalon_control_slave_writedata[10].DATAIN
CPU_data_master_writedata[11] => Pixel_Buffer_DMA_avalon_control_slave_writedata[11].DATAIN
CPU_data_master_writedata[12] => Pixel_Buffer_DMA_avalon_control_slave_writedata[12].DATAIN
CPU_data_master_writedata[13] => Pixel_Buffer_DMA_avalon_control_slave_writedata[13].DATAIN
CPU_data_master_writedata[14] => Pixel_Buffer_DMA_avalon_control_slave_writedata[14].DATAIN
CPU_data_master_writedata[15] => Pixel_Buffer_DMA_avalon_control_slave_writedata[15].DATAIN
CPU_data_master_writedata[16] => Pixel_Buffer_DMA_avalon_control_slave_writedata[16].DATAIN
CPU_data_master_writedata[17] => Pixel_Buffer_DMA_avalon_control_slave_writedata[17].DATAIN
CPU_data_master_writedata[18] => Pixel_Buffer_DMA_avalon_control_slave_writedata[18].DATAIN
CPU_data_master_writedata[19] => Pixel_Buffer_DMA_avalon_control_slave_writedata[19].DATAIN
CPU_data_master_writedata[20] => Pixel_Buffer_DMA_avalon_control_slave_writedata[20].DATAIN
CPU_data_master_writedata[21] => Pixel_Buffer_DMA_avalon_control_slave_writedata[21].DATAIN
CPU_data_master_writedata[22] => Pixel_Buffer_DMA_avalon_control_slave_writedata[22].DATAIN
CPU_data_master_writedata[23] => Pixel_Buffer_DMA_avalon_control_slave_writedata[23].DATAIN
CPU_data_master_writedata[24] => Pixel_Buffer_DMA_avalon_control_slave_writedata[24].DATAIN
CPU_data_master_writedata[25] => Pixel_Buffer_DMA_avalon_control_slave_writedata[25].DATAIN
CPU_data_master_writedata[26] => Pixel_Buffer_DMA_avalon_control_slave_writedata[26].DATAIN
CPU_data_master_writedata[27] => Pixel_Buffer_DMA_avalon_control_slave_writedata[27].DATAIN
CPU_data_master_writedata[28] => Pixel_Buffer_DMA_avalon_control_slave_writedata[28].DATAIN
CPU_data_master_writedata[29] => Pixel_Buffer_DMA_avalon_control_slave_writedata[29].DATAIN
CPU_data_master_writedata[30] => Pixel_Buffer_DMA_avalon_control_slave_writedata[30].DATAIN
CPU_data_master_writedata[31] => Pixel_Buffer_DMA_avalon_control_slave_writedata[31].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[0] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[0].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[1] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[1].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[2] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[2].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[3] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[3].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[4] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[4].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[5] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[5].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[6] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[6].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[7] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[7].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[8] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[8].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[9] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[9].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[10] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[10].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[11] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[11].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[12] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[12].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[13] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[13].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[14] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[14].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[15] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[15].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[16] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[16].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[17] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[17].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[18] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[18].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[19] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[19].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[20] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[20].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[21] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[21].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[22] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[22].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[23] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[23].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[24] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[24].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[25] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[25].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[26] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[26].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[27] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[27].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[28] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[28].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[29] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[29].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[30] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[30].DATAIN
Pixel_Buffer_DMA_avalon_control_slave_readdata[31] => Pixel_Buffer_DMA_avalon_control_slave_readdata_from_sa[31].DATAIN
clk => d1_Pixel_Buffer_DMA_avalon_control_slave_end_xfer~reg0.CLK
clk => CPU_data_master_read_data_valid_Pixel_Buffer_DMA_avalon_control_slave_shift_register.CLK
reset_n => CPU_data_master_read_data_valid_Pixel_Buffer_DMA_avalon_control_slave_shift_register.ACLR
reset_n => d1_Pixel_Buffer_DMA_avalon_control_slave_end_xfer~reg0.PRESET


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[0] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[0].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[1] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[1].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[2] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[2].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[3] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[3].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[4] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[4].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[5] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[5].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[6] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[6].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[7] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[7].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[8] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[8].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[9] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[9].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[10] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[10].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[11] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[11].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[12] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[12].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[13] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[13].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[14] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[14].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[15] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[15].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[16] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[16].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[17] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[17].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[18] => Pixel_Buffer_DMA_avalon_pixel_dma_master_address_to_slave[18].DATAIN
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[19] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[20] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[21] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[22] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[23] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[24] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[25] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[26] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[27] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[28] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[29] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[30] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_address[31] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_granted_Pixel_Buffer_avalon_sram_slave => r_0.IN0
Pixel_Buffer_DMA_avalon_pixel_dma_master_granted_Pixel_Buffer_avalon_sram_slave => Pixel_Buffer_DMA_avalon_pixel_dma_master_read_but_no_slave_selected.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN0
Pixel_Buffer_DMA_avalon_pixel_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN0
Pixel_Buffer_DMA_avalon_pixel_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => r_0.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => p1_Pixel_Buffer_DMA_avalon_pixel_dma_master_latency_counter.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read => r_0.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read_data_valid_Pixel_Buffer_avalon_sram_slave => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdatavalid.IN1
Pixel_Buffer_DMA_avalon_pixel_dma_master_read_data_valid_Pixel_Buffer_avalon_sram_slave_shift_register => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_dma_master_requests_Pixel_Buffer_avalon_sram_slave => r_0.IN1
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[0] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[0].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[1] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[1].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[2] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[2].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[3] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[3].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[4] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[4].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[5] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[5].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[6] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[6].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[7] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[7].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[8] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[8].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[9] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[9].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[10] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[10].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[11] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[11].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[12] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[12].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[13] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[13].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[14] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[14].DATAIN
Pixel_Buffer_avalon_sram_slave_readdata_from_sa[15] => Pixel_Buffer_DMA_avalon_pixel_dma_master_readdata[15].DATAIN
clk => Pixel_Buffer_DMA_avalon_pixel_dma_master_latency_counter~reg0.CLK
clk => Pixel_Buffer_DMA_avalon_pixel_dma_master_read_but_no_slave_selected.CLK
d1_Pixel_Buffer_avalon_sram_slave_end_xfer => ~NO_FANOUT~
reset_n => Pixel_Buffer_DMA_avalon_pixel_dma_master_latency_counter~reg0.ACLR
reset_n => Pixel_Buffer_DMA_avalon_pixel_dma_master_read_but_no_slave_selected.ACLR
reset_n => Pixel_Buffer_DMA_avalon_pixel_dma_master_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA_avalon_pixel_source_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_source
Pixel_Buffer_DMA_avalon_pixel_source_data[0] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[1] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[2] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[3] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[4] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[5] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[6] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[7] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[8] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[9] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[10] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[11] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[12] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[13] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[14] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_data[15] => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_endofpacket => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_startofpacket => ~NO_FANOUT~
Pixel_Buffer_DMA_avalon_pixel_source_valid => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_sink_ready_from_sa => Pixel_Buffer_DMA_avalon_pixel_source_ready.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA
clk => clk.IN1
reset => reset.IN1
slave_address[0] => Equal0.IN1
slave_address[0] => Equal1.IN0
slave_address[0] => Equal2.IN1
slave_address[1] => Equal0.IN0
slave_address[1] => Equal1.IN1
slave_address[1] => Equal2.IN0
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_write => always3.IN1
slave_write => always4.IN1
slave_writedata[0] => back_buf_start_address.DATAB
slave_writedata[1] => back_buf_start_address.DATAB
slave_writedata[2] => back_buf_start_address.DATAB
slave_writedata[3] => back_buf_start_address.DATAB
slave_writedata[4] => back_buf_start_address.DATAB
slave_writedata[5] => back_buf_start_address.DATAB
slave_writedata[6] => back_buf_start_address.DATAB
slave_writedata[7] => back_buf_start_address.DATAB
slave_writedata[8] => back_buf_start_address.DATAB
slave_writedata[9] => back_buf_start_address.DATAB
slave_writedata[10] => back_buf_start_address.DATAB
slave_writedata[11] => back_buf_start_address.DATAB
slave_writedata[12] => back_buf_start_address.DATAB
slave_writedata[13] => back_buf_start_address.DATAB
slave_writedata[14] => back_buf_start_address.DATAB
slave_writedata[15] => back_buf_start_address.DATAB
slave_writedata[16] => back_buf_start_address.DATAB
slave_writedata[17] => back_buf_start_address.DATAB
slave_writedata[18] => back_buf_start_address.DATAB
slave_writedata[19] => back_buf_start_address.DATAB
slave_writedata[20] => back_buf_start_address.DATAB
slave_writedata[21] => back_buf_start_address.DATAB
slave_writedata[22] => back_buf_start_address.DATAB
slave_writedata[23] => back_buf_start_address.DATAB
slave_writedata[24] => back_buf_start_address.DATAB
slave_writedata[25] => back_buf_start_address.DATAB
slave_writedata[26] => back_buf_start_address.DATAB
slave_writedata[27] => back_buf_start_address.DATAB
slave_writedata[28] => back_buf_start_address.DATAB
slave_writedata[29] => back_buf_start_address.DATAB
slave_writedata[30] => back_buf_start_address.DATAB
slave_writedata[31] => back_buf_start_address.DATAB
master_readdata[0] => fifo_data_in[0].IN1
master_readdata[1] => fifo_data_in[1].IN1
master_readdata[2] => fifo_data_in[2].IN1
master_readdata[3] => fifo_data_in[3].IN1
master_readdata[4] => fifo_data_in[4].IN1
master_readdata[5] => fifo_data_in[5].IN1
master_readdata[6] => fifo_data_in[6].IN1
master_readdata[7] => fifo_data_in[7].IN1
master_readdata[8] => fifo_data_in[8].IN1
master_readdata[9] => fifo_data_in[9].IN1
master_readdata[10] => fifo_data_in[10].IN1
master_readdata[11] => fifo_data_in[11].IN1
master_readdata[12] => fifo_data_in[12].IN1
master_readdata[13] => fifo_data_in[13].IN1
master_readdata[14] => fifo_data_in[14].IN1
master_readdata[15] => fifo_data_in[15].IN1
master_readdatavalid => always5.IN1
master_readdatavalid => reading_first_pixel_in_image.OUTPUTSELECT
master_readdatavalid => fifo_write.IN1
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => always3.IN1
master_waitrequest => always8.IN1
master_waitrequest => always5.IN1
stream_ready => fifo_read.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer
data[0] => scfifo_70a1:auto_generated.data[0]
data[1] => scfifo_70a1:auto_generated.data[1]
data[2] => scfifo_70a1:auto_generated.data[2]
data[3] => scfifo_70a1:auto_generated.data[3]
data[4] => scfifo_70a1:auto_generated.data[4]
data[5] => scfifo_70a1:auto_generated.data[5]
data[6] => scfifo_70a1:auto_generated.data[6]
data[7] => scfifo_70a1:auto_generated.data[7]
data[8] => scfifo_70a1:auto_generated.data[8]
data[9] => scfifo_70a1:auto_generated.data[9]
data[10] => scfifo_70a1:auto_generated.data[10]
data[11] => scfifo_70a1:auto_generated.data[11]
data[12] => scfifo_70a1:auto_generated.data[12]
data[13] => scfifo_70a1:auto_generated.data[13]
data[14] => scfifo_70a1:auto_generated.data[14]
data[15] => scfifo_70a1:auto_generated.data[15]
data[16] => scfifo_70a1:auto_generated.data[16]
data[17] => scfifo_70a1:auto_generated.data[17]
wrreq => scfifo_70a1:auto_generated.wrreq
rdreq => scfifo_70a1:auto_generated.rdreq
clock => scfifo_70a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_70a1:auto_generated.sclr


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated
clock => a_dpfifo_sn31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_sn31:dpfifo.data[0]
data[1] => a_dpfifo_sn31:dpfifo.data[1]
data[2] => a_dpfifo_sn31:dpfifo.data[2]
data[3] => a_dpfifo_sn31:dpfifo.data[3]
data[4] => a_dpfifo_sn31:dpfifo.data[4]
data[5] => a_dpfifo_sn31:dpfifo.data[5]
data[6] => a_dpfifo_sn31:dpfifo.data[6]
data[7] => a_dpfifo_sn31:dpfifo.data[7]
data[8] => a_dpfifo_sn31:dpfifo.data[8]
data[9] => a_dpfifo_sn31:dpfifo.data[9]
data[10] => a_dpfifo_sn31:dpfifo.data[10]
data[11] => a_dpfifo_sn31:dpfifo.data[11]
data[12] => a_dpfifo_sn31:dpfifo.data[12]
data[13] => a_dpfifo_sn31:dpfifo.data[13]
data[14] => a_dpfifo_sn31:dpfifo.data[14]
data[15] => a_dpfifo_sn31:dpfifo.data[15]
data[16] => a_dpfifo_sn31:dpfifo.data[16]
data[17] => a_dpfifo_sn31:dpfifo.data[17]
rdreq => a_dpfifo_sn31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_sn31:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_sn31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo
clock => altsyncram_3d81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_3d81:FIFOram.data_a[0]
data[1] => altsyncram_3d81:FIFOram.data_a[1]
data[2] => altsyncram_3d81:FIFOram.data_a[2]
data[3] => altsyncram_3d81:FIFOram.data_a[3]
data[4] => altsyncram_3d81:FIFOram.data_a[4]
data[5] => altsyncram_3d81:FIFOram.data_a[5]
data[6] => altsyncram_3d81:FIFOram.data_a[6]
data[7] => altsyncram_3d81:FIFOram.data_a[7]
data[8] => altsyncram_3d81:FIFOram.data_a[8]
data[9] => altsyncram_3d81:FIFOram.data_a[9]
data[10] => altsyncram_3d81:FIFOram.data_a[10]
data[11] => altsyncram_3d81:FIFOram.data_a[11]
data[12] => altsyncram_3d81:FIFOram.data_a[12]
data[13] => altsyncram_3d81:FIFOram.data_a[13]
data[14] => altsyncram_3d81:FIFOram.data_a[14]
data[15] => altsyncram_3d81:FIFOram.data_a[15]
data[16] => altsyncram_3d81:FIFOram.data_a[16]
data[17] => altsyncram_3d81:FIFOram.data_a[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_3d81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cmpr_2o8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cmpr_2o8:three_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_sink
Pixel_Buffer_DMA_avalon_pixel_source_data[0] => Pixel_RGB_Resampler_avalon_rgb_sink_data[0].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[1] => Pixel_RGB_Resampler_avalon_rgb_sink_data[1].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[2] => Pixel_RGB_Resampler_avalon_rgb_sink_data[2].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[3] => Pixel_RGB_Resampler_avalon_rgb_sink_data[3].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[4] => Pixel_RGB_Resampler_avalon_rgb_sink_data[4].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[5] => Pixel_RGB_Resampler_avalon_rgb_sink_data[5].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[6] => Pixel_RGB_Resampler_avalon_rgb_sink_data[6].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[7] => Pixel_RGB_Resampler_avalon_rgb_sink_data[7].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[8] => Pixel_RGB_Resampler_avalon_rgb_sink_data[8].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[9] => Pixel_RGB_Resampler_avalon_rgb_sink_data[9].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[10] => Pixel_RGB_Resampler_avalon_rgb_sink_data[10].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[11] => Pixel_RGB_Resampler_avalon_rgb_sink_data[11].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[12] => Pixel_RGB_Resampler_avalon_rgb_sink_data[12].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[13] => Pixel_RGB_Resampler_avalon_rgb_sink_data[13].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[14] => Pixel_RGB_Resampler_avalon_rgb_sink_data[14].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_data[15] => Pixel_RGB_Resampler_avalon_rgb_sink_data[15].DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_endofpacket => Pixel_RGB_Resampler_avalon_rgb_sink_endofpacket.DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_startofpacket => Pixel_RGB_Resampler_avalon_rgb_sink_startofpacket.DATAIN
Pixel_Buffer_DMA_avalon_pixel_source_valid => Pixel_RGB_Resampler_avalon_rgb_sink_valid.DATAIN
Pixel_RGB_Resampler_avalon_rgb_sink_ready => Pixel_RGB_Resampler_avalon_rgb_sink_ready_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => Pixel_RGB_Resampler_avalon_rgb_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_RGB_Resampler_avalon_rgb_source_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_source
Pixel_RGB_Resampler_avalon_rgb_source_data[0] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[1] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[2] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[3] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[4] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[5] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[6] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[7] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[8] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[9] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[10] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[11] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[12] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[13] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[14] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[15] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[16] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[17] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[18] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[19] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[20] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[21] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[22] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[23] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[24] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[25] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[26] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[27] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[28] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_data[29] => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_endofpacket => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_startofpacket => ~NO_FANOUT~
Pixel_RGB_Resampler_avalon_rgb_source_valid => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_sink_ready_from_sa => Pixel_RGB_Resampler_avalon_rgb_source_ready.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_out_ready => stream_in_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler_avalon_scaler_sink_arbitrator:the_Pixel_Scaler_avalon_scaler_sink
Pixel_RGB_Resampler_avalon_rgb_source_data[0] => Pixel_Scaler_avalon_scaler_sink_data[0].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[1] => Pixel_Scaler_avalon_scaler_sink_data[1].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[2] => Pixel_Scaler_avalon_scaler_sink_data[2].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[3] => Pixel_Scaler_avalon_scaler_sink_data[3].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[4] => Pixel_Scaler_avalon_scaler_sink_data[4].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[5] => Pixel_Scaler_avalon_scaler_sink_data[5].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[6] => Pixel_Scaler_avalon_scaler_sink_data[6].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[7] => Pixel_Scaler_avalon_scaler_sink_data[7].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[8] => Pixel_Scaler_avalon_scaler_sink_data[8].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[9] => Pixel_Scaler_avalon_scaler_sink_data[9].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[10] => Pixel_Scaler_avalon_scaler_sink_data[10].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[11] => Pixel_Scaler_avalon_scaler_sink_data[11].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[12] => Pixel_Scaler_avalon_scaler_sink_data[12].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[13] => Pixel_Scaler_avalon_scaler_sink_data[13].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[14] => Pixel_Scaler_avalon_scaler_sink_data[14].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[15] => Pixel_Scaler_avalon_scaler_sink_data[15].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[16] => Pixel_Scaler_avalon_scaler_sink_data[16].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[17] => Pixel_Scaler_avalon_scaler_sink_data[17].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[18] => Pixel_Scaler_avalon_scaler_sink_data[18].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[19] => Pixel_Scaler_avalon_scaler_sink_data[19].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[20] => Pixel_Scaler_avalon_scaler_sink_data[20].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[21] => Pixel_Scaler_avalon_scaler_sink_data[21].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[22] => Pixel_Scaler_avalon_scaler_sink_data[22].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[23] => Pixel_Scaler_avalon_scaler_sink_data[23].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[24] => Pixel_Scaler_avalon_scaler_sink_data[24].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[25] => Pixel_Scaler_avalon_scaler_sink_data[25].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[26] => Pixel_Scaler_avalon_scaler_sink_data[26].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[27] => Pixel_Scaler_avalon_scaler_sink_data[27].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[28] => Pixel_Scaler_avalon_scaler_sink_data[28].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_data[29] => Pixel_Scaler_avalon_scaler_sink_data[29].DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_endofpacket => Pixel_Scaler_avalon_scaler_sink_endofpacket.DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_startofpacket => Pixel_Scaler_avalon_scaler_sink_startofpacket.DATAIN
Pixel_RGB_Resampler_avalon_rgb_source_valid => Pixel_Scaler_avalon_scaler_sink_valid.DATAIN
Pixel_Scaler_avalon_scaler_sink_ready => Pixel_Scaler_avalon_scaler_sink_ready_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => Pixel_Scaler_avalon_scaler_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler_avalon_scaler_source_arbitrator:the_Pixel_Scaler_avalon_scaler_source
Dual_Clock_FIFO_avalon_dc_buffer_sink_ready_from_sa => Pixel_Scaler_avalon_scaler_source_ready.DATAIN
Pixel_Scaler_avalon_scaler_source_data[0] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[1] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[2] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[3] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[4] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[5] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[6] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[7] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[8] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[9] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[10] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[11] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[12] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[13] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[14] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[15] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[16] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[17] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[18] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[19] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[20] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[21] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[22] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[23] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[24] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[25] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[26] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[27] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[28] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_data[29] => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_endofpacket => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_startofpacket => ~NO_FANOUT~
Pixel_Scaler_avalon_scaler_source_valid => ~NO_FANOUT~
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => fifo_data_in.DATAA
stream_in_data[1] => fifo_data_in.DATAA
stream_in_data[2] => fifo_data_in.DATAA
stream_in_data[3] => fifo_data_in.DATAA
stream_in_data[4] => fifo_data_in.DATAA
stream_in_data[5] => fifo_data_in.DATAA
stream_in_data[6] => fifo_data_in.DATAA
stream_in_data[7] => fifo_data_in.DATAA
stream_in_data[8] => fifo_data_in.DATAA
stream_in_data[9] => fifo_data_in.DATAA
stream_in_data[10] => fifo_data_in.DATAA
stream_in_data[11] => fifo_data_in.DATAA
stream_in_data[12] => fifo_data_in.DATAA
stream_in_data[13] => fifo_data_in.DATAA
stream_in_data[14] => fifo_data_in.DATAA
stream_in_data[15] => fifo_data_in.DATAA
stream_in_data[16] => fifo_data_in.DATAA
stream_in_data[17] => fifo_data_in.DATAA
stream_in_data[18] => fifo_data_in.DATAA
stream_in_data[19] => fifo_data_in.DATAA
stream_in_data[20] => fifo_data_in.DATAA
stream_in_data[21] => fifo_data_in.DATAA
stream_in_data[22] => fifo_data_in.DATAA
stream_in_data[23] => fifo_data_in.DATAA
stream_in_data[24] => fifo_data_in.DATAA
stream_in_data[25] => fifo_data_in.DATAA
stream_in_data[26] => fifo_data_in.DATAA
stream_in_data[27] => fifo_data_in.DATAA
stream_in_data[28] => fifo_data_in.DATAA
stream_in_data[29] => fifo_data_in.DATAA
stream_in_startofpacket => fifo_data_in.DATAA
stream_in_endofpacket => fifo_data_in.DATAA
stream_in_valid => always3.IN1
stream_in_valid => fifo_write.IN1
stream_out_ready => always2.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
data[0] => scfifo_qd31:auto_generated.data[0]
data[1] => scfifo_qd31:auto_generated.data[1]
data[2] => scfifo_qd31:auto_generated.data[2]
data[3] => scfifo_qd31:auto_generated.data[3]
data[4] => scfifo_qd31:auto_generated.data[4]
data[5] => scfifo_qd31:auto_generated.data[5]
data[6] => scfifo_qd31:auto_generated.data[6]
data[7] => scfifo_qd31:auto_generated.data[7]
data[8] => scfifo_qd31:auto_generated.data[8]
data[9] => scfifo_qd31:auto_generated.data[9]
data[10] => scfifo_qd31:auto_generated.data[10]
data[11] => scfifo_qd31:auto_generated.data[11]
data[12] => scfifo_qd31:auto_generated.data[12]
data[13] => scfifo_qd31:auto_generated.data[13]
data[14] => scfifo_qd31:auto_generated.data[14]
data[15] => scfifo_qd31:auto_generated.data[15]
data[16] => scfifo_qd31:auto_generated.data[16]
data[17] => scfifo_qd31:auto_generated.data[17]
data[18] => scfifo_qd31:auto_generated.data[18]
data[19] => scfifo_qd31:auto_generated.data[19]
data[20] => scfifo_qd31:auto_generated.data[20]
data[21] => scfifo_qd31:auto_generated.data[21]
data[22] => scfifo_qd31:auto_generated.data[22]
data[23] => scfifo_qd31:auto_generated.data[23]
data[24] => scfifo_qd31:auto_generated.data[24]
data[25] => scfifo_qd31:auto_generated.data[25]
data[26] => scfifo_qd31:auto_generated.data[26]
data[27] => scfifo_qd31:auto_generated.data[27]
data[28] => scfifo_qd31:auto_generated.data[28]
data[29] => scfifo_qd31:auto_generated.data[29]
data[30] => scfifo_qd31:auto_generated.data[30]
data[31] => scfifo_qd31:auto_generated.data[31]
wrreq => scfifo_qd31:auto_generated.wrreq
rdreq => scfifo_qd31:auto_generated.rdreq
clock => scfifo_qd31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_qd31:auto_generated.sclr


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated
clock => a_dpfifo_d531:dpfifo.clock
data[0] => a_dpfifo_d531:dpfifo.data[0]
data[1] => a_dpfifo_d531:dpfifo.data[1]
data[2] => a_dpfifo_d531:dpfifo.data[2]
data[3] => a_dpfifo_d531:dpfifo.data[3]
data[4] => a_dpfifo_d531:dpfifo.data[4]
data[5] => a_dpfifo_d531:dpfifo.data[5]
data[6] => a_dpfifo_d531:dpfifo.data[6]
data[7] => a_dpfifo_d531:dpfifo.data[7]
data[8] => a_dpfifo_d531:dpfifo.data[8]
data[9] => a_dpfifo_d531:dpfifo.data[9]
data[10] => a_dpfifo_d531:dpfifo.data[10]
data[11] => a_dpfifo_d531:dpfifo.data[11]
data[12] => a_dpfifo_d531:dpfifo.data[12]
data[13] => a_dpfifo_d531:dpfifo.data[13]
data[14] => a_dpfifo_d531:dpfifo.data[14]
data[15] => a_dpfifo_d531:dpfifo.data[15]
data[16] => a_dpfifo_d531:dpfifo.data[16]
data[17] => a_dpfifo_d531:dpfifo.data[17]
data[18] => a_dpfifo_d531:dpfifo.data[18]
data[19] => a_dpfifo_d531:dpfifo.data[19]
data[20] => a_dpfifo_d531:dpfifo.data[20]
data[21] => a_dpfifo_d531:dpfifo.data[21]
data[22] => a_dpfifo_d531:dpfifo.data[22]
data[23] => a_dpfifo_d531:dpfifo.data[23]
data[24] => a_dpfifo_d531:dpfifo.data[24]
data[25] => a_dpfifo_d531:dpfifo.data[25]
data[26] => a_dpfifo_d531:dpfifo.data[26]
data[27] => a_dpfifo_d531:dpfifo.data[27]
data[28] => a_dpfifo_d531:dpfifo.data[28]
data[29] => a_dpfifo_d531:dpfifo.data[29]
data[30] => a_dpfifo_d531:dpfifo.data[30]
data[31] => a_dpfifo_d531:dpfifo.data[31]
rdreq => a_dpfifo_d531:dpfifo.rreq
sclr => a_dpfifo_d531:dpfifo.sclr
wrreq => a_dpfifo_d531:dpfifo.wreq


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo
clock => altsyncram_pc81:FIFOram.clock0
clock => cntr_f5b:rd_ptr_msb.clock
clock => cntr_s57:usedw_counter.clock
clock => cntr_g5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_pc81:FIFOram.data_a[0]
data[1] => altsyncram_pc81:FIFOram.data_a[1]
data[2] => altsyncram_pc81:FIFOram.data_a[2]
data[3] => altsyncram_pc81:FIFOram.data_a[3]
data[4] => altsyncram_pc81:FIFOram.data_a[4]
data[5] => altsyncram_pc81:FIFOram.data_a[5]
data[6] => altsyncram_pc81:FIFOram.data_a[6]
data[7] => altsyncram_pc81:FIFOram.data_a[7]
data[8] => altsyncram_pc81:FIFOram.data_a[8]
data[9] => altsyncram_pc81:FIFOram.data_a[9]
data[10] => altsyncram_pc81:FIFOram.data_a[10]
data[11] => altsyncram_pc81:FIFOram.data_a[11]
data[12] => altsyncram_pc81:FIFOram.data_a[12]
data[13] => altsyncram_pc81:FIFOram.data_a[13]
data[14] => altsyncram_pc81:FIFOram.data_a[14]
data[15] => altsyncram_pc81:FIFOram.data_a[15]
data[16] => altsyncram_pc81:FIFOram.data_a[16]
data[17] => altsyncram_pc81:FIFOram.data_a[17]
data[18] => altsyncram_pc81:FIFOram.data_a[18]
data[19] => altsyncram_pc81:FIFOram.data_a[19]
data[20] => altsyncram_pc81:FIFOram.data_a[20]
data[21] => altsyncram_pc81:FIFOram.data_a[21]
data[22] => altsyncram_pc81:FIFOram.data_a[22]
data[23] => altsyncram_pc81:FIFOram.data_a[23]
data[24] => altsyncram_pc81:FIFOram.data_a[24]
data[25] => altsyncram_pc81:FIFOram.data_a[25]
data[26] => altsyncram_pc81:FIFOram.data_a[26]
data[27] => altsyncram_pc81:FIFOram.data_a[27]
data[28] => altsyncram_pc81:FIFOram.data_a[28]
data[29] => altsyncram_pc81:FIFOram.data_a[29]
data[30] => altsyncram_pc81:FIFOram.data_a[30]
data[31] => altsyncram_pc81:FIFOram.data_a[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[8].IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_f5b:rd_ptr_msb.sclr
sclr => cntr_s57:usedw_counter.sclr
sclr => cntr_g5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_pc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_s57:usedw_counter.updown
wreq => cntr_g5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:almost_full_comparer
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:three_comparison
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Pixel_Scaler:the_Pixel_Scaler|altera_up_video_scaler_multiply_width:Multiply_Width
clk => enlarge_width_counter[0].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => enlarge_width_counter.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_data[24] => data.DATAB
stream_in_data[25] => data.DATAB
stream_in_data[26] => data.DATAB
stream_in_data[27] => data.DATAB
stream_in_data[28] => data.DATAB
stream_in_data[29] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_out_ready => stream_in_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|VGA_Controller_avalon_vga_sink_arbitrator:the_VGA_Controller_avalon_vga_sink
Dual_Clock_FIFO_avalon_dc_buffer_source_data[0] => VGA_Controller_avalon_vga_sink_data[0].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[1] => VGA_Controller_avalon_vga_sink_data[1].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[2] => VGA_Controller_avalon_vga_sink_data[2].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[3] => VGA_Controller_avalon_vga_sink_data[3].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[4] => VGA_Controller_avalon_vga_sink_data[4].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[5] => VGA_Controller_avalon_vga_sink_data[5].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[6] => VGA_Controller_avalon_vga_sink_data[6].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[7] => VGA_Controller_avalon_vga_sink_data[7].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[8] => VGA_Controller_avalon_vga_sink_data[8].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[9] => VGA_Controller_avalon_vga_sink_data[9].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[10] => VGA_Controller_avalon_vga_sink_data[10].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[11] => VGA_Controller_avalon_vga_sink_data[11].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[12] => VGA_Controller_avalon_vga_sink_data[12].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[13] => VGA_Controller_avalon_vga_sink_data[13].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[14] => VGA_Controller_avalon_vga_sink_data[14].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[15] => VGA_Controller_avalon_vga_sink_data[15].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[16] => VGA_Controller_avalon_vga_sink_data[16].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[17] => VGA_Controller_avalon_vga_sink_data[17].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[18] => VGA_Controller_avalon_vga_sink_data[18].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[19] => VGA_Controller_avalon_vga_sink_data[19].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[20] => VGA_Controller_avalon_vga_sink_data[20].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[21] => VGA_Controller_avalon_vga_sink_data[21].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[22] => VGA_Controller_avalon_vga_sink_data[22].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[23] => VGA_Controller_avalon_vga_sink_data[23].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[24] => VGA_Controller_avalon_vga_sink_data[24].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[25] => VGA_Controller_avalon_vga_sink_data[25].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[26] => VGA_Controller_avalon_vga_sink_data[26].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[27] => VGA_Controller_avalon_vga_sink_data[27].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[28] => VGA_Controller_avalon_vga_sink_data[28].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_data[29] => VGA_Controller_avalon_vga_sink_data[29].DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_endofpacket => VGA_Controller_avalon_vga_sink_endofpacket.DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_startofpacket => VGA_Controller_avalon_vga_sink_startofpacket.DATAIN
Dual_Clock_FIFO_avalon_dc_buffer_source_valid => VGA_Controller_avalon_vga_sink_valid.DATAIN
VGA_Controller_avalon_vga_sink_ready => VGA_Controller_avalon_vga_sink_ready_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => VGA_Controller_avalon_vga_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|VGA_Controller:the_VGA_Controller
clk => clk.IN1
reset => reset.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_en~reg0.CLK
clk => vga_color[0]~reg0.CLK
clk => vga_color[1]~reg0.CLK
clk => vga_color[2]~reg0.CLK
clk => vga_color[3]~reg0.CLK
clk => vga_color[4]~reg0.CLK
clk => vga_color[5]~reg0.CLK
clk => vga_color[6]~reg0.CLK
clk => vga_color[7]~reg0.CLK
clk => vga_color[8]~reg0.CLK
clk => vga_color[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_en~reg0.ENA
red_to_vga_display[0] => vga_color.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[3] => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper_avalon_clipper_sink_arbitrator:the_Video_Clipper_avalon_clipper_sink
Video_Clipper_avalon_clipper_sink_ready => Video_Clipper_avalon_clipper_sink_ready_from_sa.DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[0] => Video_Clipper_avalon_clipper_sink_data[0].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[1] => Video_Clipper_avalon_clipper_sink_data[1].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[2] => Video_Clipper_avalon_clipper_sink_data[2].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[3] => Video_Clipper_avalon_clipper_sink_data[3].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[4] => Video_Clipper_avalon_clipper_sink_data[4].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[5] => Video_Clipper_avalon_clipper_sink_data[5].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[6] => Video_Clipper_avalon_clipper_sink_data[6].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[7] => Video_Clipper_avalon_clipper_sink_data[7].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[8] => Video_Clipper_avalon_clipper_sink_data[8].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[9] => Video_Clipper_avalon_clipper_sink_data[9].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[10] => Video_Clipper_avalon_clipper_sink_data[10].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[11] => Video_Clipper_avalon_clipper_sink_data[11].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[12] => Video_Clipper_avalon_clipper_sink_data[12].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[13] => Video_Clipper_avalon_clipper_sink_data[13].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[14] => Video_Clipper_avalon_clipper_sink_data[14].DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[15] => Video_Clipper_avalon_clipper_sink_data[15].DATAIN
Video_RGB_Resampler_avalon_rgb_source_endofpacket => Video_Clipper_avalon_clipper_sink_endofpacket.DATAIN
Video_RGB_Resampler_avalon_rgb_source_startofpacket => Video_Clipper_avalon_clipper_sink_startofpacket.DATAIN
Video_RGB_Resampler_avalon_rgb_source_valid => Video_Clipper_avalon_clipper_sink_valid.DATAIN
clk => ~NO_FANOUT~
reset_n => Video_Clipper_avalon_clipper_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper_avalon_clipper_source_arbitrator:the_Video_Clipper_avalon_clipper_source
Video_Clipper_avalon_clipper_source_data[0] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[1] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[2] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[3] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[4] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[5] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[6] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[7] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[8] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[9] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[10] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[11] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[12] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[13] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[14] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_data[15] => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_endofpacket => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_startofpacket => ~NO_FANOUT~
Video_Clipper_avalon_clipper_source_valid => ~NO_FANOUT~
Video_Scaler_avalon_scaler_sink_ready_from_sa => Video_Clipper_avalon_clipper_source_ready.DATAIN
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper:the_Video_Clipper
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => stream_in_empty[0].IN1
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper:the_Video_Clipper|altera_up_video_clipper_drop:Clipper_Drop
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAA
stream_in_data[1] => stream_out_data.DATAA
stream_in_data[2] => stream_out_data.DATAA
stream_in_data[3] => stream_out_data.DATAA
stream_in_data[4] => stream_out_data.DATAA
stream_in_data[5] => stream_out_data.DATAA
stream_in_data[6] => stream_out_data.DATAA
stream_in_data[7] => stream_out_data.DATAA
stream_in_data[8] => stream_out_data.DATAA
stream_in_data[9] => stream_out_data.DATAA
stream_in_data[10] => stream_out_data.DATAA
stream_in_data[11] => stream_out_data.DATAA
stream_in_data[12] => stream_out_data.DATAA
stream_in_data[13] => stream_out_data.DATAA
stream_in_data[14] => stream_out_data.DATAA
stream_in_data[15] => stream_out_data.DATAA
stream_in_startofpacket => stream_in_ready.IN0
stream_in_endofpacket => always1.IN0
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.IN1
stream_in_valid => stream_in_ready.IN1
stream_in_valid => increment_counters.IN1
stream_out_ready => always2.IN1
stream_out_ready => stream_in_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper:the_Video_Clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
clk => width[9].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => always0.IN1
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => inner_width_valid.OUTPUTSELECT


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper:the_Video_Clipper|altera_up_video_clipper_add:Clipper_Add
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_in_valid => stream_out_valid.DATAB
stream_in_valid => increment_counters.IN1
stream_out_ready => stream_in_ready.IN1
stream_out_ready => increment_counters.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Clipper:the_Video_Clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
clk => width[9].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => always0.IN1
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => inner_width_valid.OUTPUTSELECT


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_DMA_avalon_dma_control_slave_arbitrator:the_Video_DMA_avalon_dma_control_slave
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => Video_DMA_avalon_dma_control_slave_address[0].DATAIN
CPU_data_master_address_to_slave[3] => Video_DMA_avalon_dma_control_slave_address[1].DATAIN
CPU_data_master_address_to_slave[4] => Equal0.IN3
CPU_data_master_address_to_slave[5] => Equal0.IN15
CPU_data_master_address_to_slave[6] => Equal0.IN14
CPU_data_master_address_to_slave[7] => Equal0.IN13
CPU_data_master_address_to_slave[8] => Equal0.IN12
CPU_data_master_address_to_slave[9] => Equal0.IN11
CPU_data_master_address_to_slave[10] => Equal0.IN10
CPU_data_master_address_to_slave[11] => Equal0.IN9
CPU_data_master_address_to_slave[12] => Equal0.IN2
CPU_data_master_address_to_slave[13] => Equal0.IN8
CPU_data_master_address_to_slave[14] => Equal0.IN7
CPU_data_master_address_to_slave[15] => Equal0.IN1
CPU_data_master_address_to_slave[16] => Equal0.IN6
CPU_data_master_address_to_slave[17] => Equal0.IN5
CPU_data_master_address_to_slave[18] => Equal0.IN4
CPU_data_master_address_to_slave[19] => Equal0.IN0
CPU_data_master_byteenable[0] => Video_DMA_avalon_dma_control_slave_byteenable.DATAB
CPU_data_master_byteenable[1] => Video_DMA_avalon_dma_control_slave_byteenable.DATAB
CPU_data_master_byteenable[2] => Video_DMA_avalon_dma_control_slave_byteenable.DATAB
CPU_data_master_byteenable[3] => Video_DMA_avalon_dma_control_slave_byteenable.DATAB
CPU_data_master_read => CPU_data_master_requests_Video_DMA_avalon_dma_control_slave.IN0
CPU_data_master_read => CPU_data_master_qualified_request_Video_DMA_avalon_dma_control_slave.IN1
CPU_data_master_read => CPU_data_master_read_data_valid_Video_DMA_avalon_dma_control_slave_shift_register_in.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Video_DMA_avalon_dma_control_slave.IN0
CPU_data_master_write => CPU_data_master_requests_Video_DMA_avalon_dma_control_slave.IN1
CPU_data_master_write => CPU_data_master_qualified_request_Video_DMA_avalon_dma_control_slave.IN1
CPU_data_master_write => Video_DMA_avalon_dma_control_slave_write.IN1
CPU_data_master_writedata[0] => Video_DMA_avalon_dma_control_slave_writedata[0].DATAIN
CPU_data_master_writedata[1] => Video_DMA_avalon_dma_control_slave_writedata[1].DATAIN
CPU_data_master_writedata[2] => Video_DMA_avalon_dma_control_slave_writedata[2].DATAIN
CPU_data_master_writedata[3] => Video_DMA_avalon_dma_control_slave_writedata[3].DATAIN
CPU_data_master_writedata[4] => Video_DMA_avalon_dma_control_slave_writedata[4].DATAIN
CPU_data_master_writedata[5] => Video_DMA_avalon_dma_control_slave_writedata[5].DATAIN
CPU_data_master_writedata[6] => Video_DMA_avalon_dma_control_slave_writedata[6].DATAIN
CPU_data_master_writedata[7] => Video_DMA_avalon_dma_control_slave_writedata[7].DATAIN
CPU_data_master_writedata[8] => Video_DMA_avalon_dma_control_slave_writedata[8].DATAIN
CPU_data_master_writedata[9] => Video_DMA_avalon_dma_control_slave_writedata[9].DATAIN
CPU_data_master_writedata[10] => Video_DMA_avalon_dma_control_slave_writedata[10].DATAIN
CPU_data_master_writedata[11] => Video_DMA_avalon_dma_control_slave_writedata[11].DATAIN
CPU_data_master_writedata[12] => Video_DMA_avalon_dma_control_slave_writedata[12].DATAIN
CPU_data_master_writedata[13] => Video_DMA_avalon_dma_control_slave_writedata[13].DATAIN
CPU_data_master_writedata[14] => Video_DMA_avalon_dma_control_slave_writedata[14].DATAIN
CPU_data_master_writedata[15] => Video_DMA_avalon_dma_control_slave_writedata[15].DATAIN
CPU_data_master_writedata[16] => Video_DMA_avalon_dma_control_slave_writedata[16].DATAIN
CPU_data_master_writedata[17] => Video_DMA_avalon_dma_control_slave_writedata[17].DATAIN
CPU_data_master_writedata[18] => Video_DMA_avalon_dma_control_slave_writedata[18].DATAIN
CPU_data_master_writedata[19] => Video_DMA_avalon_dma_control_slave_writedata[19].DATAIN
CPU_data_master_writedata[20] => Video_DMA_avalon_dma_control_slave_writedata[20].DATAIN
CPU_data_master_writedata[21] => Video_DMA_avalon_dma_control_slave_writedata[21].DATAIN
CPU_data_master_writedata[22] => Video_DMA_avalon_dma_control_slave_writedata[22].DATAIN
CPU_data_master_writedata[23] => Video_DMA_avalon_dma_control_slave_writedata[23].DATAIN
CPU_data_master_writedata[24] => Video_DMA_avalon_dma_control_slave_writedata[24].DATAIN
CPU_data_master_writedata[25] => Video_DMA_avalon_dma_control_slave_writedata[25].DATAIN
CPU_data_master_writedata[26] => Video_DMA_avalon_dma_control_slave_writedata[26].DATAIN
CPU_data_master_writedata[27] => Video_DMA_avalon_dma_control_slave_writedata[27].DATAIN
CPU_data_master_writedata[28] => Video_DMA_avalon_dma_control_slave_writedata[28].DATAIN
CPU_data_master_writedata[29] => Video_DMA_avalon_dma_control_slave_writedata[29].DATAIN
CPU_data_master_writedata[30] => Video_DMA_avalon_dma_control_slave_writedata[30].DATAIN
CPU_data_master_writedata[31] => Video_DMA_avalon_dma_control_slave_writedata[31].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[0] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[0].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[1] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[1].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[2] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[2].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[3] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[3].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[4] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[4].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[5] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[5].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[6] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[6].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[7] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[7].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[8] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[8].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[9] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[9].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[10] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[10].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[11] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[11].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[12] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[12].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[13] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[13].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[14] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[14].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[15] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[15].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[16] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[16].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[17] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[17].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[18] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[18].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[19] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[19].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[20] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[20].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[21] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[21].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[22] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[22].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[23] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[23].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[24] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[24].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[25] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[25].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[26] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[26].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[27] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[27].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[28] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[28].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[29] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[29].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[30] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[30].DATAIN
Video_DMA_avalon_dma_control_slave_readdata[31] => Video_DMA_avalon_dma_control_slave_readdata_from_sa[31].DATAIN
clk => d1_Video_DMA_avalon_dma_control_slave_end_xfer~reg0.CLK
clk => CPU_data_master_read_data_valid_Video_DMA_avalon_dma_control_slave_shift_register.CLK
reset_n => CPU_data_master_read_data_valid_Video_DMA_avalon_dma_control_slave_shift_register.ACLR
reset_n => d1_Video_DMA_avalon_dma_control_slave_end_xfer~reg0.PRESET


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_DMA_avalon_dma_sink_arbitrator:the_Video_DMA_avalon_dma_sink
Video_DMA_avalon_dma_sink_ready => Video_DMA_avalon_dma_sink_ready_from_sa.DATAIN
Video_Scaler_avalon_scaler_source_data[0] => Video_DMA_avalon_dma_sink_data[0].DATAIN
Video_Scaler_avalon_scaler_source_data[1] => Video_DMA_avalon_dma_sink_data[1].DATAIN
Video_Scaler_avalon_scaler_source_data[2] => Video_DMA_avalon_dma_sink_data[2].DATAIN
Video_Scaler_avalon_scaler_source_data[3] => Video_DMA_avalon_dma_sink_data[3].DATAIN
Video_Scaler_avalon_scaler_source_data[4] => Video_DMA_avalon_dma_sink_data[4].DATAIN
Video_Scaler_avalon_scaler_source_data[5] => Video_DMA_avalon_dma_sink_data[5].DATAIN
Video_Scaler_avalon_scaler_source_data[6] => Video_DMA_avalon_dma_sink_data[6].DATAIN
Video_Scaler_avalon_scaler_source_data[7] => Video_DMA_avalon_dma_sink_data[7].DATAIN
Video_Scaler_avalon_scaler_source_data[8] => Video_DMA_avalon_dma_sink_data[8].DATAIN
Video_Scaler_avalon_scaler_source_data[9] => Video_DMA_avalon_dma_sink_data[9].DATAIN
Video_Scaler_avalon_scaler_source_data[10] => Video_DMA_avalon_dma_sink_data[10].DATAIN
Video_Scaler_avalon_scaler_source_data[11] => Video_DMA_avalon_dma_sink_data[11].DATAIN
Video_Scaler_avalon_scaler_source_data[12] => Video_DMA_avalon_dma_sink_data[12].DATAIN
Video_Scaler_avalon_scaler_source_data[13] => Video_DMA_avalon_dma_sink_data[13].DATAIN
Video_Scaler_avalon_scaler_source_data[14] => Video_DMA_avalon_dma_sink_data[14].DATAIN
Video_Scaler_avalon_scaler_source_data[15] => Video_DMA_avalon_dma_sink_data[15].DATAIN
Video_Scaler_avalon_scaler_source_endofpacket => Video_DMA_avalon_dma_sink_endofpacket.DATAIN
Video_Scaler_avalon_scaler_source_startofpacket => Video_DMA_avalon_dma_sink_startofpacket.DATAIN
Video_Scaler_avalon_scaler_source_valid => Video_DMA_avalon_dma_sink_valid.DATAIN
clk => ~NO_FANOUT~
reset_n => Video_DMA_avalon_dma_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_DMA_avalon_dma_master_arbitrator:the_Video_DMA_avalon_dma_master
Video_DMA_avalon_dma_master_address[0] => Video_DMA_avalon_dma_master_address_to_slave[0].DATAIN
Video_DMA_avalon_dma_master_address[1] => Video_DMA_avalon_dma_master_address_to_slave[1].DATAIN
Video_DMA_avalon_dma_master_address[2] => Video_DMA_avalon_dma_master_address_to_slave[2].DATAIN
Video_DMA_avalon_dma_master_address[3] => Video_DMA_avalon_dma_master_address_to_slave[3].DATAIN
Video_DMA_avalon_dma_master_address[4] => Video_DMA_avalon_dma_master_address_to_slave[4].DATAIN
Video_DMA_avalon_dma_master_address[5] => Video_DMA_avalon_dma_master_address_to_slave[5].DATAIN
Video_DMA_avalon_dma_master_address[6] => Video_DMA_avalon_dma_master_address_to_slave[6].DATAIN
Video_DMA_avalon_dma_master_address[7] => Video_DMA_avalon_dma_master_address_to_slave[7].DATAIN
Video_DMA_avalon_dma_master_address[8] => Video_DMA_avalon_dma_master_address_to_slave[8].DATAIN
Video_DMA_avalon_dma_master_address[9] => Video_DMA_avalon_dma_master_address_to_slave[9].DATAIN
Video_DMA_avalon_dma_master_address[10] => Video_DMA_avalon_dma_master_address_to_slave[10].DATAIN
Video_DMA_avalon_dma_master_address[11] => Video_DMA_avalon_dma_master_address_to_slave[11].DATAIN
Video_DMA_avalon_dma_master_address[12] => Video_DMA_avalon_dma_master_address_to_slave[12].DATAIN
Video_DMA_avalon_dma_master_address[13] => Video_DMA_avalon_dma_master_address_to_slave[13].DATAIN
Video_DMA_avalon_dma_master_address[14] => Video_DMA_avalon_dma_master_address_to_slave[14].DATAIN
Video_DMA_avalon_dma_master_address[15] => Video_DMA_avalon_dma_master_address_to_slave[15].DATAIN
Video_DMA_avalon_dma_master_address[16] => Video_DMA_avalon_dma_master_address_to_slave[16].DATAIN
Video_DMA_avalon_dma_master_address[17] => Video_DMA_avalon_dma_master_address_to_slave[17].DATAIN
Video_DMA_avalon_dma_master_address[18] => Video_DMA_avalon_dma_master_address_to_slave[18].DATAIN
Video_DMA_avalon_dma_master_address[19] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[20] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[21] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[22] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[23] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[24] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[25] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[26] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[27] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[28] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[29] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[30] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_address[31] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_granted_Pixel_Buffer_avalon_sram_slave => r_0.IN0
Video_DMA_avalon_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN0
Video_DMA_avalon_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN0
Video_DMA_avalon_dma_master_qualified_request_Pixel_Buffer_avalon_sram_slave => r_0.IN1
Video_DMA_avalon_dma_master_requests_Pixel_Buffer_avalon_sram_slave => r_0.IN1
Video_DMA_avalon_dma_master_write => r_0.IN1
Video_DMA_avalon_dma_master_write => r_0.IN1
Video_DMA_avalon_dma_master_writedata[0] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[1] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[2] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[3] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[4] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[5] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[6] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[7] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[8] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[9] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[10] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[11] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[12] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[13] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[14] => ~NO_FANOUT~
Video_DMA_avalon_dma_master_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_Pixel_Buffer_avalon_sram_slave_end_xfer => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_DMA:the_Video_DMA
clk => clk.IN2
reset => reset.IN2
stream_data[0] => stream_data[0].IN1
stream_data[1] => stream_data[1].IN1
stream_data[2] => stream_data[2].IN1
stream_data[3] => stream_data[3].IN1
stream_data[4] => stream_data[4].IN1
stream_data[5] => stream_data[5].IN1
stream_data[6] => stream_data[6].IN1
stream_data[7] => stream_data[7].IN1
stream_data[8] => stream_data[8].IN1
stream_data[9] => stream_data[9].IN1
stream_data[10] => stream_data[10].IN1
stream_data[11] => stream_data[11].IN1
stream_data[12] => stream_data[12].IN1
stream_data[13] => stream_data[13].IN1
stream_data[14] => stream_data[14].IN1
stream_data[15] => stream_data[15].IN1
stream_startofpacket => stream_startofpacket.IN1
stream_endofpacket => stream_endofpacket.IN1
stream_empty[0] => stream_empty[0].IN1
stream_valid => stream_valid.IN1
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address[0].IN1
slave_address[1] => slave_address[1].IN1
slave_byteenable[0] => slave_byteenable[0].IN1
slave_byteenable[1] => slave_byteenable[1].IN1
slave_byteenable[2] => slave_byteenable[2].IN1
slave_byteenable[3] => slave_byteenable[3].IN1
slave_read => slave_read.IN1
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata[0].IN1
slave_writedata[1] => slave_writedata[1].IN1
slave_writedata[2] => slave_writedata[2].IN1
slave_writedata[3] => slave_writedata[3].IN1
slave_writedata[4] => slave_writedata[4].IN1
slave_writedata[5] => slave_writedata[5].IN1
slave_writedata[6] => slave_writedata[6].IN1
slave_writedata[7] => slave_writedata[7].IN1
slave_writedata[8] => slave_writedata[8].IN1
slave_writedata[9] => slave_writedata[9].IN1
slave_writedata[10] => slave_writedata[10].IN1
slave_writedata[11] => slave_writedata[11].IN1
slave_writedata[12] => slave_writedata[12].IN1
slave_writedata[13] => slave_writedata[13].IN1
slave_writedata[14] => slave_writedata[14].IN1
slave_writedata[15] => slave_writedata[15].IN1
slave_writedata[16] => slave_writedata[16].IN1
slave_writedata[17] => slave_writedata[17].IN1
slave_writedata[18] => slave_writedata[18].IN1
slave_writedata[19] => slave_writedata[19].IN1
slave_writedata[20] => slave_writedata[20].IN1
slave_writedata[21] => slave_writedata[21].IN1
slave_writedata[22] => slave_writedata[22].IN1
slave_writedata[23] => slave_writedata[23].IN1
slave_writedata[24] => slave_writedata[24].IN1
slave_writedata[25] => slave_writedata[25].IN1
slave_writedata[26] => slave_writedata[26].IN1
slave_writedata[27] => slave_writedata[27].IN1
slave_writedata[28] => slave_writedata[28].IN1
slave_writedata[29] => slave_writedata[29].IN1
slave_writedata[30] => slave_writedata[30].IN1
slave_writedata[31] => slave_writedata[31].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_DMA:the_Video_DMA|altera_up_video_dma_control_slave:DMA_Control_Slave
clk => buffer_swap.CLK
clk => back_buf_start_address[0].CLK
clk => back_buf_start_address[1].CLK
clk => back_buf_start_address[2].CLK
clk => back_buf_start_address[3].CLK
clk => back_buf_start_address[4].CLK
clk => back_buf_start_address[5].CLK
clk => back_buf_start_address[6].CLK
clk => back_buf_start_address[7].CLK
clk => back_buf_start_address[8].CLK
clk => back_buf_start_address[9].CLK
clk => back_buf_start_address[10].CLK
clk => back_buf_start_address[11].CLK
clk => back_buf_start_address[12].CLK
clk => back_buf_start_address[13].CLK
clk => back_buf_start_address[14].CLK
clk => back_buf_start_address[15].CLK
clk => back_buf_start_address[16].CLK
clk => back_buf_start_address[17].CLK
clk => back_buf_start_address[18].CLK
clk => back_buf_start_address[19].CLK
clk => back_buf_start_address[20].CLK
clk => back_buf_start_address[21].CLK
clk => back_buf_start_address[22].CLK
clk => back_buf_start_address[23].CLK
clk => back_buf_start_address[24].CLK
clk => back_buf_start_address[25].CLK
clk => back_buf_start_address[26].CLK
clk => back_buf_start_address[27].CLK
clk => back_buf_start_address[28].CLK
clk => back_buf_start_address[29].CLK
clk => back_buf_start_address[30].CLK
clk => back_buf_start_address[31].CLK
clk => buffer_start_address[0].CLK
clk => buffer_start_address[1].CLK
clk => buffer_start_address[2].CLK
clk => buffer_start_address[3].CLK
clk => buffer_start_address[4].CLK
clk => buffer_start_address[5].CLK
clk => buffer_start_address[6].CLK
clk => buffer_start_address[7].CLK
clk => buffer_start_address[8].CLK
clk => buffer_start_address[9].CLK
clk => buffer_start_address[10].CLK
clk => buffer_start_address[11].CLK
clk => buffer_start_address[12].CLK
clk => buffer_start_address[13].CLK
clk => buffer_start_address[14].CLK
clk => buffer_start_address[15].CLK
clk => buffer_start_address[16].CLK
clk => buffer_start_address[17].CLK
clk => buffer_start_address[18].CLK
clk => buffer_start_address[19].CLK
clk => buffer_start_address[20].CLK
clk => buffer_start_address[21].CLK
clk => buffer_start_address[22].CLK
clk => buffer_start_address[23].CLK
clk => buffer_start_address[24].CLK
clk => buffer_start_address[25].CLK
clk => buffer_start_address[26].CLK
clk => buffer_start_address[27].CLK
clk => buffer_start_address[28].CLK
clk => buffer_start_address[29].CLK
clk => buffer_start_address[30].CLK
clk => buffer_start_address[31].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => buffer_swap.OUTPUTSELECT
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
read => always0.IN1
read => always0.IN1
read => always0.IN1
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
write => always1.IN1
write => always2.IN1
writedata[0] => back_buf_start_address.DATAB
writedata[1] => back_buf_start_address.DATAB
writedata[2] => back_buf_start_address.DATAB
writedata[3] => back_buf_start_address.DATAB
writedata[4] => back_buf_start_address.DATAB
writedata[5] => back_buf_start_address.DATAB
writedata[6] => back_buf_start_address.DATAB
writedata[7] => back_buf_start_address.DATAB
writedata[8] => back_buf_start_address.DATAB
writedata[9] => back_buf_start_address.DATAB
writedata[10] => back_buf_start_address.DATAB
writedata[11] => back_buf_start_address.DATAB
writedata[12] => back_buf_start_address.DATAB
writedata[13] => back_buf_start_address.DATAB
writedata[14] => back_buf_start_address.DATAB
writedata[15] => back_buf_start_address.DATAB
writedata[16] => back_buf_start_address.DATAB
writedata[17] => back_buf_start_address.DATAB
writedata[18] => back_buf_start_address.DATAB
writedata[19] => back_buf_start_address.DATAB
writedata[20] => back_buf_start_address.DATAB
writedata[21] => back_buf_start_address.DATAB
writedata[22] => back_buf_start_address.DATAB
writedata[23] => back_buf_start_address.DATAB
writedata[24] => back_buf_start_address.DATAB
writedata[25] => back_buf_start_address.DATAB
writedata[26] => back_buf_start_address.DATAB
writedata[27] => back_buf_start_address.DATAB
writedata[28] => back_buf_start_address.DATAB
writedata[29] => back_buf_start_address.DATAB
writedata[30] => back_buf_start_address.DATAB
writedata[31] => back_buf_start_address.DATAB
swap_addresses_enable => always1.IN1
swap_addresses_enable => buffer_swap.OUTPUTSELECT


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_DMA:the_Video_DMA|altera_up_video_dma_to_memory:From_Stream_to_Memory
clk => temp_valid.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => temp_data[7].CLK
clk => temp_data[8].CLK
clk => temp_data[9].CLK
clk => temp_data[10].CLK
clk => temp_data[11].CLK
clk => temp_data[12].CLK
clk => temp_data[13].CLK
clk => temp_data[14].CLK
clk => temp_data[15].CLK
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_valid.OUTPUTSELECT
stream_data[0] => temp_data.DATAB
stream_data[1] => temp_data.DATAB
stream_data[2] => temp_data.DATAB
stream_data[3] => temp_data.DATAB
stream_data[4] => temp_data.DATAB
stream_data[5] => temp_data.DATAB
stream_data[6] => temp_data.DATAB
stream_data[7] => temp_data.DATAB
stream_data[8] => temp_data.DATAB
stream_data[9] => temp_data.DATAB
stream_data[10] => temp_data.DATAB
stream_data[11] => temp_data.DATAB
stream_data[12] => temp_data.DATAB
stream_data[13] => temp_data.DATAB
stream_data[14] => temp_data.DATAB
stream_data[15] => temp_data.DATAB
stream_startofpacket => reset_address.IN1
stream_endofpacket => ~NO_FANOUT~
stream_empty[0] => ~NO_FANOUT~
stream_valid => temp_valid.DATAB
stream_valid => inc_address.IN1
master_waitrequest => stream_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder_avalon_decoder_source_arbitrator:the_Video_In_Decoder_avalon_decoder_source
Chroma_Resampler_avalon_chroma_sink_ready_from_sa => Video_In_Decoder_avalon_decoder_source_ready.DATAIN
Video_In_Decoder_avalon_decoder_source_data[0] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[1] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[2] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[3] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[4] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[5] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[6] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[7] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[8] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[9] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[10] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[11] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[12] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[13] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[14] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_data[15] => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_endofpacket => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_startofpacket => ~NO_FANOUT~
Video_In_Decoder_avalon_decoder_source_valid => ~NO_FANOUT~
clk => ~NO_FANOUT~
reset_n => Video_In_Decoder_avalon_decoder_source_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder
clk => clk.IN1
reset => reset.IN1
TD_CLK27 => video_clk.IN2
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
stream_out_ready => comb.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder
clk => clk.IN1
reset => reset.IN1
TD_DATA[0] => io_register[0].DATAIN
TD_DATA[1] => io_register[1].DATAIN
TD_DATA[2] => io_register[2].DATAIN
TD_DATA[3] => io_register[3].DATAIN
TD_DATA[4] => io_register[4].DATAIN
TD_DATA[5] => io_register[5].DATAIN
TD_DATA[6] => io_register[6].DATAIN
TD_DATA[7] => io_register[7].DATAIN
ready => ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket
clk => internal_valid.CLK
clk => internal_endofpacket.CLK
clk => internal_startofpacket.CLK
clk => internal_data[0].CLK
clk => internal_data[1].CLK
clk => internal_data[2].CLK
clk => internal_data[3].CLK
clk => internal_data[4].CLK
clk => internal_data[5].CLK
clk => internal_data[6].CLK
clk => internal_data[7].CLK
clk => internal_data[8].CLK
clk => internal_data[9].CLK
clk => internal_data[10].CLK
clk => internal_data[11].CLK
clk => internal_data[12].CLK
clk => internal_data[13].CLK
clk => internal_data[14].CLK
clk => internal_data[15].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_data.OUTPUTSELECT
reset => internal_startofpacket.OUTPUTSELECT
reset => internal_endofpacket.OUTPUTSELECT
reset => internal_valid.OUTPUTSELECT
stream_in_data[0] => internal_data.DATAB
stream_in_data[1] => internal_data.DATAB
stream_in_data[2] => internal_data.DATAB
stream_in_data[3] => internal_data.DATAB
stream_in_data[4] => internal_data.DATAB
stream_in_data[5] => internal_data.DATAB
stream_in_data[6] => internal_data.DATAB
stream_in_data[7] => internal_data.DATAB
stream_in_data[8] => internal_data.DATAB
stream_in_data[9] => internal_data.DATAB
stream_in_data[10] => internal_data.DATAB
stream_in_data[11] => internal_data.DATAB
stream_in_data[12] => internal_data.DATAB
stream_in_data[13] => internal_data.DATAB
stream_in_data[14] => internal_data.DATAB
stream_in_data[15] => internal_data.DATAB
stream_in_startofpacket => stream_out_endofpacket.IN1
stream_in_startofpacket => internal_startofpacket.DATAB
stream_in_endofpacket => internal_endofpacket.DATAB
stream_in_valid => always0.IN1
stream_in_valid => internal_valid.DATAB
stream_out_ready => stream_out_valid.OUTPUTSELECT
stream_out_ready => stream_in_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO
wrclk => wrclk.IN1
wrreq => wrreq.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_h2l1:auto_generated.data[0]
data[1] => dcfifo_h2l1:auto_generated.data[1]
data[2] => dcfifo_h2l1:auto_generated.data[2]
data[3] => dcfifo_h2l1:auto_generated.data[3]
data[4] => dcfifo_h2l1:auto_generated.data[4]
data[5] => dcfifo_h2l1:auto_generated.data[5]
data[6] => dcfifo_h2l1:auto_generated.data[6]
data[7] => dcfifo_h2l1:auto_generated.data[7]
data[8] => dcfifo_h2l1:auto_generated.data[8]
data[9] => dcfifo_h2l1:auto_generated.data[9]
data[10] => dcfifo_h2l1:auto_generated.data[10]
data[11] => dcfifo_h2l1:auto_generated.data[11]
data[12] => dcfifo_h2l1:auto_generated.data[12]
data[13] => dcfifo_h2l1:auto_generated.data[13]
data[14] => dcfifo_h2l1:auto_generated.data[14]
data[15] => dcfifo_h2l1:auto_generated.data[15]
data[16] => dcfifo_h2l1:auto_generated.data[16]
data[17] => dcfifo_h2l1:auto_generated.data[17]
rdclk => dcfifo_h2l1:auto_generated.rdclk
rdreq => dcfifo_h2l1:auto_generated.rdreq
wrclk => dcfifo_h2l1:auto_generated.wrclk
wrreq => dcfifo_h2l1:auto_generated.wrreq
aclr => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated
data[0] => altsyncram_fku:fifo_ram.data_a[0]
data[1] => altsyncram_fku:fifo_ram.data_a[1]
data[2] => altsyncram_fku:fifo_ram.data_a[2]
data[3] => altsyncram_fku:fifo_ram.data_a[3]
data[4] => altsyncram_fku:fifo_ram.data_a[4]
data[5] => altsyncram_fku:fifo_ram.data_a[5]
data[6] => altsyncram_fku:fifo_ram.data_a[6]
data[7] => altsyncram_fku:fifo_ram.data_a[7]
data[8] => altsyncram_fku:fifo_ram.data_a[8]
data[9] => altsyncram_fku:fifo_ram.data_a[9]
data[10] => altsyncram_fku:fifo_ram.data_a[10]
data[11] => altsyncram_fku:fifo_ram.data_a[11]
data[12] => altsyncram_fku:fifo_ram.data_a[12]
data[13] => altsyncram_fku:fifo_ram.data_a[13]
data[14] => altsyncram_fku:fifo_ram.data_a[14]
data[15] => altsyncram_fku:fifo_ram.data_a[15]
data[16] => altsyncram_fku:fifo_ram.data_a[16]
data[17] => altsyncram_fku:fifo_ram.data_a[17]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_fku:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_0v8:rs_brp.clock
rdclk => dffpipe_0v8:rs_bwp.clock
rdclk => alt_synch_pipe_9u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_41c:wrptr_g1p.clock
wrclk => a_graycounter_31c:wrptr_gp.clock
wrclk => altsyncram_fku:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_au7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_gray2bin_bcb:rdptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_gray2bin_bcb:rs_dgwp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_41c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_0v8:rs_brp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_0v8:rs_bwp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_9u7:rs_dgwp
clock => dffpipe_3v8:dffpipe6.clock
d[0] => dffpipe_3v8:dffpipe6.d[0]
d[1] => dffpipe_3v8:dffpipe6.d[1]
d[2] => dffpipe_3v8:dffpipe6.d[2]
d[3] => dffpipe_3v8:dffpipe6.d[3]
d[4] => dffpipe_3v8:dffpipe6.d[4]
d[5] => dffpipe_3v8:dffpipe6.d[5]
d[6] => dffpipe_3v8:dffpipe6.d[6]
d[7] => dffpipe_3v8:dffpipe6.d[7]


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_au7:ws_dgrp
clock => dffpipe_4v8:dffpipe9.clock
d[0] => dffpipe_4v8:dffpipe9.d[0]
d[1] => dffpipe_4v8:dffpipe9.d[1]
d[2] => dffpipe_4v8:dffpipe9.d[2]
d[3] => dffpipe_4v8:dffpipe9.d[3]
d[4] => dffpipe_4v8:dffpipe9.d[4]
d[5] => dffpipe_4v8:dffpipe9.d[5]
d[6] => dffpipe_4v8:dffpipe9.d[6]
d[7] => dffpipe_4v8:dffpipe9.d[7]


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_s16:rdempty_eq_comp
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_In_Decoder:the_Video_In_Decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_s16:wrfull_eq_comp
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_RGB_Resampler_avalon_rgb_sink_arbitrator:the_Video_RGB_Resampler_avalon_rgb_sink
Color_Space_Converter_avalon_csc_source_data[0] => Video_RGB_Resampler_avalon_rgb_sink_data[0].DATAIN
Color_Space_Converter_avalon_csc_source_data[1] => Video_RGB_Resampler_avalon_rgb_sink_data[1].DATAIN
Color_Space_Converter_avalon_csc_source_data[2] => Video_RGB_Resampler_avalon_rgb_sink_data[2].DATAIN
Color_Space_Converter_avalon_csc_source_data[3] => Video_RGB_Resampler_avalon_rgb_sink_data[3].DATAIN
Color_Space_Converter_avalon_csc_source_data[4] => Video_RGB_Resampler_avalon_rgb_sink_data[4].DATAIN
Color_Space_Converter_avalon_csc_source_data[5] => Video_RGB_Resampler_avalon_rgb_sink_data[5].DATAIN
Color_Space_Converter_avalon_csc_source_data[6] => Video_RGB_Resampler_avalon_rgb_sink_data[6].DATAIN
Color_Space_Converter_avalon_csc_source_data[7] => Video_RGB_Resampler_avalon_rgb_sink_data[7].DATAIN
Color_Space_Converter_avalon_csc_source_data[8] => Video_RGB_Resampler_avalon_rgb_sink_data[8].DATAIN
Color_Space_Converter_avalon_csc_source_data[9] => Video_RGB_Resampler_avalon_rgb_sink_data[9].DATAIN
Color_Space_Converter_avalon_csc_source_data[10] => Video_RGB_Resampler_avalon_rgb_sink_data[10].DATAIN
Color_Space_Converter_avalon_csc_source_data[11] => Video_RGB_Resampler_avalon_rgb_sink_data[11].DATAIN
Color_Space_Converter_avalon_csc_source_data[12] => Video_RGB_Resampler_avalon_rgb_sink_data[12].DATAIN
Color_Space_Converter_avalon_csc_source_data[13] => Video_RGB_Resampler_avalon_rgb_sink_data[13].DATAIN
Color_Space_Converter_avalon_csc_source_data[14] => Video_RGB_Resampler_avalon_rgb_sink_data[14].DATAIN
Color_Space_Converter_avalon_csc_source_data[15] => Video_RGB_Resampler_avalon_rgb_sink_data[15].DATAIN
Color_Space_Converter_avalon_csc_source_data[16] => Video_RGB_Resampler_avalon_rgb_sink_data[16].DATAIN
Color_Space_Converter_avalon_csc_source_data[17] => Video_RGB_Resampler_avalon_rgb_sink_data[17].DATAIN
Color_Space_Converter_avalon_csc_source_data[18] => Video_RGB_Resampler_avalon_rgb_sink_data[18].DATAIN
Color_Space_Converter_avalon_csc_source_data[19] => Video_RGB_Resampler_avalon_rgb_sink_data[19].DATAIN
Color_Space_Converter_avalon_csc_source_data[20] => Video_RGB_Resampler_avalon_rgb_sink_data[20].DATAIN
Color_Space_Converter_avalon_csc_source_data[21] => Video_RGB_Resampler_avalon_rgb_sink_data[21].DATAIN
Color_Space_Converter_avalon_csc_source_data[22] => Video_RGB_Resampler_avalon_rgb_sink_data[22].DATAIN
Color_Space_Converter_avalon_csc_source_data[23] => Video_RGB_Resampler_avalon_rgb_sink_data[23].DATAIN
Color_Space_Converter_avalon_csc_source_endofpacket => Video_RGB_Resampler_avalon_rgb_sink_endofpacket.DATAIN
Color_Space_Converter_avalon_csc_source_startofpacket => Video_RGB_Resampler_avalon_rgb_sink_startofpacket.DATAIN
Color_Space_Converter_avalon_csc_source_valid => Video_RGB_Resampler_avalon_rgb_sink_valid.DATAIN
Video_RGB_Resampler_avalon_rgb_sink_ready => Video_RGB_Resampler_avalon_rgb_sink_ready_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => Video_RGB_Resampler_avalon_rgb_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_RGB_Resampler_avalon_rgb_source_arbitrator:the_Video_RGB_Resampler_avalon_rgb_source
Video_Clipper_avalon_clipper_sink_ready_from_sa => Video_RGB_Resampler_avalon_rgb_source_ready.DATAIN
Video_RGB_Resampler_avalon_rgb_source_data[0] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[1] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[2] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[3] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[4] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[5] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[6] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[7] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[8] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[9] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[10] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[11] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[12] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[13] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[14] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_data[15] => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_endofpacket => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_startofpacket => ~NO_FANOUT~
Video_RGB_Resampler_avalon_rgb_source_valid => ~NO_FANOUT~
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_RGB_Resampler:the_Video_RGB_Resampler
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => ~NO_FANOUT~
stream_in_data[1] => ~NO_FANOUT~
stream_in_data[2] => ~NO_FANOUT~
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => ~NO_FANOUT~
stream_in_data[9] => ~NO_FANOUT~
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => ~NO_FANOUT~
stream_in_data[17] => ~NO_FANOUT~
stream_in_data[18] => ~NO_FANOUT~
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_out_valid.DATAB
stream_out_ready => stream_in_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Scaler_avalon_scaler_sink_arbitrator:the_Video_Scaler_avalon_scaler_sink
Video_Clipper_avalon_clipper_source_data[0] => Video_Scaler_avalon_scaler_sink_data[0].DATAIN
Video_Clipper_avalon_clipper_source_data[1] => Video_Scaler_avalon_scaler_sink_data[1].DATAIN
Video_Clipper_avalon_clipper_source_data[2] => Video_Scaler_avalon_scaler_sink_data[2].DATAIN
Video_Clipper_avalon_clipper_source_data[3] => Video_Scaler_avalon_scaler_sink_data[3].DATAIN
Video_Clipper_avalon_clipper_source_data[4] => Video_Scaler_avalon_scaler_sink_data[4].DATAIN
Video_Clipper_avalon_clipper_source_data[5] => Video_Scaler_avalon_scaler_sink_data[5].DATAIN
Video_Clipper_avalon_clipper_source_data[6] => Video_Scaler_avalon_scaler_sink_data[6].DATAIN
Video_Clipper_avalon_clipper_source_data[7] => Video_Scaler_avalon_scaler_sink_data[7].DATAIN
Video_Clipper_avalon_clipper_source_data[8] => Video_Scaler_avalon_scaler_sink_data[8].DATAIN
Video_Clipper_avalon_clipper_source_data[9] => Video_Scaler_avalon_scaler_sink_data[9].DATAIN
Video_Clipper_avalon_clipper_source_data[10] => Video_Scaler_avalon_scaler_sink_data[10].DATAIN
Video_Clipper_avalon_clipper_source_data[11] => Video_Scaler_avalon_scaler_sink_data[11].DATAIN
Video_Clipper_avalon_clipper_source_data[12] => Video_Scaler_avalon_scaler_sink_data[12].DATAIN
Video_Clipper_avalon_clipper_source_data[13] => Video_Scaler_avalon_scaler_sink_data[13].DATAIN
Video_Clipper_avalon_clipper_source_data[14] => Video_Scaler_avalon_scaler_sink_data[14].DATAIN
Video_Clipper_avalon_clipper_source_data[15] => Video_Scaler_avalon_scaler_sink_data[15].DATAIN
Video_Clipper_avalon_clipper_source_endofpacket => Video_Scaler_avalon_scaler_sink_endofpacket.DATAIN
Video_Clipper_avalon_clipper_source_startofpacket => Video_Scaler_avalon_scaler_sink_startofpacket.DATAIN
Video_Clipper_avalon_clipper_source_valid => Video_Scaler_avalon_scaler_sink_valid.DATAIN
Video_Scaler_avalon_scaler_sink_ready => Video_Scaler_avalon_scaler_sink_ready_from_sa.DATAIN
clk => ~NO_FANOUT~
reset_n => Video_Scaler_avalon_scaler_sink_reset.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Scaler_avalon_scaler_source_arbitrator:the_Video_Scaler_avalon_scaler_source
Video_DMA_avalon_dma_sink_ready_from_sa => Video_Scaler_avalon_scaler_source_ready.DATAIN
Video_Scaler_avalon_scaler_source_data[0] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[1] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[2] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[3] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[4] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[5] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[6] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[7] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[8] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[9] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[10] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[11] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[12] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[13] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[14] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_data[15] => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_endofpacket => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_startofpacket => ~NO_FANOUT~
Video_Scaler_avalon_scaler_source_valid => ~NO_FANOUT~
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Scaler:the_Video_Scaler
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_Scaler:the_Video_Scaler|altera_up_video_scaler_shrink:Shrink_Frame
clk => drop_line[0].CLK
clk => drop_line[1].CLK
clk => drop_line[2].CLK
clk => drop_line[3].CLK
clk => drop_pixel[0].CLK
clk => drop_pixel[1].CLK
clk => drop_pixel[2].CLK
clk => drop_pixel[3].CLK
clk => width_counter[0].CLK
clk => width_counter[1].CLK
clk => width_counter[2].CLK
clk => width_counter[3].CLK
clk => width_counter[4].CLK
clk => width_counter[5].CLK
clk => width_counter[6].CLK
clk => width_counter[7].CLK
clk => width_counter[8].CLK
clk => width_counter[9].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => saved_startofpacket.CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => saved_startofpacket.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_startofpacket => saved_startofpacket.IN1
stream_in_startofpacket => always3.IN1
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_endofpacket => endofpacket.IN1
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_in_valid => stream_in_ready.IN1
stream_in_valid => transfer_data.IN1
stream_out_ready => always0.IN1


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => Equal0.IN18
CPU_data_master_address_to_slave[2] => Video_System_clock_0_in_nativeaddress.DATAIN
CPU_data_master_address_to_slave[2] => Equal0.IN17
CPU_data_master_address_to_slave[3] => Equal0.IN16
CPU_data_master_address_to_slave[4] => Equal0.IN4
CPU_data_master_address_to_slave[5] => Equal0.IN3
CPU_data_master_address_to_slave[6] => Equal0.IN15
CPU_data_master_address_to_slave[7] => Equal0.IN14
CPU_data_master_address_to_slave[8] => Equal0.IN13
CPU_data_master_address_to_slave[9] => Equal0.IN12
CPU_data_master_address_to_slave[10] => Equal0.IN11
CPU_data_master_address_to_slave[11] => Equal0.IN10
CPU_data_master_address_to_slave[12] => Equal0.IN2
CPU_data_master_address_to_slave[13] => Equal0.IN9
CPU_data_master_address_to_slave[14] => Equal0.IN8
CPU_data_master_address_to_slave[15] => Equal0.IN1
CPU_data_master_address_to_slave[16] => Equal0.IN7
CPU_data_master_address_to_slave[17] => Equal0.IN6
CPU_data_master_address_to_slave[18] => Equal0.IN5
CPU_data_master_address_to_slave[19] => Equal0.IN0
CPU_data_master_byteenable[0] => CPU_data_master_byteenable_Video_System_clock_0_in.DATAB
CPU_data_master_byteenable[1] => CPU_data_master_byteenable_Video_System_clock_0_in.DATAB
CPU_data_master_byteenable[2] => CPU_data_master_byteenable_Video_System_clock_0_in.DATAB
CPU_data_master_byteenable[3] => CPU_data_master_byteenable_Video_System_clock_0_in.DATAA
CPU_data_master_dbs_address[0] => Video_System_clock_0_in_address.DATAIN
CPU_data_master_dbs_address[0] => Equal1.IN31
CPU_data_master_dbs_address[0] => Equal2.IN0
CPU_data_master_dbs_address[0] => Equal3.IN31
CPU_data_master_dbs_address[1] => Equal1.IN30
CPU_data_master_dbs_address[1] => Equal2.IN31
CPU_data_master_dbs_address[1] => Equal3.IN0
CPU_data_master_dbs_write_8[0] => Video_System_clock_0_in_writedata[0].DATAIN
CPU_data_master_dbs_write_8[1] => Video_System_clock_0_in_writedata[1].DATAIN
CPU_data_master_dbs_write_8[2] => Video_System_clock_0_in_writedata[2].DATAIN
CPU_data_master_dbs_write_8[3] => Video_System_clock_0_in_writedata[3].DATAIN
CPU_data_master_dbs_write_8[4] => Video_System_clock_0_in_writedata[4].DATAIN
CPU_data_master_dbs_write_8[5] => Video_System_clock_0_in_writedata[5].DATAIN
CPU_data_master_dbs_write_8[6] => Video_System_clock_0_in_writedata[6].DATAIN
CPU_data_master_dbs_write_8[7] => Video_System_clock_0_in_writedata[7].DATAIN
CPU_data_master_no_byte_enables_and_last_term => CPU_data_master_qualified_request_Video_System_clock_0_in.IN0
CPU_data_master_read => CPU_data_master_requests_Video_System_clock_0_in.IN0
CPU_data_master_read => CPU_data_master_qualified_request_Video_System_clock_0_in.IN0
CPU_data_master_read => Video_System_clock_0_in_read.IN1
CPU_data_master_read => Video_System_clock_0_in_in_a_read_cycle.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Video_System_clock_0_in.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_Video_System_clock_0_in.IN1
CPU_data_master_write => CPU_data_master_requests_Video_System_clock_0_in.IN1
CPU_data_master_write => CPU_data_master_qualified_request_Video_System_clock_0_in.IN1
CPU_data_master_write => Video_System_clock_0_in_in_a_write_cycle.IN1
Video_System_clock_0_in_endofpacket => Video_System_clock_0_in_endofpacket_from_sa.DATAIN
Video_System_clock_0_in_readdata[0] => Video_System_clock_0_in_readdata_from_sa[0].DATAIN
Video_System_clock_0_in_readdata[1] => Video_System_clock_0_in_readdata_from_sa[1].DATAIN
Video_System_clock_0_in_readdata[2] => Video_System_clock_0_in_readdata_from_sa[2].DATAIN
Video_System_clock_0_in_readdata[3] => Video_System_clock_0_in_readdata_from_sa[3].DATAIN
Video_System_clock_0_in_readdata[4] => Video_System_clock_0_in_readdata_from_sa[4].DATAIN
Video_System_clock_0_in_readdata[5] => Video_System_clock_0_in_readdata_from_sa[5].DATAIN
Video_System_clock_0_in_readdata[6] => Video_System_clock_0_in_readdata_from_sa[6].DATAIN
Video_System_clock_0_in_readdata[7] => Video_System_clock_0_in_readdata_from_sa[7].DATAIN
Video_System_clock_0_in_waitrequest => Video_System_clock_0_in_waits_for_read.IN1
Video_System_clock_0_in_waitrequest => Video_System_clock_0_in_waits_for_write.IN1
Video_System_clock_0_in_waitrequest => Video_System_clock_0_in_waitrequest_from_sa.DATAIN
clk => d1_Video_System_clock_0_in_end_xfer~reg0.CLK
reset_n => Video_System_clock_0_in_reset_n.DATAIN
reset_n => d1_Video_System_clock_0_in_end_xfer~reg0.PRESET


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0_out_arbitrator:the_Video_System_clock_0_out
Clock_Signals_avalon_clocks_slave_readdata_from_sa[0] => Video_System_clock_0_out_readdata[0].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[1] => Video_System_clock_0_out_readdata[1].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[2] => Video_System_clock_0_out_readdata[2].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[3] => Video_System_clock_0_out_readdata[3].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[4] => Video_System_clock_0_out_readdata[4].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[5] => Video_System_clock_0_out_readdata[5].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[6] => Video_System_clock_0_out_readdata[6].DATAIN
Clock_Signals_avalon_clocks_slave_readdata_from_sa[7] => Video_System_clock_0_out_readdata[7].DATAIN
Video_System_clock_0_out_address => Video_System_clock_0_out_address_to_slave.DATAIN
Video_System_clock_0_out_granted_Clock_Signals_avalon_clocks_slave => ~NO_FANOUT~
Video_System_clock_0_out_qualified_request_Clock_Signals_avalon_clocks_slave => r_0.IN0
Video_System_clock_0_out_qualified_request_Clock_Signals_avalon_clocks_slave => r_0.IN1
Video_System_clock_0_out_qualified_request_Clock_Signals_avalon_clocks_slave => r_0.IN0
Video_System_clock_0_out_read => r_0.IN0
Video_System_clock_0_out_read => r_0.IN0
Video_System_clock_0_out_read => r_0.IN1
Video_System_clock_0_out_read_data_valid_Clock_Signals_avalon_clocks_slave => r_0.IN1
Video_System_clock_0_out_read_data_valid_Clock_Signals_avalon_clocks_slave => r_0.IN1
Video_System_clock_0_out_requests_Clock_Signals_avalon_clocks_slave => r_0.IN1
Video_System_clock_0_out_write => r_0.IN1
Video_System_clock_0_out_writedata[0] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[1] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[2] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[3] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[4] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[5] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[6] => ~NO_FANOUT~
Video_System_clock_0_out_writedata[7] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_Clock_Signals_avalon_clocks_slave_end_xfer => ~NO_FANOUT~
reset_n => Video_System_clock_0_out_reset_n.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address => slave_address_d1.DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress => slave_nativeaddress_d1.DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_reset_clk_0_domain_synch_module:Video_System_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|Example_4_Video_In|Video_System:Char_Buffer_System|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


