full_name,max_slack
wishbone_slave_unit_wishbone_slave_c_state_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_cur_state_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_cur_state_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_cur_state_reg[0]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_if_read_count_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[29]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[28]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[27]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[26]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[25]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[24]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[23]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[22]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[21]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[20]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[19]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[18]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[17]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[16]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[15]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[14]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[13]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[12]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[11]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[10]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[9]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[8]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[7]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[6]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[5]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[4]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_outTransactionCount_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_outTransactionCount_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_waddr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_plus_one_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_plus_one_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_plus_one_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_plus_one_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_outGreyCount_reg[0]/RESETN,INFINITY
wishbone_slave_unit_del_sync_req_comp_pending_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_comp_pending_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_burst_out_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_be_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_del_sync_be_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_del_sync_be_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_del_sync_bc_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_del_sync_bc_out_reg[2]/SETN,INFINITY
wishbone_slave_unit_del_sync_bc_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[10]/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[7]/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[6]/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[5]/RESETN,INFINITY
pci_target_unit_wishbone_master_c_state_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[31]/RESETN,INFINITY
pci_target_unit_pci_target_sm_rd_request_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_rd_progress_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_c_state_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_prf_en_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_keep_desconnect_wo_data_set_reg/RESETN,INFINITY
pci_target_unit_fifos_pciw_inTransactionCount_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_next_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_next_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_next_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_addr_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_addr_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_reg[1]/SETN,INFINITY
pci_io_mux_devsel_iob_dat_out_reg/RESETN,INFINITY
output_backup_stop_out_reg/SETN,INFINITY
output_backup_devsel_out_reg/SETN,INFINITY
output_backup_cbe_out_reg[3]/SETN,INFINITY
output_backup_cbe_out_reg[2]/SETN,INFINITY
output_backup_cbe_out_reg[1]/SETN,INFINITY
output_backup_cbe_out_reg[0]/SETN,INFINITY
configuration_sync_isr_2_del_bit_reg/RESETN,INFINITY
configuration_set_pci_err_cs_bit8_reg/RESETN,INFINITY
configuration_set_isr_bit2_reg/RESETN,INFINITY
configuration_pci_err_data_reg[31]/RESETN,INFINITY
configuration_pci_err_data_reg[30]/RESETN,INFINITY
configuration_pci_err_data_reg[29]/RESETN,INFINITY
configuration_pci_err_data_reg[28]/RESETN,INFINITY
configuration_pci_err_data_reg[27]/RESETN,INFINITY
configuration_pci_err_data_reg[26]/RESETN,INFINITY
configuration_pci_err_data_reg[25]/RESETN,INFINITY
configuration_pci_err_data_reg[24]/RESETN,INFINITY
configuration_pci_err_data_reg[23]/RESETN,INFINITY
configuration_pci_err_data_reg[22]/RESETN,INFINITY
configuration_pci_err_data_reg[21]/RESETN,INFINITY
configuration_pci_err_data_reg[20]/RESETN,INFINITY
configuration_pci_err_data_reg[19]/RESETN,INFINITY
configuration_pci_err_data_reg[18]/RESETN,INFINITY
configuration_pci_err_data_reg[17]/RESETN,INFINITY
configuration_pci_err_data_reg[16]/RESETN,INFINITY
configuration_pci_err_data_reg[15]/RESETN,INFINITY
configuration_pci_err_data_reg[14]/RESETN,INFINITY
configuration_pci_err_data_reg[13]/RESETN,INFINITY
configuration_pci_err_data_reg[12]/RESETN,INFINITY
configuration_pci_err_data_reg[11]/RESETN,INFINITY
configuration_pci_err_data_reg[10]/RESETN,INFINITY
configuration_pci_err_data_reg[9]/RESETN,INFINITY
configuration_pci_err_data_reg[8]/RESETN,INFINITY
configuration_pci_err_data_reg[7]/RESETN,INFINITY
configuration_pci_err_data_reg[6]/RESETN,INFINITY
configuration_pci_err_data_reg[5]/RESETN,INFINITY
configuration_pci_err_data_reg[4]/RESETN,INFINITY
configuration_pci_err_data_reg[3]/RESETN,INFINITY
configuration_pci_err_data_reg[2]/RESETN,INFINITY
configuration_pci_err_data_reg[1]/RESETN,INFINITY
configuration_pci_err_data_reg[0]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[31]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[30]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[29]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[28]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[27]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[26]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[25]/RESETN,INFINITY
configuration_pci_err_cs_bit31_24_reg[24]/RESETN,INFINITY
configuration_pci_err_cs_bit10_reg/RESETN,INFINITY
configuration_pci_err_cs_bit9_reg/RESETN,INFINITY
configuration_pci_err_addr_reg[31]/RESETN,INFINITY
pci_io_mux_ad_iob31_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob16_dat_out_reg/RESETN,INFINITY
output_backup_ad_out_reg[31]/RESETN,INFINITY
output_backup_ad_out_reg[16]/RESETN,INFINITY
output_backup_ad_out_reg[4]/RESETN,INFINITY
pci_io_mux_ad_iob28_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob27_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob26_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob25_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob19_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob15_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob13_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob12_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob10_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob8_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob7_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob4_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob1_dat_out_reg/RESETN,INFINITY
output_backup_ad_out_reg[28]/RESETN,INFINITY
output_backup_ad_out_reg[27]/RESETN,INFINITY
output_backup_ad_out_reg[26]/RESETN,INFINITY
output_backup_ad_out_reg[25]/RESETN,INFINITY
output_backup_ad_out_reg[19]/RESETN,INFINITY
output_backup_ad_out_reg[15]/RESETN,INFINITY
output_backup_ad_out_reg[13]/RESETN,INFINITY
output_backup_ad_out_reg[12]/RESETN,INFINITY
output_backup_ad_out_reg[10]/RESETN,INFINITY
output_backup_ad_out_reg[9]/RESETN,INFINITY
output_backup_ad_out_reg[8]/RESETN,INFINITY
output_backup_ad_out_reg[7]/RESETN,INFINITY
output_backup_ad_out_reg[1]/RESETN,INFINITY
pci_io_mux_ad_iob30_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob24_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob23_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob22_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob21_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob18_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob17_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob14_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob11_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob9_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob2_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob0_dat_out_reg/RESETN,INFINITY
output_backup_ad_out_reg[30]/RESETN,INFINITY
output_backup_ad_out_reg[24]/RESETN,INFINITY
output_backup_ad_out_reg[23]/RESETN,INFINITY
output_backup_ad_out_reg[22]/RESETN,INFINITY
output_backup_ad_out_reg[21]/RESETN,INFINITY
output_backup_ad_out_reg[18]/RESETN,INFINITY
output_backup_ad_out_reg[17]/RESETN,INFINITY
output_backup_ad_out_reg[14]/RESETN,INFINITY
output_backup_ad_out_reg[11]/RESETN,INFINITY
output_backup_ad_out_reg[2]/RESETN,INFINITY
output_backup_ad_out_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_sel_o_reg[3]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_sel_o_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_sel_o_reg[1]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_sel_o_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[31]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[30]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[29]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[28]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[27]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[26]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[25]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[24]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[23]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[22]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[21]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[20]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[19]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[18]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[17]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[16]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[15]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[14]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[13]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[12]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[11]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[10]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[9]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[8]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[7]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[6]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[5]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[4]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[3]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[1]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_dat_o_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_cti_o_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_cti_o_reg[0]/RESETN,INFINITY
pci_io_mux_ad_iob29_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob20_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob6_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob5_dat_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob3_dat_out_reg/RESETN,INFINITY
output_backup_ad_out_reg[29]/RESETN,INFINITY
output_backup_ad_out_reg[20]/RESETN,INFINITY
output_backup_ad_out_reg[6]/RESETN,INFINITY
output_backup_ad_out_reg[5]/RESETN,INFINITY
output_backup_ad_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_plus_one_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_plus_one_reg[1]/SETN,INFINITY
pci_target_unit_wishbone_master_wb_we_o_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_stb_o_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_cyc_o_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[35]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[34]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[33]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[32]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[31]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[30]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[29]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[28]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[27]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[26]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[25]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[24]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[23]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[22]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[21]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[20]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[19]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_timeout_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_decode_count_reg[2]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_decode_count_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_source_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_sm_rw_cbe0_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_rd_from_fifo_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[8]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[7]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[6]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[5]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_bc_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_bc_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_bc_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_bc_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[30]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[29]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[27]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[26]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[25]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[22]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[21]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[20]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[19]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[18]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[17]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[15]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[13]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[11]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[8]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[7]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[6]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[5]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[16]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[14]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[12]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[10]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[9]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_burst_out_reg/RESETN,INFINITY
pci_target_unit_del_sync_be_out_reg[3]/RESETN,INFINITY
pci_target_unit_del_sync_be_out_reg[2]/RESETN,INFINITY
pci_target_unit_del_sync_be_out_reg[1]/RESETN,INFINITY
pci_target_unit_del_sync_be_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_bc_out_reg[3]/RESETN,INFINITY
pci_target_unit_del_sync_bc_out_reg[2]/SETN,INFINITY
pci_target_unit_del_sync_bc_out_reg[1]/RESETN,INFINITY
pci_target_unit_del_sync_bc_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[31]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[30]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[29]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[28]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[27]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[26]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[25]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[24]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[23]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[22]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[21]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[20]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[19]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[18]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[17]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[16]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[15]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[14]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[13]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[12]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[11]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[10]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[9]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[8]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[7]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[6]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[5]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[4]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[3]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[2]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[1]/RESETN,INFINITY
pci_target_unit_del_sync_addr_out_reg[0]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[3]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_last_transfered_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_control_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_transfer_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_decode_count_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_next_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_next_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_waddr_reg[1]/SETN,INFINITY
pci_target_unit_del_sync_req_done_reg_reg/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[8]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[7]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[6]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[5]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[4]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[3]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[2]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[1]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_we_o_reg/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[2]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[0]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_cab_o_reg/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[1]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_tabort_received_out_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_into_cnt_reg_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_control_out_reg[1]/RESETN,INFINITY
pci_io_mux_req_iob_dat_out_reg/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_next_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_addr_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_addr_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_waddr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_waddr_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_req_req_pending_reg/RESETN,INFINITY
pci_target_unit_del_sync_req_comp_pending_reg/RESETN,INFINITY
pci_target_unit_del_sync_comp_comp_pending_reg/RESETN,INFINITY
input_register_pci_frame_reg_out_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_retried_reg/RESETN,INFINITY
parity_checker_check_for_serr_on_second_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_mabort1_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_rdy_out_reg/RESETN,INFINITY
output_backup_par_out_reg/RESETN,INFINITY
pci_io_mux_cbe_iob0_en_out_reg/SETN,INFINITY
pci_io_mux_cbe_iob1_en_out_reg/SETN,INFINITY
pci_io_mux_cbe_iob2_en_out_reg/SETN,INFINITY
pci_io_mux_cbe_iob3_en_out_reg/SETN,INFINITY
pci_io_mux_frame_iob_en_out_reg/SETN,INFINITY
pci_io_mux_par_iob_dat_out_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_wenable_out_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_master_will_request_read_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_wenable_out_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_wb_read_done_out_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_wbw_data_out_sel_reg_reg/SETN,INFINITY
configuration_command_bit2_0_reg[0]/RESETN,INFINITY
configuration_command_bit2_0_reg[1]/RESETN,INFINITY
configuration_command_bit2_0_reg[2]/RESETN,INFINITY
configuration_command_bit6_reg/RESETN,INFINITY
configuration_command_bit8_reg/RESETN,INFINITY
configuration_interrupt_line_reg[0]/RESETN,INFINITY
configuration_interrupt_line_reg[1]/RESETN,INFINITY
configuration_interrupt_line_reg[2]/RESETN,INFINITY
configuration_interrupt_line_reg[3]/RESETN,INFINITY
configuration_interrupt_line_reg[4]/RESETN,INFINITY
configuration_interrupt_line_reg[5]/RESETN,INFINITY
configuration_interrupt_line_reg[6]/RESETN,INFINITY
configuration_interrupt_line_reg[7]/RESETN,INFINITY
configuration_status_bit8_reg/RESETN,INFINITY
configuration_status_bit15_11_reg[11]/RESETN,INFINITY
configuration_status_bit15_11_reg[12]/RESETN,INFINITY
configuration_status_bit15_11_reg[13]/RESETN,INFINITY
configuration_status_bit15_11_reg[14]/RESETN,INFINITY
configuration_status_bit15_11_reg[15]/RESETN,INFINITY
configuration_wb_ba1_bit0_reg/RESETN,INFINITY
configuration_wb_ba2_bit0_reg/RESETN,INFINITY
configuration_wb_ba2_bit31_12_reg[31]/SETN,INFINITY
configuration_wb_img_ctrl1_bit2_0_reg[0]/RESETN,INFINITY
configuration_wb_img_ctrl1_bit2_0_reg[1]/RESETN,INFINITY
configuration_wb_img_ctrl1_bit2_0_reg[2]/RESETN,INFINITY
configuration_wb_img_ctrl2_bit2_0_reg[0]/RESETN,INFINITY
configuration_wb_img_ctrl2_bit2_0_reg[1]/RESETN,INFINITY
configuration_wb_img_ctrl2_bit2_0_reg[2]/RESETN,INFINITY
configuration_wb_ta1_reg[31]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[0]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[1]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[2]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[3]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[4]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[5]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[6]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[7]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[8]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[9]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[10]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[11]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[12]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[13]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[14]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[15]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[16]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[17]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[18]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[19]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[20]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[21]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[22]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[23]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[24]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[25]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[26]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[27]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[28]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[29]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[30]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[31]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[11]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[13]/RESETN,INFINITY
pci_target_unit_del_sync_comp_cycle_count_reg[15]/RESETN,INFINITY
pci_target_unit_del_sync_comp_rty_exp_reg_reg/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[1]/RESETN,INFINITY
output_backup_mas_ad_en_out_reg/RESETN,INFINITY
output_backup_tar_ad_en_out_reg/RESETN,INFINITY
pci_io_mux_ad_iob0_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob1_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob2_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob3_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob4_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob5_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob6_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob7_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob8_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob9_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob10_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob11_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob12_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob13_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob14_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob15_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob16_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob17_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob18_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob19_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob20_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob21_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob22_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob23_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob24_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob25_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob26_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob27_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob28_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob29_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob30_en_out_reg/SETN,INFINITY
pci_io_mux_ad_iob31_en_out_reg/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_addr_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_addr_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_minus1_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_minus1_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_minus1_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[4]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[9]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[10]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[12]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[14]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[16]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[23]/RESETN,INFINITY
configuration_pci_err_addr_reg[30]/RESETN,INFINITY
configuration_pci_err_addr_reg[29]/RESETN,INFINITY
configuration_pci_err_addr_reg[28]/RESETN,INFINITY
configuration_pci_err_addr_reg[27]/RESETN,INFINITY
configuration_pci_err_addr_reg[26]/RESETN,INFINITY
configuration_pci_err_addr_reg[25]/RESETN,INFINITY
configuration_pci_err_addr_reg[24]/RESETN,INFINITY
configuration_pci_err_addr_reg[23]/RESETN,INFINITY
configuration_pci_err_addr_reg[22]/RESETN,INFINITY
configuration_pci_err_addr_reg[21]/RESETN,INFINITY
configuration_pci_err_addr_reg[20]/RESETN,INFINITY
configuration_pci_err_addr_reg[19]/RESETN,INFINITY
configuration_pci_err_addr_reg[18]/RESETN,INFINITY
configuration_pci_err_addr_reg[17]/RESETN,INFINITY
configuration_pci_err_addr_reg[16]/RESETN,INFINITY
configuration_pci_err_addr_reg[15]/RESETN,INFINITY
configuration_pci_err_addr_reg[13]/RESETN,INFINITY
configuration_pci_err_addr_reg[12]/RESETN,INFINITY
configuration_pci_err_addr_reg[11]/RESETN,INFINITY
configuration_pci_err_addr_reg[10]/RESETN,INFINITY
configuration_pci_err_addr_reg[9]/RESETN,INFINITY
configuration_pci_err_addr_reg[8]/RESETN,INFINITY
configuration_pci_err_addr_reg[7]/RESETN,INFINITY
configuration_pci_err_addr_reg[6]/RESETN,INFINITY
configuration_pci_err_addr_reg[5]/RESETN,INFINITY
configuration_pci_err_addr_reg[4]/RESETN,INFINITY
configuration_pci_err_addr_reg[3]/RESETN,INFINITY
configuration_pci_err_addr_reg[2]/RESETN,INFINITY
configuration_pci_err_addr_reg[1]/RESETN,INFINITY
configuration_pci_err_addr_reg[0]/RESETN,INFINITY
pci_io_mux_trdy_iob_en_out_reg/SETN,INFINITY
pci_io_mux_stop_iob_en_out_reg/SETN,INFINITY
pci_io_mux_devsel_iob_en_out_reg/SETN,INFINITY
wishbone_slave_unit_wishbone_slave_pref_en_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_mrl_en_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_async_reset_as_wbr_flush_async_reset_data_out_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[7]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[6]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[5]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[4]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_read_count_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_read_bound_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[31]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[30]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[29]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[28]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[27]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[26]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[25]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[24]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[23]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[22]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[21]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[20]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[19]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[18]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[17]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[16]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[15]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[14]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[13]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[12]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[11]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[10]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[9]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[8]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[7]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[6]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[5]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[4]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_del_read_req_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_last_reg/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_outTransactionCount_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_next_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_next_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_next_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_next_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_waddr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_waddr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_waddr_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rgrey_addr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rgrey_addr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rgrey_addr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rgrey_addr_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_raddr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_outGreyCount_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_outGreyCount_reg[1]/RESETN,INFINITY
wishbone_slave_unit_del_sync_req_req_pending_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_req_pending_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_be_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[31]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[30]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[29]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[28]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[27]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[26]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[25]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[24]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[23]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[22]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[21]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[20]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[19]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[18]/RESETN,INFINITY
pci_target_unit_wishbone_master_burst_chopped_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_state_transfere_reg_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_target_rd_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_async_reset_as_pcir_flush_async_reset_data_out_reg/RESETN,INFINITY
input_register_pci_devsel_reg_out_reg/SETN,INFINITY
input_register_pci_cbe_reg_out_reg[3]/RESETN,INFINITY
input_register_pci_cbe_reg_out_reg[2]/RESETN,INFINITY
input_register_pci_cbe_reg_out_reg[1]/RESETN,INFINITY
input_register_pci_cbe_reg_out_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_burst_chopped_delayed_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_control_out_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_cbe_out_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[29]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[27]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[26]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[21]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[20]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[15]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[13]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[12]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[9]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[6]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[5]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[3]/RESETN,INFINITY
pci_target_unit_fifos_wb_clk_inGreyCount_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_wb_clk_inGreyCount_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wclk_rgrey_minus2_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wclk_rgrey_minus2_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wclk_rgrey_minus2_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rclk_wgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rclk_wgrey_addr_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rclk_wgrey_addr_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_rgrey_minus2_sync_data_out_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_rgrey_minus2_sync_data_out_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_rgrey_minus2_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[0]/RESETN,INFINITY
pci_io_mux_req_iob_en_out_reg/SETN,INFINITY
pci_io_mux_irdy_iob_dat_out_reg/RESETN,INFINITY
output_backup_irdy_out_reg/SETN,INFINITY
configuration_int_pin_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[6]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_write_req_int_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_first_wb_data_access_reg/SETN,INFINITY
pci_target_unit_del_sync_comp_rty_exp_clr_reg/RESETN,INFINITY
pci_resets_and_interrupts_inta_en_out_reg/SETN,INFINITY
input_register_pci_trdy_reg_out_reg/SETN,INFINITY
input_register_pci_stop_reg_out_reg/SETN,INFINITY
input_register_pci_irdy_reg_out_reg/SETN,INFINITY
input_register_pci_idsel_reg_out_reg/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[31]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[30]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[29]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[28]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[27]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[26]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[25]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[24]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[23]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[22]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[21]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[20]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[19]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[18]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[17]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[16]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[15]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[14]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[13]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[12]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[11]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[10]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[9]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[8]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[7]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[6]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[5]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[4]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[3]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[2]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[1]/RESETN,INFINITY
input_register_pci_ad_reg_out_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[31]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[29]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[21]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[17]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[13]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_sm_state_backoff_reg_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_read_completed_reg_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_bckp_trdy_reg_reg/SETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_control_out_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_control_out_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_cbe_out_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_cbe_out_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_cbe_out_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[31]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[30]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[28]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[25]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[24]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[23]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[22]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[19]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[18]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[17]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[16]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[14]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[11]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[10]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[8]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[7]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[4]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_rty_exp_back_prop_sync_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_req_sync_sync_data_out_reg[0]/RESETN,INFINITY
parity_checker_perr_sampled_reg/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[8]/RESETN,INFINITY
configuration_i_wb_init_complete_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_command_bit_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[5]/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wclk_rgrey_minus1_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wclk_rgrey_minus1_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wclk_rgrey_minus1_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wclk_rgrey_minus1_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rclk_wgrey_next_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rclk_wgrey_next_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rclk_wgrey_next_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rclk_wgrey_next_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rclk_wgrey_addr_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_pci_clk_inGreyCount_reg[1]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_init_complete_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_mabort2_reg/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rclk_wgrey_addr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rclk_wgrey_addr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_rclk_wgrey_addr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_pci_clk_inGreyCount_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_pci_clk_inGreyCount_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_del_sync_req_sync_sync_data_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_del_sync_req_comp_pending_sample_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_done_sync_sync_data_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_flush_out_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_done_reg_main_reg/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_done_reg_clr_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[30]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[28]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[27]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[26]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[25]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[24]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[23]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[22]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[20]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[19]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[18]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[16]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[15]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[14]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[12]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[11]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[10]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[9]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[8]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[7]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[6]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[5]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[4]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[3]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_sm_previous_frame_reg/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wclk_rgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wclk_rgrey_addr_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_wclk_rgrey_addr_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rclk_wgrey_addr_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rclk_wgrey_addr_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_rclk_wgrey_addr_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_rgrey_addr_sync_data_out_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_rgrey_addr_sync_data_out_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_rgrey_addr_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_rty_exp_sync_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_req_rty_exp_reg_reg/RESETN,INFINITY
pci_target_unit_del_sync_req_rty_exp_clr_reg/RESETN,INFINITY
pci_target_unit_del_sync_req_comp_pending_sample_reg/RESETN,INFINITY
pci_target_unit_del_sync_done_sync_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_comp_sync_sync_data_out_reg[0]/RESETN,INFINITY
pci_target_unit_del_sync_comp_flush_out_reg/RESETN,INFINITY
pci_target_unit_del_sync_comp_done_reg_main_reg/RESETN,INFINITY
pci_target_unit_del_sync_comp_done_reg_clr_reg/RESETN,INFINITY
pci_io_mux_par_iob_en_out_reg/SETN,INFINITY
pci_io_mux_irdy_iob_en_out_reg/SETN,INFINITY
parity_checker_master_perr_report_reg/RESETN,INFINITY
parity_checker_frame_dec2_reg/RESETN,INFINITY
parity_checker_frame_and_irdy_en_prev_reg/RESETN,INFINITY
parity_checker_frame_and_irdy_en_prev_prev_reg/RESETN,INFINITY
parity_checker_check_perr_reg/RESETN,INFINITY
output_backup_par_en_out_reg/RESETN,INFINITY
output_backup_irdy_en_out_reg/RESETN,INFINITY
configuration_wb_init_complete_out_reg/RESETN,INFINITY
configuration_sync_pci_err_cs_8_sync_del_bit_reg/RESETN,INFINITY
configuration_sync_pci_err_cs_8_sync_bckp_bit_reg/RESETN,INFINITY
configuration_sync_pci_err_cs_8_delete_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_sync_pci_err_cs_8_delayed_del_bit_reg/RESETN,INFINITY
configuration_sync_pci_err_cs_8_delayed_bckp_bit_reg/RESETN,INFINITY
configuration_sync_pci_err_cs_8_clear_delete_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_sync_isr_2_sync_del_bit_reg/RESETN,INFINITY
configuration_sync_isr_2_sync_bckp_bit_reg/RESETN,INFINITY
configuration_sync_isr_2_delete_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_sync_isr_2_delayed_del_bit_reg/RESETN,INFINITY
configuration_sync_isr_2_delayed_bckp_bit_reg/RESETN,INFINITY
configuration_sync_isr_2_clear_delete_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_sync_command_bit_reg/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[5]/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[4]/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[3]/RESETN,INFINITY
configuration_pci_err_cs_bits_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_pci_err_cs_bit8_reg/RESETN,INFINITY
configuration_isr_bit2_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_isr_bit2_0_reg[2]/RESETN,INFINITY
configuration_isr_bit2_0_reg[0]/RESETN,INFINITY
configuration_isr_bit0_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_interrupt_out_reg/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[0]/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[7]/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[6]/RESETN,INFINITY
configuration_sync_cache_lsize_to_wb_bits_reg[2]/RESETN,INFINITY
configuration_rst_inactive_sync_reg/D,INFINITY
configuration_rst_inactive_sync_reg/RESETN,INFINITY
configuration_rst_inactive_reg/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[4]/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[24]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[28]/RESETN,INFINITY
pci_target_unit_pci_target_if_norm_address_reg[31]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[4]/RESETN,INFINITY
pci_target_unit_pci_target_if_strd_address_reg[9]/RESETN,INFINITY
pci_target_unit_pci_target_sm_cnf_progress_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_wr_to_fifo_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_bc_register_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_bc_register_reg[1]/RESETN,INFINITY
pci_target_unit_wishbone_master_bc_register_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_bc_register_reg[3]/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_inTransactionCount_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_bc_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_bc_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_bc_out_reg[2]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_if_bc_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_byte_address_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_current_byte_address_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_err_recovery_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_posted_write_req_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_c_state_reg[1]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_ack_o_reg/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[2]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[3]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[4]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[5]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[6]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[7]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[8]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[9]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[10]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[11]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[12]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[13]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[14]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[15]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[16]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[17]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[18]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[19]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[20]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[21]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[22]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[23]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[24]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[25]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[26]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[27]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[28]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[29]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[30]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[31]/RESETN,INFINITY
output_backup_frame_out_reg/SETN,INFINITY
output_backup_trdy_en_out_reg/RESETN,INFINITY
output_backup_trdy_out_reg/SETN,INFINITY
pci_io_mux_frame_iob_dat_out_reg/RESETN,INFINITY
pci_io_mux_stop_iob_dat_out_reg/RESETN,INFINITY
pci_io_mux_trdy_iob_dat_out_reg/RESETN,INFINITY
pci_target_unit_fifos_outGreyCount_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_outGreyCount_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_plus_one_reg[0]/SETN,INFINITY
pci_target_unit_pci_target_sm_backoff_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_c_state_reg[0]/SETN,INFINITY
pci_target_unit_pci_target_sm_c_state_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_sm_wr_progress_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[28]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[29]/RESETN,INFINITY
wishbone_slave_unit_del_sync_req_done_reg_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_be_out_reg[0]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_if_be_out_reg[1]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_if_be_out_reg[2]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_if_be_out_reg[3]/SETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[0]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[4]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[5]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[6]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[7]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[8]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[9]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[10]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[11]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[12]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[13]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[14]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[15]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[16]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[17]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[18]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[19]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[20]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[21]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[22]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[23]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[24]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[26]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[28]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[29]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[31]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_read_count_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_rdata_selector_reg[0]/SETN,INFINITY
wishbone_slave_unit_wishbone_slave_c_state_reg[2]/RESETN,INFINITY
output_backup_cbe_en_out_reg/RESETN,INFINITY
output_backup_perr_out_reg/SETN,INFINITY
output_backup_serr_out_reg/SETN,INFINITY
pci_io_mux_perr_iob_dat_out_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_reset_rty_cnt_reg/SETN,INFINITY
configuration_cache_line_size_reg_reg[1]/RESETN,INFINITY
configuration_cache_line_size_reg_reg[3]/RESETN,INFINITY
configuration_cache_line_size_reg_reg[4]/RESETN,INFINITY
configuration_icr_bit2_0_reg[0]/RESETN,INFINITY
configuration_icr_bit2_0_reg[1]/RESETN,INFINITY
configuration_icr_bit2_0_reg[2]/RESETN,INFINITY
configuration_latency_timer_reg[0]/RESETN,INFINITY
configuration_latency_timer_reg[2]/RESETN,INFINITY
configuration_latency_timer_reg[6]/RESETN,INFINITY
configuration_pci_am1_reg[8]/SETN,INFINITY
configuration_pci_am1_reg[9]/SETN,INFINITY
configuration_pci_am1_reg[11]/SETN,INFINITY
configuration_pci_am1_reg[13]/SETN,INFINITY
configuration_pci_am1_reg[15]/SETN,INFINITY
configuration_pci_am1_reg[16]/SETN,INFINITY
configuration_pci_am1_reg[17]/SETN,INFINITY
configuration_pci_am1_reg[20]/SETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[17]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[16]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[15]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[14]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[13]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[12]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[11]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[9]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[8]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[7]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[6]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[5]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[4]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[3]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[1]/RESETN,INFINITY
wishbone_slave_unit_del_sync_addr_out_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_w_attempt_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[4]/RESETN,INFINITY
pci_target_unit_wishbone_master_read_count_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_read_count_reg[1]/RESETN,INFINITY
pci_target_unit_wishbone_master_read_count_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_first_data_is_burst_reg_reg/RESETN,INFINITY
pci_target_unit_wishbone_master_c_state_reg[1]/RESETN,INFINITY
pci_target_unit_wishbone_master_c_state_reg[0]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[30]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[27]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[26]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[25]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[24]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[23]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[22]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[21]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[20]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[19]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[18]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[17]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[16]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[15]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[14]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[13]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[12]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[11]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[10]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[9]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[8]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[7]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[6]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[5]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[4]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[3]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[1]/RESETN,INFINITY
pci_target_unit_wishbone_master_addr_cnt_out_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_sm_norm_access_to_conf_reg_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[31]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[30]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[29]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[28]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[27]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[26]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[25]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[24]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[23]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[22]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[21]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[20]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[19]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[18]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[17]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[16]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[15]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[14]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[13]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[12]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[11]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[10]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[9]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[8]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[7]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[6]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[5]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[4]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[3]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[2]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[1]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_data_reg_reg[0]/RESETN,INFINITY
pci_target_unit_pci_target_if_pcir_fifo_ctrl_reg_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_inTransactionCount_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_plus1_reg[2]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus2_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus2_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus2_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus1_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus1_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_addr_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_plus_one_reg[2]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_plus_one_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_inGreyCount_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_inGreyCount_reg[0]/RESETN,INFINITY
pci_io_mux_cbe_iob3_dat_out_reg/RESETN,INFINITY
pci_io_mux_cbe_iob2_dat_out_reg/RESETN,INFINITY
pci_io_mux_cbe_iob1_dat_out_reg/RESETN,INFINITY
pci_io_mux_cbe_iob0_dat_out_reg/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_rty_o_reg/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_err_o_reg/RESETN,INFINITY
configuration_wb_am2_reg[31]/SETN,INFINITY
configuration_wb_am1_reg[31]/SETN,INFINITY
configuration_pci_err_cs_bit0_reg/RESETN,INFINITY
configuration_pci_err_addr_reg[14]/RESETN,INFINITY
pci_io_mux_serr_iob_en_out_reg/SETN,INFINITY
pci_io_mux_perr_iob_en_out_reg/SETN,INFINITY
wishbone_slave_unit_wishbone_slave_map_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_img_wallow_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_img_hit_reg[1]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_img_hit_reg[0]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_do_del_request_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_del_completion_allow_reg/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_del_addr_hit_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_last_reg/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[1]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[0]/SETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[3]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[18]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[17]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[16]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[15]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[14]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[13]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[12]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[11]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[10]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[9]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[8]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[7]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[6]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[5]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[4]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[3]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[2]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[1]/RESETN,INFINITY
wishbone_slave_unit_wishbone_slave_d_incoming_reg[0]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_inTransactionCount_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_inTransactionCount_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_addr_reg[3]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_addr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_addr_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_addr_reg[0]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[1]/SETN,INFINITY
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[2]/SETN,INFINITY
wishbone_slave_unit_fifos_inGreyCount_reg[2]/RESETN,INFINITY
wishbone_slave_unit_fifos_inGreyCount_reg[1]/RESETN,INFINITY
wishbone_slave_unit_fifos_inGreyCount_reg[0]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[16]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[15]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[14]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[13]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[12]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[11]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[10]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[9]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[8]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[7]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[6]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[5]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[4]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[3]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[2]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[1]/RESETN,INFINITY
wishbone_slave_unit_del_sync_comp_cycle_count_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_outTransactionCount_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_reg[0]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[31]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[30]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[29]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[28]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[27]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[26]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[25]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[24]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[23]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[22]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[21]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[20]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[19]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[18]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[17]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[16]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[15]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[14]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[13]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[12]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[11]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[10]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[9]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[8]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[7]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[6]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[5]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[4]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[3]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[2]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[1]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_o_o_reg[0]/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_valid_reg/RESETN,INFINITY
i_pci_wbs_wbb3_2_wbb2_wbs_cyc_o_reg/RESETN,INFINITY
pci_target_unit_fifos_pciw_outTransactionCount_reg[0]/SETN,INFINITY
configuration_pci_am1_reg[31]/SETN,INFINITY
configuration_pci_ba0_bit31_8_reg[14]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[17]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[20]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[22]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[25]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[28]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[8]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[11]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[13]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[17]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[19]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[22]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[25]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[28]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[31]/RESETN,INFINITY
configuration_pci_ta1_reg[8]/RESETN,INFINITY
configuration_pci_ta1_reg[11]/RESETN,INFINITY
configuration_pci_ta1_reg[14]/RESETN,INFINITY
configuration_pci_ta1_reg[17]/RESETN,INFINITY
configuration_pci_ta1_reg[20]/RESETN,INFINITY
configuration_pci_ta1_reg[24]/RESETN,INFINITY
configuration_pci_ta1_reg[26]/RESETN,INFINITY
configuration_pci_ta1_reg[30]/RESETN,INFINITY
configuration_sync_pci_err_cs_8_del_bit_reg/RESETN,INFINITY
configuration_wb_err_addr_reg[1]/RESETN,INFINITY
configuration_wb_err_addr_reg[4]/RESETN,INFINITY
configuration_wb_err_addr_reg[7]/RESETN,INFINITY
configuration_wb_err_addr_reg[9]/RESETN,INFINITY
configuration_wb_err_addr_reg[12]/RESETN,INFINITY
configuration_wb_err_addr_reg[15]/RESETN,INFINITY
configuration_wb_err_addr_reg[18]/RESETN,INFINITY
configuration_wb_err_addr_reg[21]/RESETN,INFINITY
configuration_wb_err_addr_reg[24]/RESETN,INFINITY
configuration_wb_err_addr_reg[27]/RESETN,INFINITY
configuration_wb_err_addr_reg[30]/RESETN,INFINITY
configuration_wb_err_cs_bit8_reg/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[25]/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[28]/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[31]/RESETN,INFINITY
configuration_wb_err_data_reg[2]/RESETN,INFINITY
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[25]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[27]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_data_out_reg[30]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_if_read_count_reg[2]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_cur_state_reg[3]/RESETN,INFINITY
wishbone_slave_unit_pci_initiator_sm_rdata_selector_reg[1]/RESETN,INFINITY
output_backup_perr_en_out_reg/RESETN,INFINITY
output_backup_serr_en_out_reg/RESETN,INFINITY
parity_checker_perr_en_crit_gen_perr_en_reg_out_reg/RESETN,INFINITY
pci_io_mux_serr_iob_dat_out_reg/RESETN,INFINITY
configuration_cache_line_size_reg_reg[0]/RESETN,INFINITY
configuration_cache_line_size_reg_reg[2]/RESETN,INFINITY
configuration_cache_line_size_reg_reg[5]/RESETN,INFINITY
configuration_cache_line_size_reg_reg[6]/RESETN,INFINITY
configuration_cache_line_size_reg_reg[7]/RESETN,INFINITY
configuration_icr_bit31_reg/RESETN,INFINITY
configuration_isr_bit2_0_reg[1]/RESETN,INFINITY
configuration_latency_timer_reg[1]/RESETN,INFINITY
configuration_latency_timer_reg[3]/RESETN,INFINITY
configuration_latency_timer_reg[4]/RESETN,INFINITY
configuration_latency_timer_reg[5]/RESETN,INFINITY
configuration_latency_timer_reg[7]/RESETN,INFINITY
configuration_pci_am1_reg[10]/SETN,INFINITY
configuration_pci_am1_reg[12]/SETN,INFINITY
configuration_pci_am1_reg[14]/SETN,INFINITY
configuration_pci_am1_reg[18]/SETN,INFINITY
configuration_pci_am1_reg[19]/SETN,INFINITY
configuration_pci_am1_reg[21]/SETN,INFINITY
configuration_pci_am1_reg[25]/SETN,INFINITY
configuration_pci_am1_reg[27]/SETN,INFINITY
configuration_pci_am1_reg[28]/SETN,INFINITY
configuration_pci_am1_reg[30]/SETN,INFINITY
configuration_pci_ba0_bit31_8_reg[13]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[16]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[19]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[23]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[26]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[29]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[31]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[10]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[14]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[16]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[20]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[23]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[26]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[29]/RESETN,INFINITY
configuration_pci_img_ctrl1_bit2_1_reg[1]/RESETN,INFINITY
configuration_pci_ta1_reg[9]/RESETN,INFINITY
configuration_pci_ta1_reg[12]/RESETN,INFINITY
configuration_pci_ta1_reg[15]/RESETN,INFINITY
configuration_pci_ta1_reg[18]/RESETN,INFINITY
configuration_pci_ta1_reg[21]/RESETN,INFINITY
configuration_pci_ta1_reg[23]/RESETN,INFINITY
configuration_pci_ta1_reg[27]/RESETN,INFINITY
configuration_pci_ta1_reg[29]/RESETN,INFINITY
configuration_wb_ba1_bit31_12_reg[31]/RESETN,INFINITY
configuration_wb_err_addr_reg[2]/RESETN,INFINITY
configuration_wb_err_addr_reg[5]/RESETN,INFINITY
configuration_wb_err_addr_reg[8]/RESETN,INFINITY
configuration_wb_err_addr_reg[11]/RESETN,INFINITY
configuration_wb_err_addr_reg[14]/RESETN,INFINITY
configuration_wb_err_addr_reg[17]/RESETN,INFINITY
configuration_wb_err_addr_reg[20]/RESETN,INFINITY
configuration_wb_err_addr_reg[23]/RESETN,INFINITY
configuration_wb_err_addr_reg[26]/RESETN,INFINITY
configuration_wb_err_addr_reg[29]/RESETN,INFINITY
configuration_wb_err_cs_bit0_reg/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[24]/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[27]/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[30]/RESETN,INFINITY
configuration_wb_err_data_reg[1]/RESETN,INFINITY
configuration_wb_err_data_reg[4]/RESETN,INFINITY
configuration_wb_err_data_reg[7]/RESETN,INFINITY
configuration_wb_err_data_reg[10]/RESETN,INFINITY
configuration_wb_err_data_reg[13]/RESETN,INFINITY
configuration_wb_err_data_reg[16]/RESETN,INFINITY
configuration_wb_err_data_reg[19]/RESETN,INFINITY
configuration_wb_err_data_reg[20]/RESETN,INFINITY
configuration_wb_err_data_reg[23]/RESETN,INFINITY
configuration_wb_err_data_reg[26]/RESETN,INFINITY
configuration_wb_err_data_reg[29]/RESETN,INFINITY
configuration_wb_ta2_reg[31]/RESETN,INFINITY
pci_target_unit_wishbone_master_rty_counter_reg[2]/RESETN,INFINITY
pci_target_unit_wishbone_master_read_bound_reg/RESETN,INFINITY
pci_target_unit_pci_target_sm_same_read_reg_reg/RESETN,INFINITY
pci_target_unit_pci_target_if_same_read_reg_reg/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_plus1_reg[2]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_plus1_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_plus1_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_reg[2]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_plus1_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_plus1_reg[0]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_next_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_next_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_next_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus1_reg[2]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_addr_reg[1]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_reg[2]/SETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_reg[1]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_reg[0]/RESETN,INFINITY
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_plus_one_reg[0]/SETN,INFINITY
configuration_pci_am1_reg[22]/SETN,INFINITY
configuration_pci_am1_reg[23]/SETN,INFINITY
configuration_pci_am1_reg[24]/SETN,INFINITY
configuration_pci_am1_reg[26]/SETN,INFINITY
configuration_pci_am1_reg[29]/SETN,INFINITY
configuration_pci_ba0_bit31_8_reg[12]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[15]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[18]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[21]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[24]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[27]/RESETN,INFINITY
configuration_pci_ba0_bit31_8_reg[30]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[9]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[12]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[15]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[18]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[21]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[24]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[27]/RESETN,INFINITY
configuration_pci_ba1_bit31_8_reg[30]/RESETN,INFINITY
configuration_pci_img_ctrl1_bit2_1_reg[2]/RESETN,INFINITY
configuration_pci_ta1_reg[10]/RESETN,INFINITY
configuration_pci_ta1_reg[13]/RESETN,INFINITY
configuration_pci_ta1_reg[16]/RESETN,INFINITY
configuration_pci_ta1_reg[19]/RESETN,INFINITY
configuration_pci_ta1_reg[22]/RESETN,INFINITY
configuration_pci_ta1_reg[25]/RESETN,INFINITY
configuration_pci_ta1_reg[28]/RESETN,INFINITY
configuration_pci_ta1_reg[31]/RESETN,INFINITY
configuration_wb_err_addr_reg[0]/RESETN,INFINITY
configuration_wb_err_addr_reg[3]/RESETN,INFINITY
configuration_wb_err_addr_reg[6]/RESETN,INFINITY
configuration_wb_err_addr_reg[10]/RESETN,INFINITY
configuration_wb_err_addr_reg[13]/RESETN,INFINITY
configuration_wb_err_addr_reg[16]/RESETN,INFINITY
configuration_wb_err_addr_reg[19]/RESETN,INFINITY
configuration_wb_err_addr_reg[22]/RESETN,INFINITY
configuration_wb_err_addr_reg[25]/RESETN,INFINITY
configuration_wb_err_addr_reg[28]/RESETN,INFINITY
configuration_wb_err_addr_reg[31]/RESETN,INFINITY
configuration_wb_err_cs_bit9_reg/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[26]/RESETN,INFINITY
configuration_wb_err_cs_bit31_24_reg[29]/RESETN,INFINITY
configuration_wb_err_data_reg[0]/RESETN,INFINITY
configuration_wb_err_data_reg[3]/RESETN,INFINITY
configuration_wb_err_data_reg[5]/RESETN,INFINITY
configuration_wb_err_data_reg[8]/RESETN,INFINITY
configuration_wb_err_data_reg[11]/RESETN,INFINITY
configuration_wb_err_data_reg[15]/RESETN,INFINITY
configuration_wb_err_data_reg[18]/RESETN,INFINITY
configuration_wb_err_data_reg[21]/RESETN,INFINITY
configuration_wb_err_data_reg[24]/RESETN,INFINITY
configuration_wb_err_data_reg[27]/RESETN,INFINITY
configuration_wb_err_data_reg[31]/RESETN,INFINITY
output_backup_frame_en_out_reg/RESETN,INFINITY
configuration_wb_err_data_reg[6]/RESETN,INFINITY
configuration_wb_err_data_reg[9]/RESETN,INFINITY
configuration_wb_err_data_reg[12]/RESETN,INFINITY
configuration_wb_err_data_reg[14]/RESETN,INFINITY
configuration_wb_err_data_reg[17]/RESETN,INFINITY
configuration_wb_err_data_reg[22]/RESETN,INFINITY
configuration_wb_err_data_reg[25]/RESETN,INFINITY
configuration_wb_err_data_reg[28]/RESETN,INFINITY
configuration_wb_err_data_reg[30]/RESETN,INFINITY
pci_target_unit_del_sync_comp_req_pending_reg/RESETN,INFINITY
