INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:38:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.930ns (19.611%)  route 3.812ns (80.389%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1981, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X31Y45         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[0]/Q
                         net (fo=9, routed)           0.624     1.348    lsq3/handshake_lsq_lsq3_core/stq_addr_0_q[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.043     1.391 r  lsq3/handshake_lsq_lsq3_core/A_storeEn_INST_0_i_51/O
                         net (fo=1, routed)           0.488     1.878    lsq3/handshake_lsq_lsq3_core/A_storeEn_INST_0_i_51_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.921 r  lsq3/handshake_lsq_lsq3_core/A_storeEn_INST_0_i_25/O
                         net (fo=3, routed)           0.405     2.326    lsq3/handshake_lsq_lsq3_core/A_storeEn_INST_0_i_25_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.043     2.369 r  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_54/O
                         net (fo=5, routed)           0.403     2.772    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_0_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.956 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.956    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_9_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.109 f  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[30]_i_7/O[1]
                         net (fo=1, routed)           0.192     3.301    lsq3/handshake_lsq_lsq3_core/TEMP_34_double_out1[9]
    SLICE_X38Y57         LUT3 (Prop_lut3_I2_O)        0.119     3.420 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[12]_i_4__0/O
                         net (fo=33, routed)          0.690     4.110    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[12]_i_4__0_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.043     4.153 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[22]_i_4__0/O
                         net (fo=1, routed)           0.341     4.494    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[22]_i_4__0_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.043     4.537 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[22]_i_3__0/O
                         net (fo=1, routed)           0.670     5.207    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[22]_i_3__0_n_0
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.043     5.250 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     5.250    lsq3/handshake_lsq_lsq3_core/ldq_data_0_d[22]
    SLICE_X26Y56         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1981, unset)         0.483     4.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X26Y56         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)        0.031     4.678    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 -0.572    




