<stg><name>main_Pipeline_VITIS_LOOP_26_2</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln26 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln25 = store i10 0, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc15:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc15:1 %icmp_ln26 = icmp_eq  i10 %i_1, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc15:2 %add_ln26 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15:3 %br_ln26 = br i1 %icmp_ln26, void %for.inc15.split, void %for.end17.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="10">
<![CDATA[
for.inc15.split:1 %zext_ln26 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.split:5 %hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="hist_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="10">
<![CDATA[
for.inc15.split:6 %hist_load = load i10 %hist_addr

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.split:17 %store_ln26 = store i10 %add_ln26, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="10">
<![CDATA[
for.inc15.split:6 %hist_load = load i10 %hist_addr

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
for.inc15.split:7 %bitcast_ln27 = bitcast i64 %hist_load

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.split:8 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="52" op_0_bw="64">
<![CDATA[
for.inc15.split:9 %trunc_ln27 = trunc i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.split:10 %icmp_ln27 = icmp_ne  i11 %tmp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc15.split:11 %icmp_ln27_1 = icmp_eq  i52 %trunc_ln27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="4" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.split:13 %tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="3" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.split:13 %tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="2" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.split:13 %tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="32" st_id="6" stage="1" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.split:13 %tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.end17.exitStub:0 %t_load_1 = load i10 %t

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.end17.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %t_out, i10 %t_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.end17.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc15.split:0 %t_load = load i10 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.split:2 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.split:3 %speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln26"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.split:4 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15.split:12 %or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15.split:14 %and_ln27 = and i1 %or_ln27, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="1">
<![CDATA[
for.inc15.split:15 %zext_ln27 = zext i1 %and_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc15.split:16 %t_1 = add i10 %zext_ln27, i10 %t_load

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.split:18 %store_ln25 = store i10 %t_1, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.split:19 %br_ln26 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
