# For whole design testing
set VHDL_BASE     "../../../../../.."
set COMBO6_BASE   "$VHDL_BASE/units/rio/aurvc/test2/combo6x"
set TOP_LEVEL     "$COMBO6_BASE/../aurvc_test.vhd \
                   $COMBO6_BASE/sim/top_level_ent.vhd \
                   $COMBO6_BASE/c6x_top.vhd"

set TB_FILE       "top_level_tb.vhd"
set SIG_FILE      "top_level_sig.fdo"

# List of additional components
set PLXSIM_BASE   "$VHDL_BASE/models/plx_9054"
set CMD_PARSER_BASE  "$VHDL_BASE/models/cmd_parser"

set COMPONENTS [list \
   [list "PLXSIM"  $PLXSIM_BASE     "FULL"] \
   [list "FPGA"    $COMBO6_BASE     "FULL"] \
]

# Global include file for compilation
source "$VHDL_BASE/base/Modelsim.inc.fdo"

# Suppress warnings from arithm library
puts "Std Arith Warnings - Disabled"
set  StdArithNoWarnings 1

# Fix wrong paths in generated Makefile
exec sh Makefile_fix

# File with signals
source $SIG_FILE
