# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: /home/esl21/ESL21/esl_demonstrator/Quad_dec_Pin_Assignment.csv
# Generated on: Fri May 18 16:49:13 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
altera_reserved_tck,Input,,,,PIN_H3,,,,,
altera_reserved_tdi,Input,,,,PIN_H4,,,,,
altera_reserved_tdo,Output,,,,PIN_J4,,,,,
altera_reserved_tms,Input,,,,PIN_J5,,,,,
CLOCK_50,Input,PIN_R8,3,B3_N0,PIN_R8,,,,,
Quad_input0[1],Input,PIN_A4,8,B8_N0,PIN_C8,3.3-V LVTTL,,,,
Quad_input0[0],Input,PIN_B5,8,B8_N0,PIN_D8,3.3-V LVTTL,,,,
Quad_input1[1],Input,PIN_A5,8,B8_N0,PIN_E9,3.3-V LVTTL,,,,
Quad_input1[0],Input,PIN_D5,8,B8_N0,PIN_C9,3.3-V LVTTL,,,,
