#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May  2 10:48:55 2024
# Process ID: 7980
# Current directory: C:/Users/ST/Desktop/Ethernet + py script
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9484 C:\Users\ST\Desktop\Ethernet + py script\project_ethernet.xpr
# Log file: C:/Users/ST/Desktop/Ethernet + py script/vivado.log
# Journal file: C:/Users/ST/Desktop/Ethernet + py script\vivado.jou
# Running On: ST-84TTYR2, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34146 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ST/Desktop/project_ethernet' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2527.789 ; gain = 471.945
open_bd_design {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from block design file <C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2645.801 ; gain = 104.660
update_compile_order -fileset sources_1
startgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO] [get_bd_intf_ports led]
delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells axi_gpio_0] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_cells axi_interconnect_0]
endgroup
export_ip_user_files -of_objects  [get_files {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
file delete -force {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}
open_bd_design {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}}
Wrote  : <C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file delete -force {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1}
file delete -force {c:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1}
file delete -force {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.ip_user_files/bd/design_1} {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.ip_user_files/sim_scripts/design_1}
create_bd_design "design_1"
Wrote  : <C:\Users\ST\Desktop\Ethernet + py script\project_ethernet.srcs\sources_1\bd\design_1\design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
make_wrapper -files [get_files {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}}] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : <C:\Users\ST\Desktop\Ethernet + py script\project_ethernet.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse {{c:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu May  2 10:51:10 2024] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.runs/synth_1/runme.log
[Thu May  2 10:51:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/Ethernet'
WARNING: [Vivado 12-818] No files matched '+'
WARNING: [Vivado 12-818] No files matched 'py'
WARNING: [Vivado 12-818] No files matched 'script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/Ethernet'
WARNING: [Vivado 12-818] No files matched '+'
WARNING: [Vivado 12-818] No files matched 'py'
WARNING: [Vivado 12-818] No files matched 'script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/Ethernet'
WARNING: [Vivado 12-818] No files matched '+'
WARNING: [Vivado 12-818] No files matched 'py'
WARNING: [Vivado 12-818] No files matched 'script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/Ethernet'
WARNING: [Vivado 12-818] No files matched '+'
WARNING: [Vivado 12-818] No files matched 'py'
WARNING: [Vivado 12-818] No files matched 'script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Users/ST/Desktop/Ethernet + py script/design_1_wrapper.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/ST/Desktop/Ethernet + py script/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/ST/Desktop/Ethernet + py script/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project {Ethernet+py script to send required data} {C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data} -part xc7z010clg400-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
set_property board_part digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Users/ST/Desktop/myVivado/vivado-library-master [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ST/Desktop/myVivado/vivado-library-master'.
set_property target_language VHDL [current_project]
add_files -norecurse {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet Case Swap and echo/project_ethtest.srcs/sources_1/bd/design_1/design_1.bd}}
export_ip_user_files -of_objects  [get_files  {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet Case Swap and echo/project_ethtest.srcs/sources_1/bd/design_1/design_1.bd}}] -lib_map_path [list {modelsim=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/modelsim} {questa=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/questa} {riviera=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/riviera} {activehdl=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/activehdl}] -force -quiet
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.srcs/sources_1/bd/design_1/design_1.bd}}] -top
add_files -norecurse {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu May  2 11:51:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.runs/synth_1/runme.log
[Thu May  2 11:51:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data/Ethernet+py'
WARNING: [Vivado 12-818] No files matched 'script'
WARNING: [Vivado 12-818] No files matched 'to'
WARNING: [Vivado 12-818] No files matched 'send'
WARNING: [Vivado 12-818] No files matched 'required'
WARNING: [Vivado 12-818] No files matched 'data.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/design_1_wrapper.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
close_project
open_project {C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet Case Swap and echo/project_ethtest.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ST/Desktop/myVivado/Testprojects/project_ethtest' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ST/Desktop/myVivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  2 12:32:47 2024...
