Flow report for Ver2
Mon Feb 20 03:37:39 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon Feb 20 03:37:39 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; StudentDesign                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 238 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 230 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 82 / 114,480 ( < 1 % )                      ;
; Total registers                    ; 82                                          ;
; Total pins                         ; 92 / 529 ( 17 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 6 / 532 ( 1 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/20/2023 03:08:36 ;
; Main task         ; Compilation         ;
; Revision Name     ; Ver2                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                              ;
+-------------------------------------+----------------------------------------+---------------+---------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name   ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+---------------+----------------+
; COMPILER_SIGNATURE_ID               ; 228956642828229.167685891657638        ; --            ; --            ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --            ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (VHDL)               ; <None>        ; --            ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --            ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --            ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --            ; --             ;
; NUM_PARALLEL_PROCESSORS             ; 4                                      ; 1             ; --            ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; StudentDesign ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; StudentDesign ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; StudentDesign ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --            ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --            ; --             ;
; TOP_LEVEL_ENTITY                    ; StudentDesign                          ; Ver2          ; --            ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                    ; --            ; --            ; eda_palace     ;
+-------------------------------------+----------------------------------------+---------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:07     ; 1.0                     ; 455 MB              ; 00:00:14                           ;
; Fitter               ; 00:00:12     ; 1.0                     ; 1191 MB             ; 00:00:20                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 377 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 566 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 632 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 618 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 634 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 618 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 633 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 618 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 634 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 618 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 635 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 618 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 635 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 618 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 634 MB              ; 00:00:01                           ;
; Total                ; 00:00:29     ; --                      ; --                  ; 00:00:44                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                    ;
+----------------------+--------------------+-------------------+-------------------+----------------+
; Module Name          ; Machine Hostname   ; OS Name           ; OS Version        ; Processor type ;
+----------------------+--------------------+-------------------+-------------------+----------------+
; Analysis & Synthesis ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; Fitter               ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; Assembler            ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; Timing Analyzer      ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
; EDA Netlist Writer   ; EndeavourOS-750xda ; EndeavourOS Linux ; EndeavourOS Linux ; x86_64         ;
+----------------------+--------------------+-------------------+-------------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2
quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Ver2
quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Ver2
quartus_sta Lab3 -c Ver2
quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Ver2
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab3 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign_sim2.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/StudentDesign_sim2.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/ Lab3 -c Ver2
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab3 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign_sim2.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/StudentDesign_sim2.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/ Lab3 -c Ver2
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab3 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign_sim2.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/StudentDesign_sim2.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/ Lab3 -c Ver2
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab3 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign_sim2.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/StudentDesign_sim2.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/ Lab3 -c Ver2
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab3 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign_sim2.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/StudentDesign_sim2.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/ Lab3 -c Ver2
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab3 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign_sim2.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/StudentDesign_sim2.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/simulation/qsim/ Lab3 -c Ver2



