ARM S0124
"DMBdWW Rfe PosRW PodWR DpCtrldW Wse"
Cycle=Rfe PosRW PodWR DpCtrldW Wse DMBdWW
Relax=[Wse,DMBdWW,Rfe]
Safe=PosRW PodWR DpCtrldW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMBdWW Rfe PosRW PodWR DpCtrldW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1           ;
 MOV R0,#2    | LDR R0,[%y1] ;
 STR R0,[%x0] | MOV R1,#2    ;
 DMB          | STR R1,[%y1] ;
 MOV R1,#1    | LDR R2,[%z1] ;
 STR R1,[%y0] | CMP R2,R2    ;
              | BNE LC00     ;
              | LC00:        ;
              | MOV R3,#1    ;
              | STR R3,[%x1] ;
exists
(x=2 /\ y=2 /\ 1:R0=1)
