{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678994457426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678994457432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 16:20:57 2023 " "Processing started: Thu Mar 16 16:20:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678994457432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994457432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste123 -c teste123 " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste123 -c teste123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994457432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678994458032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678994458032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste123.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste123.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste123-logica " "Found design unit 1: teste123-logica" {  } { { "teste123.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/teste123.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994467164 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste123 " "Found entity 1: teste123" {  } { { "teste123.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/teste123.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994467164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994467164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl3-gg " "Found design unit 1: vhdl3-gg" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994467164 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl3 " "Found entity 1: vhdl3" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994467164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994467164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vhdl3 " "Elaborating entity \"Vhdl3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678994467195 ""}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "7 0 to 6 Vhdl3.vhd(14) " "VHDL error at Vhdl3.vhd(14): value \"7\" is outside the target constraint range (0 to 6)" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 14 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "Analysis & Synthesis" 0 -1 1678994467195 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678994467195 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678994467304 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 16 16:21:07 2023 " "Processing ended: Thu Mar 16 16:21:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678994467304 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678994467304 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678994467304 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994467304 ""}
