# armv8 cheat sheet

## Execution state, Exception level and Security States

![image](https://user-images.githubusercontent.com/10084724/202102813-68651cab-0ce8-4d9c-919c-bb048b871dcd.png)

- When in `AArch64` state, the processor executes the `A64` instruction set and use 64-bit wide general-purpose registers;
- When in `AArch32` state, the processor executes the `A32` or `T32` instruction set and use 32-bit wide general-purpose registers;

## AArch64 register

### AArch64 general-purpose registers

![image](https://user-images.githubusercontent.com/10084724/202106102-31153931-ba3a-4bb8-93d0-19e58fefa19c.png)

### AArch64 special registers

![image](https://user-images.githubusercontent.com/10084724/202105028-b2a77e2c-0344-42a4-b341-514334360c40.png)

## cache

### 3 levels cache

![image](https://user-images.githubusercontent.com/10084724/202107354-708bd0ba-40e4-468d-ad3e-54bdeca43806.png)

###  Cache terminology

![image](https://user-images.githubusercontent.com/10084724/202107485-df0ed001-2154-4540-80d5-f48502390630.png)

## MMU

![image](https://user-images.githubusercontent.com/10084724/202107825-180afef8-7246-4101-aaa4-7822903487ce.png)

### address translation

![image](https://user-images.githubusercontent.com/10084724/202108168-b07aaefe-b49b-42bf-b00d-baaf7c726623.png)

### 2 stage translation

![image](https://user-images.githubusercontent.com/10084724/202108758-dbfd071e-3625-4f00-b157-b4aca3b01219.png)


