<stg><name>matrixmul</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %store_ln9 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln9 = br void %Col

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
Col:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col:1 %icmp_ln9 = icmp_eq  i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col:2 %add_ln9 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col:3 %br_ln9 = br i1 %icmp_ln9, void %Col.split, void %for.end31

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="2">
<![CDATA[
Col.split:0 %zext_ln18 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
Col.split:1 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col.split:2 %sub_ln18 = sub i4 %tmp, i4 %zext_ln18

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col.split:3 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col.split:4 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
Col.split:5 %br_ln12 = br void %Product

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.end31:0 %ret_ln22 = ret

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
Product:0 %j = phi i2 %add_ln12, void %for.inc26, i2 0, void %Col.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Product:1 %icmp_ln12 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Product:2 %add_ln12 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Product:3 %br_ln12 = br i1 %icmp_ln12, void %Product.split, void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="2">
<![CDATA[
Product.split:0 %zext_ln15 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Product.split:1 %add_ln15 = add i4 %sub_ln18, i4 %zext_ln15

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
Product.split:2 %zext_ln15_1 = zext i4 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
Product.split:3 %res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Product.split:4 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Product.split:5 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
Product.split:6 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29:0 %store_ln9 = store i2 %add_ln9, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
for.inc29:1 %br_ln9 = br void %Col

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc:0 %k = phi i2 %add_ln16, void %for.inc.split, i2 0, void %Product.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.inc:1 %empty = phi i16 %add_ln18, void %for.inc.split, i16 0, void %Product.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %icmp_ln16 = icmp_eq  i2 %k, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:3 %add_ln16 = add i2 %k, i2 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="2">
<![CDATA[
for.inc.split:0 %zext_ln18_1 = zext i2 %k

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:1 %add_ln18_1 = add i4 %sub_ln18, i4 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:2 %zext_ln18_2 = zext i4 %add_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc.split:4 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:5 %sub_ln18_1 = sub i4 %tmp_1, i4 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="sub_ln18_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:6 %add_ln18_2 = add i4 %sub_ln18_1, i4 %zext_ln15

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:7 %zext_ln18_3 = zext i4 %add_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:11 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:13 %b_load = load i4 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.inc26:0 %store_ln18 = store i16 %empty, i4 %res_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc26:1 %br_ln12 = br void %Product

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:11 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split:12 %sext_ln18 = sext i8 %a_load

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:13 %b_load = load i4 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split:14 %sext_ln18_1 = sext i8 %b_load

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:15 %mul_ln18 = mul i16 %sext_ln18_1, i16 %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:15 %mul_ln18 = mul i16 %sext_ln18_1, i16 %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:15 %mul_ln18 = mul i16 %sext_ln18_1, i16 %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:16 %add_ln18 = add i16 %mul_ln18, i16 %empty

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:9 %speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln16"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:10 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:16 %add_ln18 = add i16 %mul_ln18, i16 %empty

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:17 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="i" fromId="87" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="89" toId="10">
</dataflow>
<dataflow id="92" from="empty_1" to="spectopmodule_ln3" fromId="91" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="a" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="116" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="12">
</dataflow>
<dataflow id="119" from="a" to="specbitsmap_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="121" from="b" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="122" from="empty" to="specinterface_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="137" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="138" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="140" from="b" to="specbitsmap_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="142" from="res" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="143" from="empty" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="152" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="158" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="159" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="161" from="res" to="specbitsmap_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln9" fromId="162" toId="17">
</dataflow>
<dataflow id="164" from="i" to="store_ln9" fromId="9" toId="17">
</dataflow>
<dataflow id="165" from="i" to="i_1" fromId="9" toId="19">
</dataflow>
<dataflow id="166" from="i_1" to="icmp_ln9" fromId="19" toId="20">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln9" fromId="167" toId="20">
</dataflow>
<dataflow id="169" from="i_1" to="add_ln9" fromId="19" toId="21">
</dataflow>
<dataflow id="171" from="StgValue_170" to="add_ln9" fromId="170" toId="21">
</dataflow>
<dataflow id="172" from="icmp_ln9" to="br_ln9" fromId="20" toId="22">
</dataflow>
<dataflow id="173" from="i_1" to="zext_ln18" fromId="19" toId="23">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="174" toId="24">
</dataflow>
<dataflow id="176" from="i_1" to="tmp" fromId="19" toId="24">
</dataflow>
<dataflow id="177" from="StgValue_162" to="tmp" fromId="162" toId="24">
</dataflow>
<dataflow id="178" from="tmp" to="sub_ln18" fromId="24" toId="25">
</dataflow>
<dataflow id="179" from="zext_ln18" to="sub_ln18" fromId="23" toId="25">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln9" fromId="180" toId="26">
</dataflow>
<dataflow id="183" from="StgValue_182" to="speclooptripcount_ln9" fromId="182" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_182" to="speclooptripcount_ln9" fromId="182" toId="26">
</dataflow>
<dataflow id="185" from="StgValue_182" to="speclooptripcount_ln9" fromId="182" toId="26">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="186" toId="27">
</dataflow>
<dataflow id="189" from="empty_4" to="specloopname_ln21" fromId="188" toId="27">
</dataflow>
<dataflow id="190" from="add_ln12" to="j" fromId="32" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="br_ln12" to="j" fromId="60" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="192" from="StgValue_162" to="j" fromId="162" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="br_ln12" to="j" fromId="28" toId="30">
</dataflow>
<dataflow id="194" from="j" to="icmp_ln12" fromId="30" toId="31">
</dataflow>
<dataflow id="195" from="StgValue_167" to="icmp_ln12" fromId="167" toId="31">
</dataflow>
<dataflow id="196" from="j" to="add_ln12" fromId="30" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_170" to="add_ln12" fromId="170" toId="32">
</dataflow>
<dataflow id="198" from="icmp_ln12" to="br_ln12" fromId="31" toId="33">
</dataflow>
<dataflow id="199" from="j" to="zext_ln15" fromId="30" toId="34">
</dataflow>
<dataflow id="200" from="sub_ln18" to="add_ln15" fromId="25" toId="35">
</dataflow>
<dataflow id="201" from="zext_ln15" to="add_ln15" fromId="34" toId="35">
</dataflow>
<dataflow id="202" from="add_ln15" to="zext_ln15_1" fromId="35" toId="36">
</dataflow>
<dataflow id="203" from="res" to="res_addr" fromId="86" toId="37">
</dataflow>
<dataflow id="205" from="StgValue_204" to="res_addr" fromId="204" toId="37">
</dataflow>
<dataflow id="206" from="zext_ln15_1" to="res_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="180" toId="38">
</dataflow>
<dataflow id="208" from="StgValue_182" to="speclooptripcount_ln12" fromId="182" toId="38">
</dataflow>
<dataflow id="209" from="StgValue_182" to="speclooptripcount_ln12" fromId="182" toId="38">
</dataflow>
<dataflow id="210" from="StgValue_182" to="speclooptripcount_ln12" fromId="182" toId="38">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecLoopName" to="specloopname_ln20" fromId="186" toId="39">
</dataflow>
<dataflow id="213" from="empty_3" to="specloopname_ln20" fromId="212" toId="39">
</dataflow>
<dataflow id="214" from="add_ln9" to="store_ln9" fromId="21" toId="41">
</dataflow>
<dataflow id="215" from="i" to="store_ln9" fromId="9" toId="41">
</dataflow>
<dataflow id="216" from="add_ln16" to="k" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="br_ln16" to="k" fromId="72" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="218" from="StgValue_162" to="k" fromId="162" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln16" to="k" fromId="40" toId="43">
</dataflow>
<dataflow id="220" from="add_ln18" to="empty" fromId="71" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="br_ln16" to="empty" fromId="72" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="223" from="StgValue_222" to="empty" fromId="222" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="br_ln16" to="empty" fromId="40" toId="44">
</dataflow>
<dataflow id="225" from="k" to="icmp_ln16" fromId="43" toId="45">
</dataflow>
<dataflow id="226" from="StgValue_167" to="icmp_ln16" fromId="167" toId="45">
</dataflow>
<dataflow id="227" from="k" to="add_ln16" fromId="43" toId="46">
</dataflow>
<dataflow id="228" from="StgValue_170" to="add_ln16" fromId="170" toId="46">
</dataflow>
<dataflow id="229" from="icmp_ln16" to="br_ln16" fromId="45" toId="47">
</dataflow>
<dataflow id="230" from="k" to="zext_ln18_1" fromId="43" toId="48">
</dataflow>
<dataflow id="231" from="sub_ln18" to="add_ln18_1" fromId="25" toId="49">
</dataflow>
<dataflow id="232" from="zext_ln18_1" to="add_ln18_1" fromId="48" toId="49">
</dataflow>
<dataflow id="233" from="add_ln18_1" to="zext_ln18_2" fromId="49" toId="50">
</dataflow>
<dataflow id="234" from="a" to="a_addr" fromId="84" toId="51">
</dataflow>
<dataflow id="235" from="StgValue_204" to="a_addr" fromId="204" toId="51">
</dataflow>
<dataflow id="236" from="zext_ln18_2" to="a_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="237" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_1" fromId="174" toId="52">
</dataflow>
<dataflow id="238" from="k" to="tmp_1" fromId="43" toId="52">
</dataflow>
<dataflow id="239" from="StgValue_162" to="tmp_1" fromId="162" toId="52">
</dataflow>
<dataflow id="240" from="tmp_1" to="sub_ln18_1" fromId="52" toId="53">
</dataflow>
<dataflow id="241" from="zext_ln18_1" to="sub_ln18_1" fromId="48" toId="53">
</dataflow>
<dataflow id="242" from="sub_ln18_1" to="add_ln18_2" fromId="53" toId="54">
</dataflow>
<dataflow id="243" from="zext_ln15" to="add_ln18_2" fromId="34" toId="54">
</dataflow>
<dataflow id="244" from="add_ln18_2" to="zext_ln18_3" fromId="54" toId="55">
</dataflow>
<dataflow id="245" from="b" to="b_addr" fromId="85" toId="56">
</dataflow>
<dataflow id="246" from="StgValue_204" to="b_addr" fromId="204" toId="56">
</dataflow>
<dataflow id="247" from="zext_ln18_3" to="b_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="248" from="a_addr" to="a_load" fromId="51" toId="57">
</dataflow>
<dataflow id="249" from="b_addr" to="b_load" fromId="56" toId="58">
</dataflow>
<dataflow id="250" from="empty" to="store_ln18" fromId="44" toId="59">
</dataflow>
<dataflow id="251" from="res_addr" to="store_ln18" fromId="37" toId="59">
</dataflow>
<dataflow id="252" from="a_addr" to="a_load" fromId="51" toId="61">
</dataflow>
<dataflow id="253" from="a_load" to="sext_ln18" fromId="61" toId="62">
</dataflow>
<dataflow id="254" from="b_addr" to="b_load" fromId="56" toId="63">
</dataflow>
<dataflow id="255" from="b_load" to="sext_ln18_1" fromId="63" toId="64">
</dataflow>
<dataflow id="256" from="sext_ln18_1" to="mul_ln18" fromId="64" toId="65">
</dataflow>
<dataflow id="257" from="sext_ln18" to="mul_ln18" fromId="62" toId="65">
</dataflow>
<dataflow id="258" from="sext_ln18_1" to="mul_ln18" fromId="64" toId="66">
</dataflow>
<dataflow id="259" from="sext_ln18" to="mul_ln18" fromId="62" toId="66">
</dataflow>
<dataflow id="260" from="sext_ln18_1" to="mul_ln18" fromId="64" toId="67">
</dataflow>
<dataflow id="261" from="sext_ln18" to="mul_ln18" fromId="62" toId="67">
</dataflow>
<dataflow id="262" from="mul_ln18" to="add_ln18" fromId="67" toId="68">
</dataflow>
<dataflow id="263" from="empty" to="add_ln18" fromId="44" toId="68">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln16" fromId="180" toId="69">
</dataflow>
<dataflow id="265" from="StgValue_182" to="speclooptripcount_ln16" fromId="182" toId="69">
</dataflow>
<dataflow id="266" from="StgValue_182" to="speclooptripcount_ln16" fromId="182" toId="69">
</dataflow>
<dataflow id="267" from="StgValue_182" to="speclooptripcount_ln16" fromId="182" toId="69">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="186" toId="70">
</dataflow>
<dataflow id="270" from="empty_2" to="specloopname_ln19" fromId="269" toId="70">
</dataflow>
<dataflow id="271" from="mul_ln18" to="add_ln18" fromId="67" toId="71">
</dataflow>
<dataflow id="272" from="empty" to="add_ln18" fromId="44" toId="71">
</dataflow>
<dataflow id="273" from="icmp_ln9" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="274" from="icmp_ln12" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="275" from="icmp_ln16" to="StgValue_4" fromId="45" toId="4">
</dataflow>
</dataflows>


</stg>
