#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bfa9b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c46e80 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1bf8ce0 .functor NOT 1, L_0x1c71810, C4<0>, C4<0>, C4<0>;
L_0x1c127d0 .functor XOR 8, L_0x1c713a0, L_0x1c71560, C4<00000000>, C4<00000000>;
L_0x1c482a0 .functor XOR 8, L_0x1c127d0, L_0x1c716a0, C4<00000000>, C4<00000000>;
v0x1c6ef80_0 .net *"_ivl_10", 7 0, L_0x1c716a0;  1 drivers
v0x1c6f080_0 .net *"_ivl_12", 7 0, L_0x1c482a0;  1 drivers
v0x1c6f160_0 .net *"_ivl_2", 7 0, L_0x1c71300;  1 drivers
v0x1c6f220_0 .net *"_ivl_4", 7 0, L_0x1c713a0;  1 drivers
v0x1c6f300_0 .net *"_ivl_6", 7 0, L_0x1c71560;  1 drivers
v0x1c6f430_0 .net *"_ivl_8", 7 0, L_0x1c127d0;  1 drivers
v0x1c6f510_0 .net "areset", 0 0, L_0x1bf90f0;  1 drivers
v0x1c6f5b0_0 .var "clk", 0 0;
v0x1c6f650_0 .net "predict_history_dut", 6 0, v0x1c6e310_0;  1 drivers
v0x1c6f7a0_0 .net "predict_history_ref", 6 0, L_0x1c71170;  1 drivers
v0x1c6f840_0 .net "predict_pc", 6 0, L_0x1c70400;  1 drivers
v0x1c6f8e0_0 .net "predict_taken_dut", 0 0, v0x1c6e550_0;  1 drivers
v0x1c6f980_0 .net "predict_taken_ref", 0 0, L_0x1c70fb0;  1 drivers
v0x1c6fa20_0 .net "predict_valid", 0 0, v0x1c6b240_0;  1 drivers
v0x1c6fac0_0 .var/2u "stats1", 223 0;
v0x1c6fb60_0 .var/2u "strobe", 0 0;
v0x1c6fc20_0 .net "tb_match", 0 0, L_0x1c71810;  1 drivers
v0x1c6fdd0_0 .net "tb_mismatch", 0 0, L_0x1bf8ce0;  1 drivers
v0x1c6fe70_0 .net "train_history", 6 0, L_0x1c709b0;  1 drivers
v0x1c6ff30_0 .net "train_mispredicted", 0 0, L_0x1c70850;  1 drivers
v0x1c6ffd0_0 .net "train_pc", 6 0, L_0x1c70b40;  1 drivers
v0x1c70090_0 .net "train_taken", 0 0, L_0x1c70630;  1 drivers
v0x1c70130_0 .net "train_valid", 0 0, v0x1c6bbc0_0;  1 drivers
v0x1c701d0_0 .net "wavedrom_enable", 0 0, v0x1c6bc90_0;  1 drivers
v0x1c70270_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1c6bd30_0;  1 drivers
v0x1c70310_0 .net "wavedrom_title", 511 0, v0x1c6be10_0;  1 drivers
L_0x1c71300 .concat [ 7 1 0 0], L_0x1c71170, L_0x1c70fb0;
L_0x1c713a0 .concat [ 7 1 0 0], L_0x1c71170, L_0x1c70fb0;
L_0x1c71560 .concat [ 7 1 0 0], v0x1c6e310_0, v0x1c6e550_0;
L_0x1c716a0 .concat [ 7 1 0 0], L_0x1c71170, L_0x1c70fb0;
L_0x1c71810 .cmp/eeq 8, L_0x1c71300, L_0x1c482a0;
S_0x1bf8060 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1c46e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1bfc1e0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1bfc220 .param/l "LT" 0 3 22, C4<10>;
P_0x1bfc260 .param/l "SNT" 0 3 22, C4<00>;
P_0x1bfc2a0 .param/l "ST" 0 3 22, C4<11>;
P_0x1bfc2e0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1bf95d0 .functor XOR 7, v0x1c693e0_0, L_0x1c70400, C4<0000000>, C4<0000000>;
L_0x1c23a60 .functor XOR 7, L_0x1c709b0, L_0x1c70b40, C4<0000000>, C4<0000000>;
v0x1c36e10_0 .net *"_ivl_11", 0 0, L_0x1c70ec0;  1 drivers
L_0x7f04ec94d1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c370e0_0 .net *"_ivl_12", 0 0, L_0x7f04ec94d1c8;  1 drivers
L_0x7f04ec94d210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1bf8d50_0 .net *"_ivl_16", 6 0, L_0x7f04ec94d210;  1 drivers
v0x1bf8f90_0 .net *"_ivl_4", 1 0, L_0x1c70cd0;  1 drivers
v0x1bf9160_0 .net *"_ivl_6", 8 0, L_0x1c70dd0;  1 drivers
L_0x7f04ec94d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1bf96c0_0 .net *"_ivl_9", 1 0, L_0x7f04ec94d180;  1 drivers
v0x1c690c0_0 .net "areset", 0 0, L_0x1bf90f0;  alias, 1 drivers
v0x1c69180_0 .net "clk", 0 0, v0x1c6f5b0_0;  1 drivers
v0x1c69240 .array "pht", 0 127, 1 0;
v0x1c69300_0 .net "predict_history", 6 0, L_0x1c71170;  alias, 1 drivers
v0x1c693e0_0 .var "predict_history_r", 6 0;
v0x1c694c0_0 .net "predict_index", 6 0, L_0x1bf95d0;  1 drivers
v0x1c695a0_0 .net "predict_pc", 6 0, L_0x1c70400;  alias, 1 drivers
v0x1c69680_0 .net "predict_taken", 0 0, L_0x1c70fb0;  alias, 1 drivers
v0x1c69740_0 .net "predict_valid", 0 0, v0x1c6b240_0;  alias, 1 drivers
v0x1c69800_0 .net "train_history", 6 0, L_0x1c709b0;  alias, 1 drivers
v0x1c698e0_0 .net "train_index", 6 0, L_0x1c23a60;  1 drivers
v0x1c699c0_0 .net "train_mispredicted", 0 0, L_0x1c70850;  alias, 1 drivers
v0x1c69a80_0 .net "train_pc", 6 0, L_0x1c70b40;  alias, 1 drivers
v0x1c69b60_0 .net "train_taken", 0 0, L_0x1c70630;  alias, 1 drivers
v0x1c69c20_0 .net "train_valid", 0 0, v0x1c6bbc0_0;  alias, 1 drivers
E_0x1c09450 .event posedge, v0x1c690c0_0, v0x1c69180_0;
L_0x1c70cd0 .array/port v0x1c69240, L_0x1c70dd0;
L_0x1c70dd0 .concat [ 7 2 0 0], L_0x1bf95d0, L_0x7f04ec94d180;
L_0x1c70ec0 .part L_0x1c70cd0, 1, 1;
L_0x1c70fb0 .functor MUXZ 1, L_0x7f04ec94d1c8, L_0x1c70ec0, v0x1c6b240_0, C4<>;
L_0x1c71170 .functor MUXZ 7, L_0x7f04ec94d210, v0x1c693e0_0, v0x1c6b240_0, C4<>;
S_0x1c22f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1bf8060;
 .timescale -12 -12;
v0x1c369f0_0 .var/i "i", 31 0;
S_0x1c69e40 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1c46e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1c69ff0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1bf90f0 .functor BUFZ 1, v0x1c6b310_0, C4<0>, C4<0>, C4<0>;
L_0x7f04ec94d0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c6aad0_0 .net *"_ivl_10", 0 0, L_0x7f04ec94d0a8;  1 drivers
L_0x7f04ec94d0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1c6abb0_0 .net *"_ivl_14", 6 0, L_0x7f04ec94d0f0;  1 drivers
L_0x7f04ec94d138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1c6ac90_0 .net *"_ivl_18", 6 0, L_0x7f04ec94d138;  1 drivers
L_0x7f04ec94d018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1c6ad50_0 .net *"_ivl_2", 6 0, L_0x7f04ec94d018;  1 drivers
L_0x7f04ec94d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c6ae30_0 .net *"_ivl_6", 0 0, L_0x7f04ec94d060;  1 drivers
v0x1c6af60_0 .net "areset", 0 0, L_0x1bf90f0;  alias, 1 drivers
v0x1c6b000_0 .net "clk", 0 0, v0x1c6f5b0_0;  alias, 1 drivers
v0x1c6b0d0_0 .net "predict_pc", 6 0, L_0x1c70400;  alias, 1 drivers
v0x1c6b1a0_0 .var "predict_pc_r", 6 0;
v0x1c6b240_0 .var "predict_valid", 0 0;
v0x1c6b310_0 .var "reset", 0 0;
v0x1c6b3b0_0 .net "tb_match", 0 0, L_0x1c71810;  alias, 1 drivers
v0x1c6b470_0 .net "train_history", 6 0, L_0x1c709b0;  alias, 1 drivers
v0x1c6b560_0 .var "train_history_r", 6 0;
v0x1c6b620_0 .net "train_mispredicted", 0 0, L_0x1c70850;  alias, 1 drivers
v0x1c6b6f0_0 .var "train_mispredicted_r", 0 0;
v0x1c6b790_0 .net "train_pc", 6 0, L_0x1c70b40;  alias, 1 drivers
v0x1c6b990_0 .var "train_pc_r", 6 0;
v0x1c6ba50_0 .net "train_taken", 0 0, L_0x1c70630;  alias, 1 drivers
v0x1c6bb20_0 .var "train_taken_r", 0 0;
v0x1c6bbc0_0 .var "train_valid", 0 0;
v0x1c6bc90_0 .var "wavedrom_enable", 0 0;
v0x1c6bd30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1c6be10_0 .var "wavedrom_title", 511 0;
E_0x1c088f0/0 .event negedge, v0x1c69180_0;
E_0x1c088f0/1 .event posedge, v0x1c69180_0;
E_0x1c088f0 .event/or E_0x1c088f0/0, E_0x1c088f0/1;
L_0x1c70400 .functor MUXZ 7, L_0x7f04ec94d018, v0x1c6b1a0_0, v0x1c6b240_0, C4<>;
L_0x1c70630 .functor MUXZ 1, L_0x7f04ec94d060, v0x1c6bb20_0, v0x1c6bbc0_0, C4<>;
L_0x1c70850 .functor MUXZ 1, L_0x7f04ec94d0a8, v0x1c6b6f0_0, v0x1c6bbc0_0, C4<>;
L_0x1c709b0 .functor MUXZ 7, L_0x7f04ec94d0f0, v0x1c6b560_0, v0x1c6bbc0_0, C4<>;
L_0x1c70b40 .functor MUXZ 7, L_0x7f04ec94d138, v0x1c6b990_0, v0x1c6bbc0_0, C4<>;
S_0x1c6a0b0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1c69e40;
 .timescale -12 -12;
v0x1c6a310_0 .var/2u "arfail", 0 0;
v0x1c6a3f0_0 .var "async", 0 0;
v0x1c6a4b0_0 .var/2u "datafail", 0 0;
v0x1c6a550_0 .var/2u "srfail", 0 0;
E_0x1c086a0 .event posedge, v0x1c69180_0;
E_0x1bea9f0 .event negedge, v0x1c69180_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1c086a0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c086a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1bea9f0;
    %load/vec4 v0x1c6b3b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1c6a4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %wait E_0x1c086a0;
    %load/vec4 v0x1c6b3b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1c6a310_0, 0, 1;
    %wait E_0x1c086a0;
    %load/vec4 v0x1c6b3b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1c6a550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %load/vec4 v0x1c6a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1c6a310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1c6a3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1c6a4b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1c6a3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1c6a610 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1c69e40;
 .timescale -12 -12;
v0x1c6a810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c6a8f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1c69e40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c6c090 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1c46e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1c6cf90 .array "PHT", 127 0, 1 0;
v0x1c6e070_0 .net "areset", 0 0, L_0x1bf90f0;  alias, 1 drivers
v0x1c6e180_0 .net "clk", 0 0, v0x1c6f5b0_0;  alias, 1 drivers
v0x1c6e270_0 .var "global_history", 6 0;
v0x1c6e310_0 .var "predict_history", 6 0;
v0x1c6e440_0 .net "predict_pc", 6 0, L_0x1c70400;  alias, 1 drivers
v0x1c6e550_0 .var "predict_taken", 0 0;
v0x1c6e610_0 .net "predict_valid", 0 0, v0x1c6b240_0;  alias, 1 drivers
v0x1c6e700_0 .net "train_history", 6 0, L_0x1c709b0;  alias, 1 drivers
v0x1c6e7c0_0 .net "train_mispredicted", 0 0, L_0x1c70850;  alias, 1 drivers
v0x1c6e8b0_0 .net "train_pc", 6 0, L_0x1c70b40;  alias, 1 drivers
v0x1c6e9c0_0 .net "train_taken", 0 0, L_0x1c70630;  alias, 1 drivers
v0x1c6eab0_0 .net "train_valid", 0 0, v0x1c6bbc0_0;  alias, 1 drivers
v0x1c6cf90_0 .array/port v0x1c6cf90, 0;
E_0x1c4ed00/0 .event anyedge, v0x1c69740_0, v0x1c6e270_0, v0x1c695a0_0, v0x1c6cf90_0;
v0x1c6cf90_1 .array/port v0x1c6cf90, 1;
v0x1c6cf90_2 .array/port v0x1c6cf90, 2;
v0x1c6cf90_3 .array/port v0x1c6cf90, 3;
v0x1c6cf90_4 .array/port v0x1c6cf90, 4;
E_0x1c4ed00/1 .event anyedge, v0x1c6cf90_1, v0x1c6cf90_2, v0x1c6cf90_3, v0x1c6cf90_4;
v0x1c6cf90_5 .array/port v0x1c6cf90, 5;
v0x1c6cf90_6 .array/port v0x1c6cf90, 6;
v0x1c6cf90_7 .array/port v0x1c6cf90, 7;
v0x1c6cf90_8 .array/port v0x1c6cf90, 8;
E_0x1c4ed00/2 .event anyedge, v0x1c6cf90_5, v0x1c6cf90_6, v0x1c6cf90_7, v0x1c6cf90_8;
v0x1c6cf90_9 .array/port v0x1c6cf90, 9;
v0x1c6cf90_10 .array/port v0x1c6cf90, 10;
v0x1c6cf90_11 .array/port v0x1c6cf90, 11;
v0x1c6cf90_12 .array/port v0x1c6cf90, 12;
E_0x1c4ed00/3 .event anyedge, v0x1c6cf90_9, v0x1c6cf90_10, v0x1c6cf90_11, v0x1c6cf90_12;
v0x1c6cf90_13 .array/port v0x1c6cf90, 13;
v0x1c6cf90_14 .array/port v0x1c6cf90, 14;
v0x1c6cf90_15 .array/port v0x1c6cf90, 15;
v0x1c6cf90_16 .array/port v0x1c6cf90, 16;
E_0x1c4ed00/4 .event anyedge, v0x1c6cf90_13, v0x1c6cf90_14, v0x1c6cf90_15, v0x1c6cf90_16;
v0x1c6cf90_17 .array/port v0x1c6cf90, 17;
v0x1c6cf90_18 .array/port v0x1c6cf90, 18;
v0x1c6cf90_19 .array/port v0x1c6cf90, 19;
v0x1c6cf90_20 .array/port v0x1c6cf90, 20;
E_0x1c4ed00/5 .event anyedge, v0x1c6cf90_17, v0x1c6cf90_18, v0x1c6cf90_19, v0x1c6cf90_20;
v0x1c6cf90_21 .array/port v0x1c6cf90, 21;
v0x1c6cf90_22 .array/port v0x1c6cf90, 22;
v0x1c6cf90_23 .array/port v0x1c6cf90, 23;
v0x1c6cf90_24 .array/port v0x1c6cf90, 24;
E_0x1c4ed00/6 .event anyedge, v0x1c6cf90_21, v0x1c6cf90_22, v0x1c6cf90_23, v0x1c6cf90_24;
v0x1c6cf90_25 .array/port v0x1c6cf90, 25;
v0x1c6cf90_26 .array/port v0x1c6cf90, 26;
v0x1c6cf90_27 .array/port v0x1c6cf90, 27;
v0x1c6cf90_28 .array/port v0x1c6cf90, 28;
E_0x1c4ed00/7 .event anyedge, v0x1c6cf90_25, v0x1c6cf90_26, v0x1c6cf90_27, v0x1c6cf90_28;
v0x1c6cf90_29 .array/port v0x1c6cf90, 29;
v0x1c6cf90_30 .array/port v0x1c6cf90, 30;
v0x1c6cf90_31 .array/port v0x1c6cf90, 31;
v0x1c6cf90_32 .array/port v0x1c6cf90, 32;
E_0x1c4ed00/8 .event anyedge, v0x1c6cf90_29, v0x1c6cf90_30, v0x1c6cf90_31, v0x1c6cf90_32;
v0x1c6cf90_33 .array/port v0x1c6cf90, 33;
v0x1c6cf90_34 .array/port v0x1c6cf90, 34;
v0x1c6cf90_35 .array/port v0x1c6cf90, 35;
v0x1c6cf90_36 .array/port v0x1c6cf90, 36;
E_0x1c4ed00/9 .event anyedge, v0x1c6cf90_33, v0x1c6cf90_34, v0x1c6cf90_35, v0x1c6cf90_36;
v0x1c6cf90_37 .array/port v0x1c6cf90, 37;
v0x1c6cf90_38 .array/port v0x1c6cf90, 38;
v0x1c6cf90_39 .array/port v0x1c6cf90, 39;
v0x1c6cf90_40 .array/port v0x1c6cf90, 40;
E_0x1c4ed00/10 .event anyedge, v0x1c6cf90_37, v0x1c6cf90_38, v0x1c6cf90_39, v0x1c6cf90_40;
v0x1c6cf90_41 .array/port v0x1c6cf90, 41;
v0x1c6cf90_42 .array/port v0x1c6cf90, 42;
v0x1c6cf90_43 .array/port v0x1c6cf90, 43;
v0x1c6cf90_44 .array/port v0x1c6cf90, 44;
E_0x1c4ed00/11 .event anyedge, v0x1c6cf90_41, v0x1c6cf90_42, v0x1c6cf90_43, v0x1c6cf90_44;
v0x1c6cf90_45 .array/port v0x1c6cf90, 45;
v0x1c6cf90_46 .array/port v0x1c6cf90, 46;
v0x1c6cf90_47 .array/port v0x1c6cf90, 47;
v0x1c6cf90_48 .array/port v0x1c6cf90, 48;
E_0x1c4ed00/12 .event anyedge, v0x1c6cf90_45, v0x1c6cf90_46, v0x1c6cf90_47, v0x1c6cf90_48;
v0x1c6cf90_49 .array/port v0x1c6cf90, 49;
v0x1c6cf90_50 .array/port v0x1c6cf90, 50;
v0x1c6cf90_51 .array/port v0x1c6cf90, 51;
v0x1c6cf90_52 .array/port v0x1c6cf90, 52;
E_0x1c4ed00/13 .event anyedge, v0x1c6cf90_49, v0x1c6cf90_50, v0x1c6cf90_51, v0x1c6cf90_52;
v0x1c6cf90_53 .array/port v0x1c6cf90, 53;
v0x1c6cf90_54 .array/port v0x1c6cf90, 54;
v0x1c6cf90_55 .array/port v0x1c6cf90, 55;
v0x1c6cf90_56 .array/port v0x1c6cf90, 56;
E_0x1c4ed00/14 .event anyedge, v0x1c6cf90_53, v0x1c6cf90_54, v0x1c6cf90_55, v0x1c6cf90_56;
v0x1c6cf90_57 .array/port v0x1c6cf90, 57;
v0x1c6cf90_58 .array/port v0x1c6cf90, 58;
v0x1c6cf90_59 .array/port v0x1c6cf90, 59;
v0x1c6cf90_60 .array/port v0x1c6cf90, 60;
E_0x1c4ed00/15 .event anyedge, v0x1c6cf90_57, v0x1c6cf90_58, v0x1c6cf90_59, v0x1c6cf90_60;
v0x1c6cf90_61 .array/port v0x1c6cf90, 61;
v0x1c6cf90_62 .array/port v0x1c6cf90, 62;
v0x1c6cf90_63 .array/port v0x1c6cf90, 63;
v0x1c6cf90_64 .array/port v0x1c6cf90, 64;
E_0x1c4ed00/16 .event anyedge, v0x1c6cf90_61, v0x1c6cf90_62, v0x1c6cf90_63, v0x1c6cf90_64;
v0x1c6cf90_65 .array/port v0x1c6cf90, 65;
v0x1c6cf90_66 .array/port v0x1c6cf90, 66;
v0x1c6cf90_67 .array/port v0x1c6cf90, 67;
v0x1c6cf90_68 .array/port v0x1c6cf90, 68;
E_0x1c4ed00/17 .event anyedge, v0x1c6cf90_65, v0x1c6cf90_66, v0x1c6cf90_67, v0x1c6cf90_68;
v0x1c6cf90_69 .array/port v0x1c6cf90, 69;
v0x1c6cf90_70 .array/port v0x1c6cf90, 70;
v0x1c6cf90_71 .array/port v0x1c6cf90, 71;
v0x1c6cf90_72 .array/port v0x1c6cf90, 72;
E_0x1c4ed00/18 .event anyedge, v0x1c6cf90_69, v0x1c6cf90_70, v0x1c6cf90_71, v0x1c6cf90_72;
v0x1c6cf90_73 .array/port v0x1c6cf90, 73;
v0x1c6cf90_74 .array/port v0x1c6cf90, 74;
v0x1c6cf90_75 .array/port v0x1c6cf90, 75;
v0x1c6cf90_76 .array/port v0x1c6cf90, 76;
E_0x1c4ed00/19 .event anyedge, v0x1c6cf90_73, v0x1c6cf90_74, v0x1c6cf90_75, v0x1c6cf90_76;
v0x1c6cf90_77 .array/port v0x1c6cf90, 77;
v0x1c6cf90_78 .array/port v0x1c6cf90, 78;
v0x1c6cf90_79 .array/port v0x1c6cf90, 79;
v0x1c6cf90_80 .array/port v0x1c6cf90, 80;
E_0x1c4ed00/20 .event anyedge, v0x1c6cf90_77, v0x1c6cf90_78, v0x1c6cf90_79, v0x1c6cf90_80;
v0x1c6cf90_81 .array/port v0x1c6cf90, 81;
v0x1c6cf90_82 .array/port v0x1c6cf90, 82;
v0x1c6cf90_83 .array/port v0x1c6cf90, 83;
v0x1c6cf90_84 .array/port v0x1c6cf90, 84;
E_0x1c4ed00/21 .event anyedge, v0x1c6cf90_81, v0x1c6cf90_82, v0x1c6cf90_83, v0x1c6cf90_84;
v0x1c6cf90_85 .array/port v0x1c6cf90, 85;
v0x1c6cf90_86 .array/port v0x1c6cf90, 86;
v0x1c6cf90_87 .array/port v0x1c6cf90, 87;
v0x1c6cf90_88 .array/port v0x1c6cf90, 88;
E_0x1c4ed00/22 .event anyedge, v0x1c6cf90_85, v0x1c6cf90_86, v0x1c6cf90_87, v0x1c6cf90_88;
v0x1c6cf90_89 .array/port v0x1c6cf90, 89;
v0x1c6cf90_90 .array/port v0x1c6cf90, 90;
v0x1c6cf90_91 .array/port v0x1c6cf90, 91;
v0x1c6cf90_92 .array/port v0x1c6cf90, 92;
E_0x1c4ed00/23 .event anyedge, v0x1c6cf90_89, v0x1c6cf90_90, v0x1c6cf90_91, v0x1c6cf90_92;
v0x1c6cf90_93 .array/port v0x1c6cf90, 93;
v0x1c6cf90_94 .array/port v0x1c6cf90, 94;
v0x1c6cf90_95 .array/port v0x1c6cf90, 95;
v0x1c6cf90_96 .array/port v0x1c6cf90, 96;
E_0x1c4ed00/24 .event anyedge, v0x1c6cf90_93, v0x1c6cf90_94, v0x1c6cf90_95, v0x1c6cf90_96;
v0x1c6cf90_97 .array/port v0x1c6cf90, 97;
v0x1c6cf90_98 .array/port v0x1c6cf90, 98;
v0x1c6cf90_99 .array/port v0x1c6cf90, 99;
v0x1c6cf90_100 .array/port v0x1c6cf90, 100;
E_0x1c4ed00/25 .event anyedge, v0x1c6cf90_97, v0x1c6cf90_98, v0x1c6cf90_99, v0x1c6cf90_100;
v0x1c6cf90_101 .array/port v0x1c6cf90, 101;
v0x1c6cf90_102 .array/port v0x1c6cf90, 102;
v0x1c6cf90_103 .array/port v0x1c6cf90, 103;
v0x1c6cf90_104 .array/port v0x1c6cf90, 104;
E_0x1c4ed00/26 .event anyedge, v0x1c6cf90_101, v0x1c6cf90_102, v0x1c6cf90_103, v0x1c6cf90_104;
v0x1c6cf90_105 .array/port v0x1c6cf90, 105;
v0x1c6cf90_106 .array/port v0x1c6cf90, 106;
v0x1c6cf90_107 .array/port v0x1c6cf90, 107;
v0x1c6cf90_108 .array/port v0x1c6cf90, 108;
E_0x1c4ed00/27 .event anyedge, v0x1c6cf90_105, v0x1c6cf90_106, v0x1c6cf90_107, v0x1c6cf90_108;
v0x1c6cf90_109 .array/port v0x1c6cf90, 109;
v0x1c6cf90_110 .array/port v0x1c6cf90, 110;
v0x1c6cf90_111 .array/port v0x1c6cf90, 111;
v0x1c6cf90_112 .array/port v0x1c6cf90, 112;
E_0x1c4ed00/28 .event anyedge, v0x1c6cf90_109, v0x1c6cf90_110, v0x1c6cf90_111, v0x1c6cf90_112;
v0x1c6cf90_113 .array/port v0x1c6cf90, 113;
v0x1c6cf90_114 .array/port v0x1c6cf90, 114;
v0x1c6cf90_115 .array/port v0x1c6cf90, 115;
v0x1c6cf90_116 .array/port v0x1c6cf90, 116;
E_0x1c4ed00/29 .event anyedge, v0x1c6cf90_113, v0x1c6cf90_114, v0x1c6cf90_115, v0x1c6cf90_116;
v0x1c6cf90_117 .array/port v0x1c6cf90, 117;
v0x1c6cf90_118 .array/port v0x1c6cf90, 118;
v0x1c6cf90_119 .array/port v0x1c6cf90, 119;
v0x1c6cf90_120 .array/port v0x1c6cf90, 120;
E_0x1c4ed00/30 .event anyedge, v0x1c6cf90_117, v0x1c6cf90_118, v0x1c6cf90_119, v0x1c6cf90_120;
v0x1c6cf90_121 .array/port v0x1c6cf90, 121;
v0x1c6cf90_122 .array/port v0x1c6cf90, 122;
v0x1c6cf90_123 .array/port v0x1c6cf90, 123;
v0x1c6cf90_124 .array/port v0x1c6cf90, 124;
E_0x1c4ed00/31 .event anyedge, v0x1c6cf90_121, v0x1c6cf90_122, v0x1c6cf90_123, v0x1c6cf90_124;
v0x1c6cf90_125 .array/port v0x1c6cf90, 125;
v0x1c6cf90_126 .array/port v0x1c6cf90, 126;
v0x1c6cf90_127 .array/port v0x1c6cf90, 127;
E_0x1c4ed00/32 .event anyedge, v0x1c6cf90_125, v0x1c6cf90_126, v0x1c6cf90_127;
E_0x1c4ed00 .event/or E_0x1c4ed00/0, E_0x1c4ed00/1, E_0x1c4ed00/2, E_0x1c4ed00/3, E_0x1c4ed00/4, E_0x1c4ed00/5, E_0x1c4ed00/6, E_0x1c4ed00/7, E_0x1c4ed00/8, E_0x1c4ed00/9, E_0x1c4ed00/10, E_0x1c4ed00/11, E_0x1c4ed00/12, E_0x1c4ed00/13, E_0x1c4ed00/14, E_0x1c4ed00/15, E_0x1c4ed00/16, E_0x1c4ed00/17, E_0x1c4ed00/18, E_0x1c4ed00/19, E_0x1c4ed00/20, E_0x1c4ed00/21, E_0x1c4ed00/22, E_0x1c4ed00/23, E_0x1c4ed00/24, E_0x1c4ed00/25, E_0x1c4ed00/26, E_0x1c4ed00/27, E_0x1c4ed00/28, E_0x1c4ed00/29, E_0x1c4ed00/30, E_0x1c4ed00/31, E_0x1c4ed00/32;
S_0x1c6c7e0 .scope begin, "$unm_blk_10" "$unm_blk_10" 4 56, 4 56 0, S_0x1c6c090;
 .timescale 0 0;
v0x1c6c9e0_0 .var "index", 6 0;
S_0x1c6cae0 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x1c6c090;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x1c6cae0
v0x1c6cdc0_0 .var "history", 6 0;
v0x1c6cea0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x1c6cea0_0;
    %load/vec4 v0x1c6cdc0_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x1c6ed60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1c46e80;
 .timescale -12 -12;
E_0x1c4eff0 .event anyedge, v0x1c6fb60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c6fb60_0;
    %nor/r;
    %assign/vec4 v0x1c6fb60_0, 0;
    %wait E_0x1c4eff0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c69e40;
T_5 ;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b6f0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1c6b990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b240_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1c6b1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c6a3f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1c6a0b0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c6a8f0;
    %join;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b240_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1c6b1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b240_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1c6b990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b6f0_0, 0;
    %wait E_0x1bea9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c086a0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c086a0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c6a8f0;
    %join;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1c6b1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b240_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1c6b990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6b6f0_0, 0;
    %wait E_0x1bea9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6b310_0, 0;
    %wait E_0x1c086a0;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c086a0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %wait E_0x1c086a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c086a0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c6a8f0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c088f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1c6bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6bb20_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1c6b990_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1c6b1a0_0, 0;
    %assign/vec4 v0x1c6b240_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1c6b560_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1c6b6f0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bf8060;
T_6 ;
    %wait E_0x1c09450;
    %load/vec4 v0x1c690c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x1c22f00;
    %jmp t_0;
    .scope S_0x1c22f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c369f0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1c369f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1c369f0_0;
    %store/vec4a v0x1c69240, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1c369f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1c369f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x1bf8060;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c693e0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1c69740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x1c693e0_0;
    %load/vec4 v0x1c69680_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1c693e0_0, 0;
T_6.5 ;
    %load/vec4 v0x1c69c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x1c698e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c69240, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x1c69b60_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x1c698e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c69240, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1c698e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c69240, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x1c698e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c69240, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x1c69b60_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x1c698e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c69240, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1c698e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c69240, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x1c699c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x1c69800_0;
    %load/vec4 v0x1c69b60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1c693e0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c6c090;
T_7 ;
    %wait E_0x1c09450;
    %load/vec4 v0x1c6e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1c6e270_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1c6eab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x1c6e7c0_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1c6e700_0;
    %assign/vec4 v0x1c6e270_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1c6e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1c6e270_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1c6e550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1c6e270_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1c6c090;
T_8 ;
    %wait E_0x1c4ed00;
    %load/vec4 v0x1c6e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c6e270_0;
    %store/vec4 v0x1c6e310_0, 0, 7;
    %load/vec4 v0x1c6e440_0;
    %load/vec4 v0x1c6e270_0;
    %store/vec4 v0x1c6cdc0_0, 0, 7;
    %store/vec4 v0x1c6cea0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x1c6cae0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c6cf90, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1c6e550_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6e550_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c6e310_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1c6c7e0;
T_9 ;
    %load/vec4 v0x1c6e8b0_0;
    %load/vec4 v0x1c6e700_0;
    %store/vec4 v0x1c6cdc0_0, 0, 7;
    %store/vec4 v0x1c6cea0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x1c6cae0;
    %store/vec4 v0x1c6c9e0_0, 0, 7;
    %end;
    .thread T_9, $init;
    .scope S_0x1c6c090;
T_10 ;
    %wait E_0x1c086a0;
    %load/vec4 v0x1c6eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_3, S_0x1c6c7e0;
    %jmp t_2;
    .scope S_0x1c6c7e0;
t_3 ;
    %load/vec4 v0x1c6e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1c6c9e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c6cf90, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x1c6c9e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c6cf90, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1c6c9e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c6cf90, 0, 4;
T_10.4 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1c6c9e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c6cf90, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v0x1c6c9e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1c6cf90, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1c6c9e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c6cf90, 0, 4;
T_10.6 ;
T_10.3 ;
    %end;
    .scope S_0x1c6c090;
t_2 %join;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1c46e80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6fb60_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x1c46e80;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c6f5b0_0;
    %inv;
    %store/vec4 v0x1c6f5b0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x1c46e80;
T_13 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c6b000_0, v0x1c6fdd0_0, v0x1c6f5b0_0, v0x1c6f510_0, v0x1c6fa20_0, v0x1c6f840_0, v0x1c70130_0, v0x1c70090_0, v0x1c6ff30_0, v0x1c6fe70_0, v0x1c6ffd0_0, v0x1c6f980_0, v0x1c6f8e0_0, v0x1c6f7a0_0, v0x1c6f650_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x1c46e80;
T_14 ;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_14.1 ;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_14.3 ;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x1c46e80;
T_15 ;
    %wait E_0x1c088f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6fac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
    %load/vec4 v0x1c6fc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6fac0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x1c6f980_0;
    %load/vec4 v0x1c6f980_0;
    %load/vec4 v0x1c6f8e0_0;
    %xor;
    %load/vec4 v0x1c6f980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x1c6f7a0_0;
    %load/vec4 v0x1c6f7a0_0;
    %load/vec4 v0x1c6f650_0;
    %xor;
    %load/vec4 v0x1c6f7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x1c6fac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6fac0_0, 4, 32;
T_15.8 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response21/top_module.sv";
