// SPDX-License-Identifier: Apache-2.0
// Copyright (c) 2026 hipfire contributors
// hipfire — see LICENSE and NOTICE in the project root.
//! Parity for the indexed-MoE OQ4G256 gate_up kernel
//! (`gemv_oq4g256_moe_gate_up_k8_indexed`) vs a CPU oracle.
//!
//! Builds N_EXP per-expert weight blobs in the OQ4 interleaved layout (per
//! group: [f32 scale | 128 signed nibbles], 132 B), a device pointer table, and
//! a K_TOP=8 routing vector, then checks the W4A16 dot:
//!   y[row] = Σ_g sc[e,row,g] · Σ_{j∈group} sext4(nib) · x[g*256+j]
//! split into y_gate[row<MI] / y_up[row>=MI], exactly like the kernel.
//!
//!   cargo run --release -p hipfire-rdna --example parity_gemv_oq4g256_moe [M K]

use hipfire_rdna::Gpu;

fn lcg(seed: u32, n: usize) -> Vec<u8> {
    let mut s = seed.max(1);
    (0..n)
        .map(|_| {
            s = s.wrapping_mul(1_103_515_245).wrapping_add(12345) & 0x7fff_ffff;
            (s >> 13) as u8
        })
        .collect()
}
fn lcgf(seed: u32, n: usize) -> Vec<f32> {
    let mut s = seed.max(1);
    (0..n)
        .map(|_| {
            s = s.wrapping_mul(1_103_515_245).wrapping_add(12345) & 0x7fff_ffff;
            -1.0 + (s as f32 / 2_147_483_648.0) * 2.0
        })
        .collect()
}

const BLK: usize = 132; // [f32 scale | 128 nibble bytes]

fn main() {
    let mut a = std::env::args().skip(1);
    let m: usize = a.next().and_then(|s| s.parse().ok()).unwrap_or(64);
    let k: usize = a.next().and_then(|s| s.parse().ok()).unwrap_or(1024);
    let group = 256usize;
    assert_eq!(k % group, 0);
    assert_eq!(m % 2, 0);
    let ng = k / group;
    let mi = m / 2;
    let n_exp = 256usize;
    let k_top = 8usize;

    let mut gpu = Gpu::init().unwrap();

    // Per-expert blobs + their CPU-side (nibbles, scales) for the oracle.
    let mut expert_nib: Vec<Vec<u8>> = Vec::new(); // [e] -> M*ng*128 nibble bytes (row-major group packing)
    let mut expert_sc: Vec<Vec<f32>> = Vec::new(); // [e] -> M*ng scales
    let mut expert_tensors = Vec::new();
    let mut ptrs: Vec<u64> = Vec::new();
    for e in 0..n_exp {
        let nib = lcg(1 + e as u32, m * ng * 128);
        let sc: Vec<f32> = lcgf(0x11 + e as u32, m * ng)
            .iter()
            .map(|v| 0.01 + v.abs() * 0.25)
            .collect();
        // Interleave into 132 B blocks: [scale | 128 nibbles] per (row, group).
        let mut blob = vec![0u8; m * ng * BLK];
        for r in 0..m {
            for g in 0..ng {
                let blk = (r * ng + g) * BLK;
                let s = sc[r * ng + g];
                blob[blk..blk + 4].copy_from_slice(&s.to_le_bytes());
                let nsrc = (r * ng + g) * 128;
                blob[blk + 4..blk + BLK].copy_from_slice(&nib[nsrc..nsrc + 128]);
            }
        }
        let t = gpu.upload_raw(&blob, &[blob.len()]).unwrap();
        ptrs.push(t.buf.as_ptr() as u64);
        expert_tensors.push(t);
        expert_nib.push(nib);
        expert_sc.push(sc);
    }

    let ptr_bytes: Vec<u8> = ptrs.iter().flat_map(|p| p.to_le_bytes()).collect();
    let ptr_tensor = gpu.upload_raw(&ptr_bytes, &[n_exp]).unwrap();

    // Routing: scattered distinct experts across the full n_exp range (mirrors a
    // real router's top-k over 256 experts, not the sequential 0..k_top).
    let topk: Vec<i32> = vec![0, 50, 100, 150, 200, 255, 17, 99];
    let topk_bytes: Vec<u8> = topk.iter().flat_map(|i| i.to_le_bytes()).collect();
    let topk_tensor = gpu.upload_raw(&topk_bytes, &[k_top]).unwrap();

    let x = lcgf(3, k);
    let xbytes: Vec<u8> = x.iter().flat_map(|v| v.to_le_bytes()).collect();
    let xd = gpu.upload_raw(&xbytes, &[1, k]).unwrap();

    let y_gate = gpu
        .upload_raw(&vec![0u8; k_top * mi * 4], &[k_top, mi])
        .unwrap();
    let y_up = gpu
        .upload_raw(&vec![0u8; k_top * mi * 4], &[k_top, mi])
        .unwrap();

    gpu.gemv_oq4g256_moe_gate_up_k8_indexed(&ptr_tensor, &topk_tensor, &xd, &y_gate, &y_up, m, k)
        .unwrap();
    gpu.device_synchronize().unwrap();
    let yg = gpu.download_f32(&y_gate).unwrap();
    let yu = gpu.download_f32(&y_up).unwrap();

    // CPU oracle.
    let sext = |nib: u8| -> i32 {
        let v = (nib & 0xf) as i32;
        (v << 28) >> 28
    };
    let mut max_abs = 0.0f32;
    let mut max_mag = 0.0f32;
    for krank in 0..k_top {
        let e = topk[krank] as usize;
        for row in 0..m {
            let mut acc = 0.0f32;
            for g in 0..ng {
                let mut gsum = 0.0f32;
                let nbase = (row * ng + g) * 128;
                for j in 0..group {
                    let byte = expert_nib[e][nbase + j / 2];
                    let nib = if j & 1 == 0 { byte & 0xf } else { byte >> 4 };
                    gsum += sext(nib) as f32 * x[g * group + j];
                }
                acc += gsum * expert_sc[e][row * ng + g];
            }
            let got = if row < mi {
                yg[krank * mi + row]
            } else {
                yu[krank * mi + (row - mi)]
            };
            max_abs = max_abs.max((got - acc).abs());
            max_mag = max_mag.max(acc.abs());
        }
    }

    let tol = 1e-3 * max_mag.max(1.0);
    let pass = max_abs <= tol;
    println!(
        "parity_gemv_oq4g256_moe gate_up M={m} K={k} n_exp={n_exp} k_top={k_top} on {}: \
         max_abs={max_abs:.5} (mag={max_mag:.2}) -> {}",
        gpu.arch,
        if pass { "PASS" } else { "FAIL" }
    );
    if !pass {
        std::process::exit(1);
    }
}
