Command: /u/srivats/proj_area/examples_reconciled/Practical-UVM-Step-By-Step/Part_1/uvm_core_utilities/run/./simv_print -l simv_print.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2; Runtime version N-2017.12-SP2;  Jul 16 11:09 2018
UVM_INFO /global/apps/vcs_2017.12-SP2/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

---------------------------------------------
Name          Type          Size  Value      
---------------------------------------------
Child Class   class_A       -     @335       
  cl_int      integral      32    'ha        
  cl_string   string        11    Child Class
  cl_int_arr  da(integral)  10    -          
    [0]       integral      32    'h1        
    [1]       integral      32    'h2        
    [2]       integral      32    'h3        
    [3]       integral      32    'h4        
    [4]       integral      32    'h5        
    [5]       integral      32    'h6        
    [6]       integral      32    'h7        
    [7]       integral      32    'h8        
    [8]       integral      32    'h9        
    [9]       integral      32    'ha        
  logic_data  aa(int,int)   16    -          
    [1]       integral      64    'h1        
    [2]       integral      64    'h2        
    [4]       integral      64    'h4        
    [8]       integral      64    'h8        
    [16]      integral      64    'h10       
    [32]      integral      64    'h20       
    [64]      integral      64    'h40       
    [128]     integral      64    'h80       
    [256]     integral      64    'h100      
    [512]     integral      64    'h200      
    [1024]    integral      64    'h400      
    [2048]    integral      64    'h800      
    [4096]    integral      64    'h1000     
    [8192]    integral      64    'h2000     
    [16384]   integral      64    'h4000     
    [32768]   integral      64    'h8000     
---------------------------------------------
Child Class: (class_A@335) { cl_int: 'ha  cl_string: Child Class  cl_int_arr: { [0]: 'h1  [1]: 'h2  [2]: 'h3  [3]: 'h4  [4]: 'h5  [5]: 'h6  [6]: 'h7  [7]: 'h8  [8]: 'h9  [9]: 'ha  } logic_data: { [1]: 'h1  [2]: 'h2  [4]: 'h4  [8]: 'h8  [16]: 'h10  [32]: 'h20  [64]: 'h40  [128]: 'h80  [256]: 'h100  [512]: 'h200  [1024]: 'h400  [2048]: 'h800  [4096]: 'h1000  [8192]: 'h2000  [16384]: 'h4000  [32768]: 'h8000  } } 
Child Class: (class_A@335) {
  cl_int: 'ha 
  cl_string: Child Class 
  cl_int_arr: {
    [0]: 'h1 
    [1]: 'h2 
    [2]: 'h3 
    [3]: 'h4 
    [4]: 'h5 
    [5]: 'h6 
    [6]: 'h7 
    [7]: 'h8 
    [8]: 'h9 
    [9]: 'ha 
  }
  logic_data: {
    [1]: 'h1 
    [2]: 'h2 
    [4]: 'h4 
    [8]: 'h8 
    [16]: 'h10 
    [32]: 'h20 
    [64]: 'h40 
    [128]: 'h80 
    [256]: 'h100 
    [512]: 'h200 
    [1024]: 'h400 
    [2048]: 'h800 
    [4096]: 'h1000 
    [8192]: 'h2000 
    [16384]: 'h4000 
    [32768]: 'h8000 
  }
}
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.430 seconds;       Data structure size:   0.2Mb
Mon Jul 16 11:09:28 2018
