
*** Running vivado
    with args -log Counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Counter.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Counter.tcl -notrace
Command: synth_design -top Counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14924 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 382.117 ; gain = 96.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd:41]
INFO: [Synth 8-3491] module 'Slow_CLK' declared at 'E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Slow_CLK.vhd:34' bound to instance 'Slow_CLK0' of component 'Slow_CLK' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Slow_CLK' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Slow_CLK.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_CLK' (1#1) [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Slow_CLK.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd:71]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd:78]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'Counter' (3#1) [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.141 ; gain = 151.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.141 ; gain = 151.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.141 ; gain = 151.773
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ClK_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.141 ; gain = 151.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_CLK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element D_FF0/Qbar_reg was removed.  [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element D_FF1/Qbar_reg was removed.  [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element D_FF2/Qbar_reg was removed.  [E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "Slow_CLK0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_CLK0/ClK_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT4   |    10|
|4     |LUT5   |     3|
|5     |LUT6   |     2|
|6     |FDRE   |    37|
|7     |IBUF   |     3|
|8     |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |    67|
|2     |  D_FF0     |D_FF     |     2|
|3     |  D_FF1     |D_FF_0   |     3|
|4     |  D_FF2     |D_FF_1   |     1|
|5     |  Slow_CLK0 |Slow_CLK |    54|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 577.703 ; gain = 292.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 674.621 ; gain = 401.617
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/testingPrograms/Vivado Labs/Lab_5/Lab_5.runs/synth_1/Counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Counter_utilization_synth.rpt -pb Counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 674.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 18:51:23 2023...
