Question,Option A,Option B,Option C,Option D,Option E,Answer,Explanation
"What is a key difference in the business models of ARM and Intel, according to the text?","Intel only designs chips, while ARM manufactures them.","ARM designs and manufactures chips, while Intel only licenses designs.","ARM only designs and licenses architectural designs, while Intel designs and manufactures chips.",Both ARM and Intel primarily focus on manufacturing chips for servers.,"Intel licenses designs to manufacturers, while ARM manufactures directly.",C,"The text states that 'Intel: designs and manufactures chips' and 'ARM: only designs, licenses architectural designs to manufacturers'."
"Which type of devices are ARM processors most commonly associated with, according to the overview?",High-performance servers,Desktop personal computers,Mobile devices like smartphones and tablets,Large mainframe systems,Specialized supercomputers,C,"The text explicitly states: 'ARM processors: common for mobile devices (smartphones, tablets)'."
"Besides mobile devices, ARM processors are also noted for their use in which specific type of systems?",High-end gaming consoles,Cloud data center infrastructure,Real-time embedded systems,Desktop publishing workstations,Large-scale enterprise databases,C,The text mentions ARM is 'Also for real-time embedded systems'.
What claim is made about ARM processors' prevalence in terms of quantity?,They are the least widely used architecture.,They are used exclusively in niche markets.,"Over 100 billion have been produced, making it the most widely used architecture by quantity.",Their production numbers are declining rapidly.,They are primarily used in experimental and research settings.,C,The text states: 'Over 100 billion ARM processors produced; most widely used architecture by quantity'.
Which specific ARM architecture is the primary focus of the provided text?,ARM v6 32-bit architecture,ARM v7-A architecture,ARM v8 64-bit architecture,ARM Cortex-M series,ARM Mali GPU architecture,C,The text explicitly states the 'Focus: 64-bit ARM v8 architecture'.
How many distinct translation granule sizes does ARM v8 architecture support?,One,Two,Three,Four,Five,C,"ARM v8 has three translation granules: 4 KB, 16 KB, and 64 KB."
Which of the following lists correctly identifies the three translation granule sizes supported by ARM v8?,"1 KB, 2 KB, and 4 KB","4 KB, 8 KB, and 16 KB","4 KB, 16 KB, and 64 KB","8 KB, 32 KB, and 128 KB","16 KB, 32 KB, and 64 KB",C,"The text lists the translation granules as: '4 KB, 16 KB, and 64 KB'."
What is the primary function of translation granules in ARM v8 architecture?,To define CPU clock speeds and bus interfaces.,To specify the number of available CPU registers.,To provide different page sizes and larger contiguous memory sections called regions.,To manage instruction pipelines and branch prediction.,To control I/O device access and interrupt handling.,C,The text states: 'Each granule provides different page sizes and larger contiguous memory sections called regions'.
"According to the glossary, what are 'regions' in ARM v8 CPUs?",The smallest addressable units of memory.,Contiguous memory areas with separate privilege and access rules.,Hardware caches used for fast data retrieval.,Registers that store CPU status information.,Software segments for application code.,B,"The glossary defines 'regions' as: 'In ARM v8 CPUs, contiguous memory areas with separate privilege and access rules'."
"For a 4 KB translation granule in ARM v8, what is the associated page size?",1 KB,4 KB,16 KB,64 KB,2 MB,B,The table shows that a 4 KB Translation Granule Size corresponds to a 4 KB Page Size.
Which region sizes are supported by a 4 KB translation granule in ARM v8?,32 MB only,512 MB only,2 MB and 1 GB,4 KB and 16 KB,1 GB only,C,"The table indicates that for a 4 KB granule, the Region Size can be '2 MB, 1 GB'."
What is the page size associated with a 16 KB translation granule in ARM v8?,4 KB,8 KB,16 KB,32 KB,64 KB,C,The table shows that a 16 KB Translation Granule Size corresponds to a 16 KB Page Size.
What is the region size provided when using a 16 KB translation granule in ARM v8?,2 MB,32 MB,512 MB,1 GB,4 KB,B,"The table indicates that for a 16 KB granule, the Region Size is '32 MB'."
"For a 64 KB translation granule in ARM v8, what is the corresponding page size?",16 KB,32 KB,64 KB,128 KB,256 KB,C,The table shows that a 64 KB Translation Granule Size corresponds to a 64 KB Page Size.
Which region size is associated with a 64 KB translation granule in ARM v8?,2 MB,32 MB,512 MB,1 GB,4 KB,C,"The table indicates that for a 64 KB granule, the Region Size is '512 MB'."
What is the maximum number of paging levels that can be used with 4-KB and 16-KB translation granules in ARM v8?,Two levels,Three levels,Four levels,Five levels,Six levels,C,The text states: '4-KB and 16-KB granules: up to four levels of paging'.
What is the maximum number of paging levels supported by 64-KB translation granules in ARM v8?,Two levels,Three levels,Four levels,Five levels,Six levels,B,The text states: '64-KB granules: up to three levels of paging'.
"Although ARM v8 is a 64-bit architecture, how many bits are currently used for addressing, according to the text?",32 bits,48 bits,52 bits,60 bits,64 bits,B,"The text mentions: 'ARM v8 is 64-bit architecture, but only 48 bits currently used'."
What is the primary role of the TTBR (Translation Table Base Register) in ARM v8?,It stores the physical address of the current instruction.,It points to the level 0 (outer) page table for the current thread.,It holds the base address for the interrupt vector table.,It manages the translation Lookaside Buffers (TLBs).,It defines the memory access permissions for a process.,B,"The text and glossary define TTBR as the 'translation table base register, points to level 0 table for current thread'."
"When all four paging levels are used with a 4-KB granule in ARM v8, which bits are used to refer to the offset within the 4-KB page?",Bits 0-7,Bits 0-11,Bits 0-15,Bits 0-19,Bits 0-20,B,The text specifies: 'offset (bits 0-11) refers to offset within 4-KB page'.
"If a Level-1 table entry refers to a 1-GB region, which low-order bits are used as the offset within that region?",Bits 0-11,Bits 0-20,Bits 0-29,Bits 0-31,Bits 0-39,C,The text states: 'Level-1 table refers to 1-GB region: low-order 30 bits (0-29) used as offset'.
"When a Level-2 table entry refers to a 2-MB region, which low-order bits are used as the offset?",Bits 0-11,Bits 0-20,Bits 0-29,Bits 0-31,Bits 0-39,B,The text states: 'Level-2 table refers to 2-MB region: low-order 21 bits (0-20) used as offset'.
How many levels of Translation Lookaside Buffers (TLBs) does the ARM architecture support?,One level,Two levels,Three levels,Four levels,No TLB support,B,The text indicates: 'ARM architecture supports two levels of TLBs'.
What components make up the inner level of TLBs in ARM architecture?,A single combined instruction/data TLB,Two micro TLBs: one for data and one for instructions,A main TLB for all translations,Four micro TLBs for different privilege levels,Only one micro TLB for instructions,B,"The text specifies: 'Inner level: two micro TLBs (one for data, one for instructions)'."
What specific feature do the inner-level micro TLBs in ARM support?,Virtualization extensions,Hardware breakpoints,ASIDs (Address Space Identifiers),Out-of-order execution,Dynamic frequency scaling,C,The text states that the micro TLBs 'support ASIDs'.
What is the single TLB at the outer level in ARM architecture called?,Micro TLB,Global TLB,Main TLB,Instruction TLB,Data TLB,C,The text specifies: 'Outer level: single main TLB'.
Where does the address translation process begin in the ARM architecture?,At the main TLB level,Directly with a page table walk,At the micro-TLB level,In the CPU's general-purpose registers,Within the instruction cache,C,The text explains: 'Address translation process: Begins at micro-TLB level'.
"If a micro-TLB miss occurs during address translation in ARM, what is the immediate next step?",A page table walk is performed immediately.,The main TLB is checked.,An exception or interrupt is generated.,The process is terminated.,Data is fetched directly from main memory.,B,The text describes the process: 'Micro-TLB miss: main TLB checked'.
What action is performed if both the micro-TLB and the main TLB miss during address translation in ARM?,The system reports a fatal error.,The CPU automatically loads data from disk.,A hardware page table walk is performed.,The operating system restarts the process.,The request is retried after a short delay.,C,The text specifies: 'Both TLBs miss: page table walk performed in hardware'.
"According to the glossary, what are 'translation granules'?",Small memory buffers used for temporary data storage.,Features of ARM v8 CPUs defining page sizes and regions.,Registers that hold the current program counter.,Software routines for memory management.,Types of instruction sets for different processors.,B,The glossary defines 'translation granules' as: 'Features of ARM v8 CPUs defining page sizes and regions'.
"Based on the glossary, which statement accurately describes the 'main TLB'?",It is the inner-level TLB specifically for instruction lookups.,"It is the outer-level TLB, checked after a micro TLB lookup and before a page table walk.",It is a cache for frequently accessed kernel data.,It is a register that stores the base address of the translation tables.,It is a buffer used exclusively for I/O operations.,B,The glossary defines 'main TLB' as: 'ARM CPU outer-level TLB; checked after micro TLB lookup and before page table walk'.
"According to the glossary, what is a 'micro TLB'?","A single, unified cache for both instructions and data.",The main outer-level TLB for global addresses.,"ARM CPU inner-level TLBs, one for instructions and one for data.",A specialized register for storing physical addresses.,A buffer used to optimize CPU pipeline stages.,C,"The glossary defines 'micro TLB' as: 'ARM CPU inner-level TLBs, one for instructions and one for data'."
