#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c3b6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c3b830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c34060 .functor NOT 1, L_0x1c6e1d0, C4<0>, C4<0>, C4<0>;
L_0x1c6df30 .functor XOR 1, L_0x1c6ddd0, L_0x1c6de90, C4<0>, C4<0>;
L_0x1c6e0c0 .functor XOR 1, L_0x1c6df30, L_0x1c6dff0, C4<0>, C4<0>;
v0x1c6ad20_0 .net *"_ivl_10", 0 0, L_0x1c6dff0;  1 drivers
v0x1c6ae20_0 .net *"_ivl_12", 0 0, L_0x1c6e0c0;  1 drivers
v0x1c6af00_0 .net *"_ivl_2", 0 0, L_0x1c6cf30;  1 drivers
v0x1c6afc0_0 .net *"_ivl_4", 0 0, L_0x1c6ddd0;  1 drivers
v0x1c6b0a0_0 .net *"_ivl_6", 0 0, L_0x1c6de90;  1 drivers
v0x1c6b1d0_0 .net *"_ivl_8", 0 0, L_0x1c6df30;  1 drivers
v0x1c6b2b0_0 .net "a", 0 0, v0x1c682e0_0;  1 drivers
v0x1c6b350_0 .net "b", 0 0, v0x1c68380_0;  1 drivers
v0x1c6b3f0_0 .net "c", 0 0, v0x1c68420_0;  1 drivers
v0x1c6b490_0 .var "clk", 0 0;
v0x1c6b530_0 .net "d", 0 0, v0x1c68560_0;  1 drivers
v0x1c6b5d0_0 .net "q_dut", 0 0, L_0x1c6dc70;  1 drivers
v0x1c6b670_0 .net "q_ref", 0 0, L_0x1c340d0;  1 drivers
v0x1c6b710_0 .var/2u "stats1", 159 0;
v0x1c6b7b0_0 .var/2u "strobe", 0 0;
v0x1c6b850_0 .net "tb_match", 0 0, L_0x1c6e1d0;  1 drivers
v0x1c6b910_0 .net "tb_mismatch", 0 0, L_0x1c34060;  1 drivers
v0x1c6b9d0_0 .net "wavedrom_enable", 0 0, v0x1c68650_0;  1 drivers
v0x1c6ba70_0 .net "wavedrom_title", 511 0, v0x1c686f0_0;  1 drivers
L_0x1c6cf30 .concat [ 1 0 0 0], L_0x1c340d0;
L_0x1c6ddd0 .concat [ 1 0 0 0], L_0x1c340d0;
L_0x1c6de90 .concat [ 1 0 0 0], L_0x1c6dc70;
L_0x1c6dff0 .concat [ 1 0 0 0], L_0x1c340d0;
L_0x1c6e1d0 .cmp/eeq 1, L_0x1c6cf30, L_0x1c6e0c0;
S_0x1c3b9c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c3b830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c27ea0 .functor OR 1, v0x1c682e0_0, v0x1c68380_0, C4<0>, C4<0>;
L_0x1c3c120 .functor OR 1, v0x1c68420_0, v0x1c68560_0, C4<0>, C4<0>;
L_0x1c340d0 .functor AND 1, L_0x1c27ea0, L_0x1c3c120, C4<1>, C4<1>;
v0x1c342d0_0 .net *"_ivl_0", 0 0, L_0x1c27ea0;  1 drivers
v0x1c34370_0 .net *"_ivl_2", 0 0, L_0x1c3c120;  1 drivers
v0x1c27ff0_0 .net "a", 0 0, v0x1c682e0_0;  alias, 1 drivers
v0x1c28090_0 .net "b", 0 0, v0x1c68380_0;  alias, 1 drivers
v0x1c67760_0 .net "c", 0 0, v0x1c68420_0;  alias, 1 drivers
v0x1c67870_0 .net "d", 0 0, v0x1c68560_0;  alias, 1 drivers
v0x1c67930_0 .net "q", 0 0, L_0x1c340d0;  alias, 1 drivers
S_0x1c67a90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c3b830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c682e0_0 .var "a", 0 0;
v0x1c68380_0 .var "b", 0 0;
v0x1c68420_0 .var "c", 0 0;
v0x1c684c0_0 .net "clk", 0 0, v0x1c6b490_0;  1 drivers
v0x1c68560_0 .var "d", 0 0;
v0x1c68650_0 .var "wavedrom_enable", 0 0;
v0x1c686f0_0 .var "wavedrom_title", 511 0;
E_0x1c365b0/0 .event negedge, v0x1c684c0_0;
E_0x1c365b0/1 .event posedge, v0x1c684c0_0;
E_0x1c365b0 .event/or E_0x1c365b0/0, E_0x1c365b0/1;
E_0x1c36800 .event posedge, v0x1c684c0_0;
E_0x1c209f0 .event negedge, v0x1c684c0_0;
S_0x1c67de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c67a90;
 .timescale -12 -12;
v0x1c67fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c680e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c67a90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c68850 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c3b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c6bda0 .functor NOT 1, v0x1c68380_0, C4<0>, C4<0>, C4<0>;
L_0x1c6be30 .functor AND 1, v0x1c682e0_0, L_0x1c6bda0, C4<1>, C4<1>;
L_0x1c6bec0 .functor NOT 1, v0x1c68420_0, C4<0>, C4<0>, C4<0>;
L_0x1c6bf30 .functor AND 1, L_0x1c6be30, L_0x1c6bec0, C4<1>, C4<1>;
L_0x1c6c020 .functor AND 1, L_0x1c6bf30, v0x1c68560_0, C4<1>, C4<1>;
L_0x1c6c0e0 .functor NOT 1, v0x1c682e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c190 .functor AND 1, L_0x1c6c0e0, v0x1c68380_0, C4<1>, C4<1>;
L_0x1c6c250 .functor NOT 1, v0x1c68420_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c310 .functor AND 1, L_0x1c6c190, L_0x1c6c250, C4<1>, C4<1>;
L_0x1c6c420 .functor AND 1, L_0x1c6c310, v0x1c68560_0, C4<1>, C4<1>;
L_0x1c6c540 .functor OR 1, L_0x1c6c020, L_0x1c6c420, C4<0>, C4<0>;
L_0x1c6c600 .functor NOT 1, v0x1c682e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c6e0 .functor AND 1, L_0x1c6c600, v0x1c68380_0, C4<1>, C4<1>;
L_0x1c6c7a0 .functor AND 1, L_0x1c6c6e0, v0x1c68420_0, C4<1>, C4<1>;
L_0x1c6c670 .functor OR 1, L_0x1c6c540, L_0x1c6c7a0, C4<0>, C4<0>;
L_0x1c6c980 .functor NOT 1, v0x1c68380_0, C4<0>, C4<0>, C4<0>;
L_0x1c6cb90 .functor AND 1, v0x1c682e0_0, L_0x1c6c980, C4<1>, C4<1>;
L_0x1c6cd60 .functor AND 1, L_0x1c6cb90, v0x1c68420_0, C4<1>, C4<1>;
L_0x1c6cfd0 .functor NOT 1, v0x1c68560_0, C4<0>, C4<0>, C4<0>;
L_0x1c6d040 .functor AND 1, L_0x1c6cd60, L_0x1c6cfd0, C4<1>, C4<1>;
L_0x1c6d200 .functor OR 1, L_0x1c6c670, L_0x1c6d040, C4<0>, C4<0>;
L_0x1c6d310 .functor AND 1, v0x1c682e0_0, v0x1c68380_0, C4<1>, C4<1>;
L_0x1c6d440 .functor NOT 1, v0x1c68420_0, C4<0>, C4<0>, C4<0>;
L_0x1c6d4b0 .functor AND 1, L_0x1c6d310, L_0x1c6d440, C4<1>, C4<1>;
L_0x1c6d690 .functor AND 1, L_0x1c6d4b0, v0x1c68560_0, C4<1>, C4<1>;
L_0x1c6d860 .functor OR 1, L_0x1c6d200, L_0x1c6d690, C4<0>, C4<0>;
L_0x1c6da50 .functor AND 1, v0x1c682e0_0, v0x1c68380_0, C4<1>, C4<1>;
L_0x1c6dac0 .functor AND 1, L_0x1c6da50, v0x1c68420_0, C4<1>, C4<1>;
L_0x1c6dc70 .functor OR 1, L_0x1c6d860, L_0x1c6dac0, C4<0>, C4<0>;
v0x1c68b40_0 .net *"_ivl_0", 0 0, L_0x1c6bda0;  1 drivers
v0x1c68c20_0 .net *"_ivl_10", 0 0, L_0x1c6c0e0;  1 drivers
v0x1c68d00_0 .net *"_ivl_12", 0 0, L_0x1c6c190;  1 drivers
v0x1c68df0_0 .net *"_ivl_14", 0 0, L_0x1c6c250;  1 drivers
v0x1c68ed0_0 .net *"_ivl_16", 0 0, L_0x1c6c310;  1 drivers
v0x1c69000_0 .net *"_ivl_18", 0 0, L_0x1c6c420;  1 drivers
v0x1c690e0_0 .net *"_ivl_2", 0 0, L_0x1c6be30;  1 drivers
v0x1c691c0_0 .net *"_ivl_20", 0 0, L_0x1c6c540;  1 drivers
v0x1c692a0_0 .net *"_ivl_22", 0 0, L_0x1c6c600;  1 drivers
v0x1c69380_0 .net *"_ivl_24", 0 0, L_0x1c6c6e0;  1 drivers
v0x1c69460_0 .net *"_ivl_26", 0 0, L_0x1c6c7a0;  1 drivers
v0x1c69540_0 .net *"_ivl_28", 0 0, L_0x1c6c670;  1 drivers
v0x1c69620_0 .net *"_ivl_30", 0 0, L_0x1c6c980;  1 drivers
v0x1c69700_0 .net *"_ivl_32", 0 0, L_0x1c6cb90;  1 drivers
v0x1c697e0_0 .net *"_ivl_34", 0 0, L_0x1c6cd60;  1 drivers
v0x1c698c0_0 .net *"_ivl_36", 0 0, L_0x1c6cfd0;  1 drivers
v0x1c699a0_0 .net *"_ivl_38", 0 0, L_0x1c6d040;  1 drivers
v0x1c69a80_0 .net *"_ivl_4", 0 0, L_0x1c6bec0;  1 drivers
v0x1c69b60_0 .net *"_ivl_40", 0 0, L_0x1c6d200;  1 drivers
v0x1c69c40_0 .net *"_ivl_42", 0 0, L_0x1c6d310;  1 drivers
v0x1c69d20_0 .net *"_ivl_44", 0 0, L_0x1c6d440;  1 drivers
v0x1c69e00_0 .net *"_ivl_46", 0 0, L_0x1c6d4b0;  1 drivers
v0x1c69ee0_0 .net *"_ivl_48", 0 0, L_0x1c6d690;  1 drivers
v0x1c69fc0_0 .net *"_ivl_50", 0 0, L_0x1c6d860;  1 drivers
v0x1c6a0a0_0 .net *"_ivl_52", 0 0, L_0x1c6da50;  1 drivers
v0x1c6a180_0 .net *"_ivl_54", 0 0, L_0x1c6dac0;  1 drivers
v0x1c6a260_0 .net *"_ivl_6", 0 0, L_0x1c6bf30;  1 drivers
v0x1c6a340_0 .net *"_ivl_8", 0 0, L_0x1c6c020;  1 drivers
v0x1c6a420_0 .net "a", 0 0, v0x1c682e0_0;  alias, 1 drivers
v0x1c6a4c0_0 .net "b", 0 0, v0x1c68380_0;  alias, 1 drivers
v0x1c6a5b0_0 .net "c", 0 0, v0x1c68420_0;  alias, 1 drivers
v0x1c6a6a0_0 .net "d", 0 0, v0x1c68560_0;  alias, 1 drivers
v0x1c6a790_0 .net "q", 0 0, L_0x1c6dc70;  alias, 1 drivers
S_0x1c6ab00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c3b830;
 .timescale -12 -12;
E_0x1c36350 .event anyedge, v0x1c6b7b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c6b7b0_0;
    %nor/r;
    %assign/vec4 v0x1c6b7b0_0, 0;
    %wait E_0x1c36350;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c67a90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c68560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68380_0, 0;
    %assign/vec4 v0x1c682e0_0, 0;
    %wait E_0x1c209f0;
    %wait E_0x1c36800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c68560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68380_0, 0;
    %assign/vec4 v0x1c682e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c365b0;
    %load/vec4 v0x1c682e0_0;
    %load/vec4 v0x1c68380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c68420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c68560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c68560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68380_0, 0;
    %assign/vec4 v0x1c682e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c680e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c365b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c68560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c68380_0, 0;
    %assign/vec4 v0x1c682e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c3b830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6b490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6b7b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c3b830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c6b490_0;
    %inv;
    %store/vec4 v0x1c6b490_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c3b830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c684c0_0, v0x1c6b910_0, v0x1c6b2b0_0, v0x1c6b350_0, v0x1c6b3f0_0, v0x1c6b530_0, v0x1c6b670_0, v0x1c6b5d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c3b830;
T_7 ;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c3b830;
T_8 ;
    %wait E_0x1c365b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6b710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6b710_0, 4, 32;
    %load/vec4 v0x1c6b850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6b710_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6b710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6b710_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c6b670_0;
    %load/vec4 v0x1c6b670_0;
    %load/vec4 v0x1c6b5d0_0;
    %xor;
    %load/vec4 v0x1c6b670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6b710_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c6b710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6b710_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter4/response3/top_module.sv";
