viewName "module"
langName "Verilog"
extDirs ".v"
libDirs ""
libName ""
libFiles ""
