=====
SETUP
-9.752
16.973
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n257_s8
14.237
15.059
SPI_MCP3202/r_CS_s14
15.874
16.973
SPI_MCP3202/r_CS_s12
16.973
=====
SETUP
-9.696
16.918
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n257_s8
14.237
15.059
SPI_MCP3202/n304_s6
15.886
16.918
SPI_MCP3202/r_STATE_0_s2
16.918
=====
SETUP
-9.324
16.546
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n303_s8
14.083
15.115
SPI_MCP3202/n303_s7
15.920
16.546
SPI_MCP3202/r_STATE_1_s1
16.546
=====
SETUP
-9.279
16.857
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n290_s7
14.237
15.039
SPI_MCP3202/n290_s5
15.460
16.521
SPI_MCP3202/r_DATA_11_s0
16.857
=====
SETUP
-9.082
16.304
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.379
SPI_MCP3202/sample_counter_0_s4
15.205
16.304
SPI_MCP3202/sample_counter_0_s1
16.304
=====
SETUP
-9.020
16.598
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n290_s7
14.237
15.039
SPI_MCP3202/n298_s5
15.460
16.262
SPI_MCP3202/r_DATA_3_s0
16.598
=====
SETUP
-8.953
16.175
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n257_s8
14.237
15.059
SPI_MCP3202/n257_s6
15.076
16.175
SPI_MCP3202/r_MOSI_s1
16.175
=====
SETUP
-7.842
15.064
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n256_s8
14.242
15.064
SPI_MCP3202/r_SCK_enable_s1
15.064
=====
SETUP
-7.598
15.176
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_11_s0
15.176
=====
SETUP
-7.598
15.176
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_1_s0
15.176
=====
SETUP
-7.598
15.176
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_9_s0
15.176
=====
SETUP
-7.598
15.176
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_10_s0
15.176
=====
SETUP
-7.594
15.172
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_4_s0
15.172
=====
SETUP
-7.594
15.172
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_5_s0
15.172
=====
SETUP
-7.181
14.759
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_2_s0
14.759
=====
SETUP
-7.181
14.759
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_3_s0
14.759
=====
SETUP
-7.181
14.759
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_6_s0
14.759
=====
SETUP
-7.181
14.759
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_7_s0
14.759
=====
SETUP
-7.181
14.759
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.124
6.223
SPI_MCP3202/n32_s1
13.753
14.378
SPI_MCP3202/sample_counter_8_s0
14.759
=====
SETUP
0.053
7.525
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s9
2.863
3.895
SPI_MCP3202/n292_s7
3.911
4.733
SPI_MCP3202/n294_s7
4.750
5.776
SPI_MCP3202/n294_s5
6.197
6.822
SPI_MCP3202/r_DATA_7_s0
7.525
=====
SETUP
0.174
7.434
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n293_s7
1.221
2.320
SPI_MCP3202/r_STATE_1_s7
2.325
3.351
SPI_MCP3202/r_STATE_1_s6
3.770
4.869
SPI_MCP3202/r_STATE_1_s4
4.875
5.697
SPI_MCP3202/r_STATE_1_s3
5.702
6.728
SPI_MCP3202/r_STATE_0_s2
7.434
=====
SETUP
0.388
7.190
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s9
2.863
3.895
SPI_MCP3202/n292_s7
3.911
4.733
SPI_MCP3202/n294_s7
4.750
5.782
SPI_MCP3202/n295_s8
5.793
6.854
SPI_MCP3202/r_DATA_6_s0
7.190
=====
SETUP
0.541
7.067
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n293_s7
1.221
2.320
SPI_MCP3202/r_STATE_1_s7
2.325
3.351
SPI_MCP3202/r_STATE_1_s6
3.770
4.869
SPI_MCP3202/r_STATE_1_s4
4.875
5.697
SPI_MCP3202/r_STATE_1_s3
5.702
6.728
SPI_MCP3202/r_STATE_1_s1
7.067
=====
SETUP
0.665
6.943
7.608
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n297_s8
1.550
2.649
SPI_MCP3202/n297_s7
2.654
3.680
SPI_MCP3202/n293_s8
4.101
4.727
SPI_MCP3202/n293_s5
5.531
6.156
SPI_MCP3202/r_DATA_8_s0
6.943
=====
SETUP
1.255
6.353
7.608
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.560
2.659
SPI_MCP3202/n296_s6
3.468
4.500
SPI_MCP3202/n296_s5
4.506
5.567
SPI_MCP3202/r_DATA_5_s0
6.353
=====
HOLD
-0.685
0.374
1.059
n430_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.062
1.121
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.121
=====
HOLD
0.065
1.124
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.124
=====
HOLD
0.065
1.124
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.124
=====
HOLD
0.069
1.128
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.128
=====
HOLD
0.119
1.921
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.921
=====
HOLD
0.119
1.921
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.921
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.344
1.403
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.403
=====
HOLD
0.344
1.403
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.403
=====
HOLD
0.402
2.205
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.205
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.416
1.474
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.474
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
hdmi_ntsc/tmds_gen[1].tmds_channel/tmds_7_s1
1.029
1.362
hdmi_ntsc/serializer/gwSer1
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
hdmi_ntsc/tmds_gen[1].tmds_channel/tmds_3_s1
1.029
1.362
hdmi_ntsc/serializer/gwSer1
1.594
=====
HOLD
0.553
1.597
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_1_6_s
1.597
=====
HOLD
0.553
1.597
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_1_3_s
1.597
=====
HOLD
0.553
1.597
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_1_3_s
1.597
=====
HOLD
0.553
1.597
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_5_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_1_2_s
1.597
=====
HOLD
0.553
1.597
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_1_2_s
1.597
