
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.22    0.74    0.74 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.22    0.00    0.74 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.13    0.87 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.16    0.00    0.87 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.11    0.09    0.96 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.11    0.00    0.96 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.96   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.19    0.00    0.72 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.25    0.24    0.96 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.25    0.00    0.96 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.03 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _008_ (net)
                  0.10    0.00    1.03 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.23    0.76    0.76 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.23    0.00    0.76 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.21    0.17    0.92 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.21    0.00    0.92 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.11    1.03 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.14    0.00    1.03 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.37    0.96    0.96 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.37    0.00    0.96 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.11    1.07 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.15    0.00    1.07 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.37    0.96    0.96 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.37    0.00    0.96 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.11    1.08 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.12    0.00    1.08 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.38    0.84    0.84 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.38    0.00    0.84 v _459_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    1.03 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.20    0.00    1.03 ^ _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.13    0.10    1.13 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.13    0.00    1.13 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.40    0.87    0.87 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.40    0.00    0.87 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.19    1.05 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.20    0.00    1.05 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.12    0.10    1.15 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.12    0.00    1.15 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.15   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.34    0.00    0.83 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.00    0.23    0.21    1.04 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.23    0.00    1.04 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.12    1.15 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.14    0.00    1.15 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.15   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.41    0.87    0.87 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.41    0.00    0.87 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.25    0.23    1.10 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.25    0.00    1.10 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.17 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _018_ (net)
                  0.10    0.00    1.17 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.43    0.89    0.89 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.43    0.00    0.89 v _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.25    0.23    1.12 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.25    0.00    1.12 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.18 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _014_ (net)
                  0.10    0.00    1.18 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.18   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.47    0.91    0.91 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.47    0.00    0.91 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.21    0.20    1.11 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.21    0.00    1.11 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.13    0.10    1.21 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.13    0.00    1.21 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.48    0.91    0.91 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[10] (net)
                  0.48    0.00    0.91 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.24    1.15 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.26    0.00    1.15 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.22 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _017_ (net)
                  0.10    0.00    1.22 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.22   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.47    0.91    0.91 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.47    0.00    0.91 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.24    1.15 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.27    0.00    1.15 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.11    0.07    1.22 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _015_ (net)
                  0.11    0.00    1.22 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.22   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.42    0.00    0.87 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.19    1.07 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.20    0.00    1.07 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.17    0.15    1.21 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.17    0.00    1.21 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.46    0.90    0.90 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[2] (net)
                  0.46    0.00    0.90 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.28    0.29    1.19 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.28    0.00    1.19 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.11    0.07    1.27 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _010_ (net)
                  0.11    0.00    1.27 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.41    0.87    0.87 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.41    0.00    0.87 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.40    0.32    1.19 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.40    0.00    1.19 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.11    1.30 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.16    0.00    1.30 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.30   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.81    0.81 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.32    0.00    0.81 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.36    1.18 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00    1.18 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.39 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _025_ (net)
                  0.10    0.00    1.39 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.39   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.36    1.18 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00    1.18 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.40 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _022_ (net)
                  0.10    0.00    1.40 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.40   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.38    1.25 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00    1.25 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.47 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _003_ (net)
                  0.10    0.00    1.47 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.47   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.35    0.83    0.83 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.35    0.00    0.83 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02    0.86    0.54    1.37 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _130_ (net)
                  0.86    0.00    1.37 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.16    1.53 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.12    0.00    1.53 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.10    0.65    0.65 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.10    0.00    0.65 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     9    0.05    0.53    0.51    1.15 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _055_ (net)
                  0.53    0.00    1.15 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.31    1.46 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.30    0.00    1.46 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.11    0.07    1.54 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _011_ (net)
                  0.11    0.00    1.54 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.73    0.73 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.73 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.27    0.21    0.94 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.27    0.00    0.94 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    1.12 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.22    0.00    1.12 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.35    1.46 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.12    0.00    1.46 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.69 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _007_ (net)
                  0.10    0.00    1.69 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.85    0.85 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.85 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.24    0.20    1.05 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.24    0.00    1.05 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.21    0.17    1.22 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.21    0.00    1.22 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.35    1.56 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00    1.56 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.79 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _004_ (net)
                  0.10    0.00    1.79 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.82 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.23    1.05 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.28    0.00    1.05 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.22 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.21    0.00    1.22 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.57 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00    1.57 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.79 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _006_ (net)
                  0.10    0.00    1.79 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.29    0.80    0.80 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.29    0.00    0.80 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.25    1.04 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.32    0.00    1.04 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    1.22 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.22    0.00    1.22 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.35    1.57 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.11    0.00    1.57 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.79 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _005_ (net)
                  0.10    0.00    1.79 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _240_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.26    1.06 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _041_ (net)
                  0.32    0.00    1.06 ^ _486_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    1.24 v _486_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _201_ (net)
                  0.22    0.00    1.24 v _489_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.58 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.11    0.00    1.58 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.80 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _021_ (net)
                  0.10    0.00    1.80 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.80   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  1.41   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.42    0.00    0.88 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.26    0.22    1.09 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.26    0.00    1.09 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.21    0.17    1.26 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.21    0.00    1.26 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    1.61 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.12    0.00    1.61 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.83 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _024_ (net)
                  0.10    0.00    1.83 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.79    0.79 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.28    0.00    0.79 v _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.37    0.27    1.06 ^ _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _140_ (net)
                  0.37    0.00    1.06 ^ _455_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.23    0.18    1.24 v _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.23    0.00    1.24 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.64    0.62    1.86 v _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.64    0.00    1.86 v _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.34    0.37    2.23 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.34    0.00    2.23 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.12    0.07    2.30 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _012_ (net)
                  0.12    0.00    2.30 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.30   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
    29    0.10    0.45    0.23    0.23 ^ clk (in)
                                         clk (net)
                  0.45    0.00    0.23 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.70    0.93 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  1.05    0.00    0.93 v en_comp (out)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 10.68   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.73    0.73 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.73 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.29    0.21    0.95 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.29    0.00    0.95 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.90    0.58    1.52 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[0] (net)
                  0.90    0.00    1.52 v vref_z_p_o[0] (out)
                                  1.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 11.27   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.14   12.14 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.14 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.51    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.33    0.26    1.06 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.33    0.00    1.06 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.91    0.61    1.67 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[5] (net)
                  0.91    0.00    1.67 v vref_z_p_o[5] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.82 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.29    0.25    1.07 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.29    0.00    1.07 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.92    0.61    1.68 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[7] (net)
                  0.92    0.00    1.68 v vref_z_p_o[7] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.29    0.80    0.80 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.29    0.00    0.80 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.21    0.19    0.99 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.21    0.00    0.99 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.08    1.11    0.70    1.68 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[2] (net)
                  1.11    0.00    1.68 v vref_z_p_o[2] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.73    0.73 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.73 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.24    0.97 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.33    0.00    0.97 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.18    0.73    1.70 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[0] (net)
                  1.18    0.00    1.70 v vss_p_o[0] (out)
                                  1.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 11.45   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.85    0.85 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.85 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.26    1.11 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.30    0.00    1.11 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.90    0.60    1.70 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[4] (net)
                  0.90    0.00    1.70 v vref_z_p_o[4] (out)
                                  1.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 11.45   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.29    0.80    0.80 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.29    0.00    0.80 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.53    0.93    1.73 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[2] (net)
                  1.53    0.00    1.73 ^ vref_z_n_o[2] (out)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.54    0.94    1.74 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[4] (net)
                  1.54    0.00    1.74 ^ vref_z_n_o[4] (out)
                                  1.74   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 11.49   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _365_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.29    0.26    1.14 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.29    0.00    1.14 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.93    0.61    1.75 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[8] (net)
                  0.93    0.00    1.75 v vref_z_p_o[8] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.85    0.85 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.85 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.22    0.21    1.05 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.22    0.00    1.05 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.08    1.12    0.70    1.76 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[3] (net)
                  1.12    0.00    1.76 v vref_z_p_o[3] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.38    0.98    0.98 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.38    0.00    0.98 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    0.92    0.80    1.77 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  0.92    0.00    1.78 v vss_n_o[10] (out)
                                  1.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.81    0.81 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.32    0.00    0.81 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.58    0.96    1.78 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[0] (net)
                  1.58    0.00    1.78 ^ vref_z_n_o[0] (out)
                                  1.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.26    1.06 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.34    0.00    1.06 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.18    0.73    1.78 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[5] (net)
                  1.18    0.00    1.79 v vss_p_o[5] (out)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                 11.54   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.38    0.98    0.98 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.38    0.00    0.98 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.08    0.88    0.81    1.79 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         data[5] (net)
                  0.88    0.00    1.79 v data[5] (out)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                 11.54   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.42    0.00    0.88 v _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.34    0.30    1.17 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.34    0.00    1.17 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.92    0.61    1.79 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[6] (net)
                  0.92    0.00    1.79 v vref_z_p_o[6] (out)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                 11.54   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.85    0.85 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.85 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.52    0.95    1.79 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[3] (net)
                  1.52    0.00    1.79 ^ vref_z_n_o[3] (out)
                                  1.79   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                 11.54   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.29    0.80    0.80 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.29    0.00    0.80 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.05 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.33    0.00    1.05 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.22    0.75    1.80 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[3] (net)
                  1.22    0.00    1.80 v vss_p_o[3] (out)
                                  1.80   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.81    0.81 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.32    0.00    0.81 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.27    1.08 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.34    0.00    1.08 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.18    0.73    1.81 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[1] (net)
                  1.18    0.00    1.81 v vss_p_o[1] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.08 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.33    0.00    1.08 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.21    0.75    1.82 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[2] (net)
                  1.21    0.00    1.82 v vss_p_o[2] (out)
                                  1.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                 11.57   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.21    0.20    1.01 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.21    0.00    1.01 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.38    0.81    1.83 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[1] (net)
                  1.38    0.00    1.83 v vref_z_p_o[1] (out)
                                  1.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.82 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.27    1.09 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.33    0.00    1.09 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.22    0.75    1.84 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[8] (net)
                  1.22    0.00    1.84 v vss_p_o[8] (out)
                                  1.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.51    1.05    1.05 ^ _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.51    0.00    1.05 ^ _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.00    0.80    1.85 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[4] (net)
                  1.00    0.00    1.85 v vss_n_o[4] (out)
                                  1.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.34    0.00    0.83 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.30    0.24    1.07 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.30    0.00    1.07 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.09    0.78    1.85 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_p_o[10] (net)
                  1.09    0.00    1.85 v vss_p_o[10] (out)
                                  1.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.42    0.00    0.88 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.56    0.98    1.85 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[6] (net)
                  1.56    0.00    1.86 ^ vref_z_n_o[6] (out)
                                  1.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.57    1.09    1.09 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.57    0.00    1.09 ^ _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.95    0.77    1.86 v _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[9] (net)
                  0.95    0.00    1.86 v vss_n_o[9] (out)
                                  1.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.85    0.85 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.85 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.27    1.11 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.34    0.00    1.11 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.21    0.75    1.86 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[4] (net)
                  1.21    0.00    1.86 v vss_p_o[4] (out)
                                  1.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.42    0.00    0.88 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.57    0.99    1.86 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[5] (net)
                  1.57    0.00    1.86 ^ vref_z_n_o[5] (out)
                                  1.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.56    1.08    1.08 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.56    0.00    1.08 ^ _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.88    0.78    1.87 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[2] (net)
                  0.88    0.00    1.87 v data[2] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.63    1.12    1.12 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.63    0.00    1.12 ^ _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.75    1.87 v _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[0] (net)
                  1.05    0.00    1.87 v vcm_o[0] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.57    1.09    1.09 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.57    0.00    1.09 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.88    0.79    1.88 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[4] (net)
                  0.88    0.00    1.88 v data[4] (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.56    1.08    1.08 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.56    0.00    1.08 ^ _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.99    0.80    1.88 v _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[7] (net)
                  0.99    0.00    1.88 v vss_n_o[7] (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.49    1.04    1.04 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.49    0.00    1.04 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.08    1.01    0.84    1.88 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[2] (net)
                  1.01    0.00    1.88 v vss_n_o[2] (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.34    0.00    0.83 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.30    0.24    1.07 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.30    0.00    1.07 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.15    0.82    1.88 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[10] (net)
                  1.15    0.00    1.89 v vref_z_p_o[10] (out)
                                  1.89   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 11.64   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.42    0.00    0.88 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.27    1.15 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.34    0.00    1.15 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.19    0.74    1.88 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[6] (net)
                  1.19    0.00    1.89 v vss_p_o[6] (out)
                                  1.89   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 11.64   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.42    0.87    0.87 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.42    0.00    0.88 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.27    1.15 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.34    0.00    1.15 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.20    0.74    1.88 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[7] (net)
                  1.20    0.00    1.89 v vss_p_o[7] (out)
                                  1.89   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 11.64   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.53    1.07    1.07 ^ _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.53    0.00    1.07 ^ _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.03    0.83    1.90 v _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[0] (net)
                  1.03    0.00    1.90 v vss_n_o[0] (out)
                                  1.90   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 11.65   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.67    1.15    1.15 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.67    0.00    1.15 ^ _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.76    1.90 v _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[4] (net)
                  1.05    0.00    1.90 v vcm_o[4] (out)
                                  1.90   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 11.65   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.54    1.07    1.07 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.54    0.00    1.07 ^ _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.03    0.83    1.91 v _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[1] (net)
                  1.03    0.00    1.91 v vss_n_o[1] (out)
                                  1.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 11.66   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.29    1.16 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.34    0.00    1.16 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.22    0.75    1.91 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[9] (net)
                  1.22    0.00    1.91 v vss_p_o[9] (out)
                                  1.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 11.66   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.34    0.00    0.83 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.22    0.20    1.03 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.22    0.00    1.03 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.08    1.46    0.88    1.91 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[9] (net)
                  1.46    0.00    1.91 v vref_z_p_o[9] (out)
                                  1.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 11.66   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.73    0.73 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.73 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.27    0.21    0.94 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.27    0.00    0.94 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.11    1.05 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.16    0.00    1.05 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.47    0.86    1.92 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[0] (net)
                  1.47    0.00    1.92 ^ data[0] (out)
                                  1.92   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 11.67   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.70    1.16    1.16 ^ _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[9] (net)
                  0.70    0.00    1.16 ^ _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.76    1.92 v _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[8] (net)
                  1.05    0.00    1.92 v vcm_o[8] (out)
                                  1.92   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 11.67   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.69    1.16    1.16 ^ _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.69    0.00    1.16 ^ _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.08    1.06    0.76    1.92 v _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[10] (net)
                  1.06    0.00    1.92 v vcm_o[10] (out)
                                  1.92   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 11.67   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.72    1.17    1.17 ^ _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[6] (net)
                  0.72    0.00    1.17 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.77    1.94 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[5] (net)
                  1.05    0.00    1.94 v vcm_o[5] (out)
                                  1.94   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                 11.69   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.72    1.18    1.18 ^ _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.72    0.00    1.18 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.77    1.95 v _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[6] (net)
                  1.05    0.00    1.95 v vcm_o[6] (out)
                                  1.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.70    1.16    1.16 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.70    0.00    1.16 ^ _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.94    0.79    1.95 v _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[6] (net)
                  0.94    0.00    1.95 v vss_n_o[6] (out)
                                  1.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.69    1.16    1.16 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.69    0.00    1.16 ^ _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.95    0.79    1.95 v _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[8] (net)
                  0.95    0.00    1.95 v vss_n_o[8] (out)
                                  1.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.69    1.16    1.16 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.69    0.00    1.16 ^ _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.88    0.81    1.96 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[3] (net)
                  0.88    0.00    1.96 v data[3] (out)
                                  1.96   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 11.71   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.62    1.12    1.12 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.62    0.00    1.12 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.08    0.99    0.85    1.97 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[3] (net)
                  0.99    0.00    1.97 v vss_n_o[3] (out)
                                  1.97   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.76    1.20    1.20 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[2] (net)
                  0.76    0.00    1.20 ^ _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.78    1.98 v _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[1] (net)
                  1.05    0.00    1.98 v vcm_o[1] (out)
                                  1.98   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.70    1.16    1.16 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.70    0.00    1.16 ^ _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.98    0.82    1.98 v _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[5] (net)
                  0.98    0.00    1.98 v vss_n_o[5] (out)
                                  1.98   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.70    1.16    1.16 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.70    0.00    1.16 ^ _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.90    0.82    1.99 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[1] (net)
                  0.90    0.00    1.99 v data[1] (out)
                                  1.99   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.78    1.21    1.21 ^ _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.78    0.00    1.21 ^ _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.78    1.99 v _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[7] (net)
                  1.06    0.00    1.99 v vcm_o[7] (out)
                                  1.99   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.79    1.22    1.22 ^ _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[10] (net)
                  0.79    0.00    1.22 ^ _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.78    2.00 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[9] (net)
                  1.06    0.00    2.00 v vcm_o[9] (out)
                                  2.00   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.79    0.79 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.28    0.00    0.79 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     8    0.04    0.85    0.54    1.33 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _129_ (net)
                  0.85    0.00    1.33 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    0.93    0.69    2.02 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         en_vcm_sw_o (net)
                  0.93    0.00    2.02 v en_vcm_sw_o (out)
                                  2.02   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                 11.77   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.40    0.87    0.87 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.40    0.00    0.87 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.41    0.32    1.19 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.41    0.00    1.19 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.11    1.30 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.16    0.00    1.30 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.09    0.88    0.74    2.03 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         clk_data (net)
                  0.88    0.00    2.03 v clk_data (out)
                                  2.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 11.78   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.23    0.76    0.76 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.23    0.00    0.76 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.21    0.17    0.92 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.21    0.00    0.92 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.12    0.22    1.14 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.12    0.00    1.14 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.38    0.89    2.04 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[10] (net)
                  1.38    0.00    2.04 ^ vref_z_n_o[10] (out)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                 11.79   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.10    1.10 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.10 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.08    1.44    0.94    2.04 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                         sample_o (net)
                  1.44    0.00    2.04 v sample_o (out)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                 11.79   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.24    0.20    1.07 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.24    0.00    1.07 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.29 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.11    0.00    1.29 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.40    0.91    2.20 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[8] (net)
                  1.40    0.00    2.20 ^ vref_z_n_o[8] (out)
                                  2.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                 11.95   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.82 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.23    1.05 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.28    0.00    1.05 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.12    0.22    1.27 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.12    0.00    1.27 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.43    0.92    2.20 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[7] (net)
                  1.43    0.00    2.20 ^ vref_z_n_o[7] (out)
                                  2.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                 11.95   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.34    0.00    0.83 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.30    0.24    1.07 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.30    0.00    1.07 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.29 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.11    0.00    1.29 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.41    0.91    2.20 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  1.41    0.00    2.20 ^ vref_z_n_o[9] (out)
                                  2.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                 11.95   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.33    0.26    1.07 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.33    0.00    1.07 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.12    0.23    1.30 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.12    0.00    1.30 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.45    0.93    2.24 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[1] (net)
                  1.45    0.00    2.24 ^ vref_z_n_o[1] (out)
                                  2.24   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 11.99   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.14    0.82    0.82 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.14    0.00    0.82 ^ _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     9    0.05    0.88    0.62    1.44 ^ _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _055_ (net)
                  0.88    0.00    1.44 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.07    0.80    2.24 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[2] (net)
                  1.07    0.00    2.24 v vcm_o[2] (out)
                                  2.24   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 11.99   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.19    0.00    0.72 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02    0.32    0.52    1.24 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.32    0.00    1.24 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.13    0.36    1.60 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.13    0.00    1.60 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.65    2.25 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         offset_cal_cycle (net)
                  0.75    0.00    2.25 v offset_cal_cycle (out)
                                  2.25   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 12.00   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.03    1.03 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.46    0.00    1.03 ^ _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.40    0.31    1.33 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.40    0.00    1.33 v _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    1.30    1.05    2.38 v _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.30    0.00    2.39 v vcm_dummy_o (out)
                                  2.39   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.03    1.03 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.46    0.00    1.03 ^ _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.40    0.31    1.33 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.40    0.00    1.33 v _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.32    0.28    1.61 ^ _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.32    0.00    1.61 ^ _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.81    0.61    2.22 ^ _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.81    0.00    2.22 ^ _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.09    0.81    3.02 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[3] (net)
                  1.09    0.00    3.02 v vcm_o[3] (out)
                                  3.02   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                 12.77   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     3    0.02    0.24    0.13   10.13 v en_offset_cal (in)
                                         en_offset_cal (net)
                  0.24    0.00   10.13 v _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.11    0.28   10.41 v _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.11    0.00   10.41 v _406_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.64   11.05 v _406_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_offset_cal_o (net)
                  0.75    0.00   11.05 v en_offset_cal_o (out)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 20.80   slack (MET)



worst slack corner Typical: 0.5701
