# Copyright (C) 1994-2019, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property showattribute 1
property showcellname true
property shadowstyle 1
property gatecellname 2
property showpinname 2
property showhierpinname 2
property showinstname false
property boxpinsquare 2
property boxhierpins 2
property backgroundcolor #F8F8FF
property boxinstcolor #000000
property boxcolor0 #000000
property boxpincolor #000000
property netcolor #000000
property buscolor #000000
property portcolor #000000
property portnamecolor #000000
property boxminwidth 50
property boxminheight 40
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD v HIERBOX port i0 in port i1 in port i2 in port i3 in port i4 in
load symbol {CHANNEL PLL} syn BOX port In in port Out out text CPLL -cc 25 0 12
load symbol {QUAD PLL} syn BOX port In in port Out out text QPLL -cc 25 0 12
load port REFCLK1_Q1 in -pg 1 -y 121 -x 1 -attr @fillcolor #3a5fcd
load port REFCLK0_Q1 in -pg 1 -y 191 -x 1 -attr @fillcolor #3a5fcd
load inst Quad1 QUAD v -pg 1 -y 1 -x 2000 -autohide -attr @cell Quad1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin Quad1 i0 } -attr @name {}
attribute {pin Quad1 i1 } -attr @name {}
attribute {pin Quad1 i2 } -attr @name {}
attribute {pin Quad1 i3 } -attr @name {}
attribute {pin Quad1 i4 } -attr @name {}
attribute {hierPin Quad1 i0 } -attr @name {}
attribute {hierPin Quad1 i1 } -attr @name {}
attribute {hierPin Quad1 i2 } -attr @name {}
attribute {hierPin Quad1 i3 } -attr @name {}
attribute {hierPin Quad1 i4 } -attr @name {}
load inst cpll.1.3 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.3 In} -attr @name {}
attribute {pin cpll.1.3 Out} -attr @name {}
load symbol GTX_X0Y7 syn HIERGEN port TX in port RX in
load inst GT.1.3 GTX_X0Y7 syn -hier Quad1 -pg 1 -y 2 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.1.2 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.2 In} -attr @name {}
attribute {pin cpll.1.2 Out} -attr @name {}
load symbol GTX_X0Y6 syn HIERGEN port TX in port RX in
load inst GT.1.2 GTX_X0Y6 syn -hier Quad1 -pg 1 -y 87 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst qpll.1 {QUAD PLL} syn -hier Quad1 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin qpll.1 In} -attr @name {}
attribute {pin qpll.1 Out} -attr @name {}
load inst cpll.1.1 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.1 In} -attr @name {}
attribute {pin cpll.1.1 Out} -attr @name {}
load symbol GTX_X0Y5 syn HIERGEN port TX in port RX in
load inst GT.1.1 GTX_X0Y5 syn -hier Quad1 -pg 1 -y 257 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.1.0 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.0 In} -attr @name {}
attribute {pin cpll.1.0 Out} -attr @name {}
load symbol GTX_X0Y4 syn HIERGEN port TX in port RX in
load inst GT.1.0 GTX_X0Y4 syn -hier Quad1 -pg 1 -y 342 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load port REFCLK1_Q0 in -pg 1 -y 581 -x 1 -attr @fillcolor #3a5fcd
load port REFCLK0_Q0 in -pg 1 -y 651 -x 1 -attr @fillcolor #3a5fcd
load inst Quad0 QUAD v -pg 1 -y 461 -x 2000 -autohide -attr @cell Quad0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin Quad0 i0 } -attr @name {}
attribute {pin Quad0 i1 } -attr @name {}
attribute {pin Quad0 i2 } -attr @name {}
attribute {pin Quad0 i3 } -attr @name {}
attribute {pin Quad0 i4 } -attr @name {}
attribute {hierPin Quad0 i0 } -attr @name {}
attribute {hierPin Quad0 i1 } -attr @name {}
attribute {hierPin Quad0 i2 } -attr @name {}
attribute {hierPin Quad0 i3 } -attr @name {}
attribute {hierPin Quad0 i4 } -attr @name {}
load inst cpll.0.3 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 462 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.3 In} -attr @name {}
attribute {pin cpll.0.3 Out} -attr @name {}
load symbol GTX_X0Y3 syn HIERGEN port TX in port RX in
load inst GT.0.3 GTX_X0Y3 syn -hier Quad0 -pg 1 -y 462 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.0.2 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 547 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.2 In} -attr @name {}
attribute {pin cpll.0.2 Out} -attr @name {}
load symbol GTX_X0Y2 syn HIERGEN port TX in port RX in
load inst GT.0.2 GTX_X0Y2 syn -hier Quad0 -pg 1 -y 547 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst qpll.0 {QUAD PLL} syn -hier Quad0 -pg 1 -y 632 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin qpll.0 In} -attr @name {}
attribute {pin qpll.0 Out} -attr @name {}
load inst cpll.0.1 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 717 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.1 In} -attr @name {}
attribute {pin cpll.0.1 Out} -attr @name {}
load symbol GTX_X0Y1 syn HIERGEN port TX in port RX in
load inst GT.0.1 GTX_X0Y1 syn -hier Quad0 -pg 1 -y 717 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.0.0 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 802 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.0 In} -attr @name {}
attribute {pin cpll.0.0 Out} -attr @name {}
load symbol GTX_X0Y0 syn HIERGEN port TX in port RX in
load inst GT.0.0 GTX_X0Y0 syn -hier Quad0 -pg 1 -y 802 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load net net.REFCLK1_Q0 -port REFCLK1_Q0 -pin Quad0 i4
load net net.Quad0.qpll -hierPin Quad0 i4 -pin qpll.0 In
load net net.quadpll.0 -pin qpll.0 Out -pin GT.0.0 TX
attribute {inst qpll.0} -attr @fillcolor #cccc00
attribute {inst GT.0.0} -attr @fillcolor #cccc00
load net net.REFCLK1_Q0 -port REFCLK1_Q0 -pin Quad0 i4
load net net.Quad0.qpll -hierPin Quad0 i4 -pin qpll.0 In
load net net.quadpll.0 -pin qpll.0 Out -pin GT.0.0 RX
attribute {inst qpll.0} -attr @fillcolor #cccc00
attribute {inst GT.0.0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                   98.33
# Split Pages 24 Comps, 3 Nets 0 NetBundles                              98.33
# KwayPart started for 24 comps, 3 nets                                  98.33
# Init done: 1 nodes (1 locked nodes), 0 edges                           98.33
# Startpart done: 1 parts                                                98.33
# KwayPart done                                                          98.33
# End of Split Pages: 1 pages                                            98.33
# End of Split Pages                                                     98.33
# Generating Regions for Page 1:   24 Comps,    3 Nets                   98.33
# Analyze                                                                98.33
# Levelize                                                               98.33
# End of LevelAssign mode=I, 3 Levels, 9 Comps, limit=30000              98.33
# Nets                                                                   98.33
# Place                                                                  98.33
# PlaceNets                                                              98.33
# SpaceY                                                                 98.33
# Track                                                                  98.33
# SpaceX                                                                 98.33
# Wire                                                                   98.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  98.33
# End of doGenerate                                                      98.33
# Analyze                                                                98.33
# Levelize                                                               98.33
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000             98.33
# Nets                                                                   98.33
# Place                                                                  98.33
# PlaceNets                                                              98.33
# SpaceY                                                                 98.33
# Track                                                                  98.33
# SpaceX                                                                 98.33
# Wire                                                                   98.33
# End of Wire: 2 nets, 2 ch, wire: 10-->10 (0 with wbits)                98.33
# End of doGenerate                                                      98.33
# Analyze                                                                98.33
# Levelize                                                               98.33
# End of LevelAssign mode=I, 2 Levels, 6 Comps, limit=30000              98.33
# Nets                                                                   98.33
# Place                                                                  98.33
# PlaceNets                                                              98.33
# SpaceY                                                                 98.33
# Track                                                                  98.33
# SpaceX                                                                 98.33
# Wire                                                                   98.33
# End of Wire: 1 nets, 1 ch, wire: 4-->4 (0 with wbits)                  98.33
# End of doGenerate                                                      98.33
# End of Generating Regions for Page 1                                   98.33
scrollpos 84 376
zoom -x 0 -y 0 0.68
scrollpos 71 320
#R 0.68
center_objects -itemized {inst GT.0.2}
scrollpos 176 392
#CMD scrollpos
#R 176 392
#CMD scrollpos -10 392
scrollpos -10 392
selection -itemized {inst GT.0.0}
scrollpos -10 392
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD v HIERBOX port i0 in port i1 in port i2 in port i3 in port i4 in
load symbol {CHANNEL PLL} syn BOX port In in port Out out text CPLL -cc 25 0 12
load symbol {QUAD PLL} syn BOX port In in port Out out text QPLL -cc 25 0 12
load port REFCLK1_Q1 in -pg 1 -y 121 -x 1 -attr @fillcolor #3a5fcd
load port REFCLK0_Q1 in -pg 1 -y 191 -x 1 -attr @fillcolor #3a5fcd
load inst Quad1 QUAD v -pg 1 -y 1 -x 2000 -autohide -attr @cell Quad1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin Quad1 i0 } -attr @name {}
attribute {pin Quad1 i1 } -attr @name {}
attribute {pin Quad1 i2 } -attr @name {}
attribute {pin Quad1 i3 } -attr @name {}
attribute {pin Quad1 i4 } -attr @name {}
attribute {hierPin Quad1 i0 } -attr @name {}
attribute {hierPin Quad1 i1 } -attr @name {}
attribute {hierPin Quad1 i2 } -attr @name {}
attribute {hierPin Quad1 i3 } -attr @name {}
attribute {hierPin Quad1 i4 } -attr @name {}
load inst cpll.1.3 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.3 In} -attr @name {}
attribute {pin cpll.1.3 Out} -attr @name {}
load symbol GTX_X0Y7 syn HIERGEN port TX in port RX in
load inst GT.1.3 GTX_X0Y7 syn -hier Quad1 -pg 1 -y 2 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.1.2 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.2 In} -attr @name {}
attribute {pin cpll.1.2 Out} -attr @name {}
load symbol GTX_X0Y6 syn HIERGEN port TX in port RX in
load inst GT.1.2 GTX_X0Y6 syn -hier Quad1 -pg 1 -y 87 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst qpll.1 {QUAD PLL} syn -hier Quad1 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin qpll.1 In} -attr @name {}
attribute {pin qpll.1 Out} -attr @name {}
load inst cpll.1.1 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.1 In} -attr @name {}
attribute {pin cpll.1.1 Out} -attr @name {}
load symbol GTX_X0Y5 syn HIERGEN port TX in port RX in
load inst GT.1.1 GTX_X0Y5 syn -hier Quad1 -pg 1 -y 257 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.1.0 {CHANNEL PLL} syn -hier Quad1 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.1.0 In} -attr @name {}
attribute {pin cpll.1.0 Out} -attr @name {}
load symbol GTX_X0Y4 syn HIERGEN port TX in port RX in
load inst GT.1.0 GTX_X0Y4 syn -hier Quad1 -pg 1 -y 342 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load port REFCLK1_Q0 in -pg 1 -y 581 -x 1 -attr @fillcolor #3a5fcd
load port REFCLK0_Q0 in -pg 1 -y 651 -x 1 -attr @fillcolor #3a5fcd
load inst Quad0 QUAD v -pg 1 -y 461 -x 2000 -autohide -attr @cell Quad0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin Quad0 i0 } -attr @name {}
attribute {pin Quad0 i1 } -attr @name {}
attribute {pin Quad0 i2 } -attr @name {}
attribute {pin Quad0 i3 } -attr @name {}
attribute {pin Quad0 i4 } -attr @name {}
attribute {hierPin Quad0 i0 } -attr @name {}
attribute {hierPin Quad0 i1 } -attr @name {}
attribute {hierPin Quad0 i2 } -attr @name {}
attribute {hierPin Quad0 i3 } -attr @name {}
attribute {hierPin Quad0 i4 } -attr @name {}
load inst cpll.0.3 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 462 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.3 In} -attr @name {}
attribute {pin cpll.0.3 Out} -attr @name {}
load symbol GTX_X0Y3 syn HIERGEN port TX in port RX in
load inst GT.0.3 GTX_X0Y3 syn -hier Quad0 -pg 1 -y 462 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.0.2 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 547 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.2 In} -attr @name {}
attribute {pin cpll.0.2 Out} -attr @name {}
load symbol GTX_X0Y2 syn HIERGEN port TX in port RX in
load inst GT.0.2 GTX_X0Y2 syn -hier Quad0 -pg 1 -y 547 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst qpll.0 {QUAD PLL} syn -hier Quad0 -pg 1 -y 632 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin qpll.0 In} -attr @name {}
attribute {pin qpll.0 Out} -attr @name {}
load inst cpll.0.1 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 717 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.1 In} -attr @name {}
attribute {pin cpll.0.1 Out} -attr @name {}
load symbol GTX_X0Y1 syn HIERGEN port TX in port RX in
load inst GT.0.1 GTX_X0Y1 syn -hier Quad0 -pg 1 -y 717 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load inst cpll.0.0 {CHANNEL PLL} syn -hier Quad0 -pg 1 -y 802 -x 1 -autohide -attr @name {} -attr @cell {} -attr @fillcolor #00868b
attribute {pin cpll.0.0 In} -attr @name {}
attribute {pin cpll.0.0 Out} -attr @name {}
load symbol GTX_X0Y0 syn HIERGEN port TX in port RX in
load inst GT.0.0 GTX_X0Y0 syn -hier Quad0 -pg 1 -y 802 -x 2 -attr @name {} -attr @fillcolor #7a7a7a
load net net.REFCLK1_Q0 -port REFCLK1_Q0 -pin Quad0 i4
load net net.Quad0.qpll -hierPin Quad0 i4 -pin qpll.0 In
load net net.quadpll.0 -pin qpll.0 Out -pin GT.0.0 TX
attribute {inst qpll.0} -attr @fillcolor #cccc00
attribute {inst GT.0.0} -attr @fillcolor #cccc00
load net net.REFCLK1_Q0 -port REFCLK1_Q0 -pin Quad0 i4
load net net.Quad0.qpll -hierPin Quad0 i4 -pin qpll.0 In
load net net.quadpll.0 -pin qpll.0 Out -pin GT.0.0 RX
attribute {inst qpll.0} -attr @fillcolor #cccc00
attribute {inst GT.0.0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                  109.36
# Split Pages 24 Comps, 3 Nets 0 NetBundles                             109.36
# KwayPart started for 24 comps, 3 nets                                 109.36
# Init done: 1 nodes (1 locked nodes), 0 edges                          109.36
# Startpart done: 1 parts                                               109.36
# KwayPart done                                                         109.36
# End of Split Pages: 1 pages                                           109.36
# End of Split Pages                                                    109.36
# Generating Regions for Page 1:   24 Comps,    3 Nets                  109.36
# Analyze                                                               109.36
# Levelize                                                              109.36
# End of LevelAssign mode=I, 3 Levels, 9 Comps, limit=30000             109.36
# Nets                                                                  109.36
# Place                                                                 109.36
# PlaceNets                                                             109.36
# SpaceY                                                                109.36
# Track                                                                 109.36
# SpaceX                                                                109.36
# Wire                                                                  109.36
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.36
# End of doGenerate                                                     109.36
# Analyze                                                               109.36
# Levelize                                                              109.36
# End of LevelAssign mode=I, 3 Levels, 10 Comps, limit=30000            109.36
# Nets                                                                  109.36
# Place                                                                 109.36
# PlaceNets                                                             109.36
# SpaceY                                                                109.36
# Track                                                                 109.36
# SpaceX                                                                109.36
# Wire                                                                  109.36
# End of Wire: 2 nets, 2 ch, wire: 10-->10 (0 with wbits)               109.36
# End of doGenerate                                                     109.36
# Analyze                                                               109.36
# Levelize                                                              109.36
# End of LevelAssign mode=I, 2 Levels, 6 Comps, limit=30000             109.36
# Nets                                                                  109.36
# Place                                                                 109.36
# PlaceNets                                                             109.36
# SpaceY                                                                109.36
# Track                                                                 109.36
# SpaceX                                                                109.36
# Wire                                                                  109.36
# End of Wire: 1 nets, 1 ch, wire: 4-->4 (0 with wbits)                 109.36
# End of doGenerate                                                     109.36
# End of Generating Regions for Page 1                                  109.36
scrollpos -175 221
zoom -x 0 -y 0 0.68
scrollpos -149 188
#R 0.68
#CMD scrollpos -10 392
scrollpos -10 392
selection -itemized {inst GT.0.0}
