-- -------------------------------------------------------------
-- 
-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdl_prj/hdlsrc/transmitter/tran_dut_pac.vhd
-- Created: 2021-01-03 02:06:55
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE tran_dut_pac IS
  TYPE matrix_of_std_logic IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF std_logic;
  TYPE vector_of_signed32 IS ARRAY (NATURAL RANGE <>) OF signed(31 DOWNTO 0);
  TYPE vector_of_signed17 IS ARRAY (NATURAL RANGE <>) OF signed(16 DOWNTO 0);
  TYPE vector_of_unsigned8 IS ARRAY (NATURAL RANGE <>) OF unsigned(7 DOWNTO 0);
END tran_dut_pac;

