INFO-FLOW: Workspace /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1 opened at Fri Nov 08 14:18:09 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.12 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /media/clr/XIlinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/clr/XIlinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 2.58 sec.
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 2.75 sec.
Execute   config_compile -disable_unroll_code_size_check -pipeline_style flp 
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [HLS 200-643] The 'config_compile -disable_unroll_code_size_check' hidden command is deprecated and will be removed in a future release.
Execute   config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute   config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
Execute   config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
Execute   create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 754.055 MB.
INFO: [HLS 200-10] Analyzing design file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++14 -I/media/clr/XIlinx/finn/deps/finn-hlslib -I/media/clr/XIlinx/finn/custom_hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.cpp.clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top MVAU_hls_0 -name=MVAU_hls_0 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.9 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  -directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/.systemc_flag -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  -directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/all.directive.json -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.35 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: exec /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.51 sec.
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.47 sec.
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.84 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp -std=c++14 -I/media/clr/XIlinx/finn/deps/finn-hlslib -I/media/clr/XIlinx/finn/custom_hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.bc -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.96 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.13 seconds. CPU system time: 0.84 seconds. Elapsed time: 11 seconds; current allocated memory: 761.203 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc -args  "/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.g.bc"  
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top_MVAU_hls_0.g.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.21 sec.
Execute       run_link_or_opt -opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_0 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_0 -reflow-float-conversion -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.32 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.32 sec.
Execute       run_link_or_opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_0 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MVAU_hls_0 -mllvm -hls-db-dir -mllvm /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.24 sec.
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >::Container(ap_uint<27> const&)' into 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > Slice<ap_uint<3>, 3u>::operator()<ap_uint<27> >(ap_uint<27> const&, unsigned int) const' (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:243:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >::operator()(unsigned int, unsigned int) const' into 'ap_int<15> mac<9u, ap_int<15>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<15> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<ap_int<8>, ap_uint<3> >(ap_int<8> const&, ap_uint<3> const&, ap_resource_dflt const&)' into 'ap_int<15> mac<9u, ap_int<15>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<15> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<24> >::operator ap_uint<24> const&() const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<24> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >::activate(unsigned int, unsigned int, ap_int<15> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:31)
INFO: [HLS 214-131] Inlining function 'ap_int<15> mac<9u, ap_int<15>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<15> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:285:21)
INFO: [HLS 214-131] Inlining function 'std::array<ap_int<8>, 9ul> const& Identity::operator()<std::array<ap_int<8>, 9ul> >(std::array<ap_int<8>, 9ul> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:24)
INFO: [HLS 214-131] Inlining function 'Weights_Tile<9u, ap_int<8>, 8u>::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:35)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:275:27)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > Slice<ap_uint<3>, 3u>::operator()<ap_uint<27> >(ap_uint<27> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:282:19)
INFO: [HLS 214-377] Adding 'w' into disaggregation list because there's array-partition pragma applied on the struct field (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:238:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp:36:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/top_MVAU_hls_0.cpp:35:9)
INFO: [HLS 214-210] Disaggregating variable 'w' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:237:30)
INFO: [HLS 214-210] Disaggregating variable 'threshs' (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/thresh.h:1:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_2' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_3' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_4' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_5' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_3' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_4' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_5' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 8 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20) in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' completely with a factor of 7 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 9ul>::_S_ref(ap_int<8> const (&) [9], unsigned long)' into 'std::array<ap_int<8>, 9ul>::operator[](unsigned long)' (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 9ul>::_S_ref(ap_int<8> const (&) [9], unsigned long)' into 'std::array<ap_int<8>, 9ul>::operator[](unsigned long) const' (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 9ul>::operator[](unsigned long)' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 9ul>::operator[](unsigned long) const' into 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7threshs': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/thresh.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:234:33)
INFO: [HLS 214-364] Automatically inlining function 'ap_uint<3> Caster<ap_uint<3> >::cast<3>(ap_int<3> const&)' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:217:14)
INFO: [HLS 214-364] Automatically inlining function 'comp::less_equal<ap_int<15>, ap_int<15> >::operator()(ap_int<15> const&, ap_int<15> const&) const' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<((8u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.89 seconds. CPU system time: 0.68 seconds. Elapsed time: 9.62 seconds; current allocated memory: 763.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 763.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MVAU_hls_0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.0.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 773.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.1.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.2.prechk.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 784.016 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.g.1.bc to /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.1.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.1.tmp.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Stream_Batch<72u, 8u, 9u, 8u, Slice<ap_uint<3>, 3u>, Slice<ap_uint<3>, 3u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<24>, ThresholdsActivation<1u, 8u, 7u, ap_int<15>, ap_uint<3>, 0, comp::less_equal<ap_int<15>, ap_int<15> > >, ap_resource_dflt>' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:21)...184 expression(s) balanced.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 819.094 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.2.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 826.895 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.72 sec.
Command     elaborate done; 21.34 sec.
Execute     ap_eval exec zip -j /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MVAU_hls_0' ...
Execute       ap_set_top_model MVAU_hls_0 
Execute       get_model_list MVAU_hls_0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model MVAU_hls_0 
Execute       preproc_iomode -model Matrix_Vector_Activate_Stream_Batch 
Execute       get_model_list MVAU_hls_0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activate_Stream_Batch MVAU_hls_0
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Stream_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Stream_Batch 
INFO-FLOW: Configuring Module : MVAU_hls_0 ...
Execute       set_default_model MVAU_hls_0 
Execute       apply_spec_resource_limit MVAU_hls_0 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activate_Stream_Batch MVAU_hls_0
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Stream_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Stream_Batch 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Stream_Batch 
INFO-FLOW: Preprocessing Module: MVAU_hls_0 ...
Execute       set_default_model MVAU_hls_0 
Execute       cdfg_preprocess -model MVAU_hls_0 
Execute       rtl_gen_preprocess MVAU_hls_0 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activate_Stream_Batch MVAU_hls_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       schedule -model Matrix_Vector_Activate_Stream_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 831.289 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.19 sec.
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Stream_Batch.
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       bind -model Matrix_Vector_Activate_Stream_Batch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 831.289 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.86 sec.
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Stream_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MVAU_hls_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MVAU_hls_0 
Execute       schedule -model MVAU_hls_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 831.289 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.sched.adb -f 
INFO-FLOW: Finish scheduling MVAU_hls_0.
Execute       set_default_model MVAU_hls_0 
Execute       bind -model MVAU_hls_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 831.289 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.68 sec.
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.bind.adb -f 
INFO-FLOW: Finish binding MVAU_hls_0.
Execute       get_model_list MVAU_hls_0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Stream_Batch 
Execute       rtl_gen_preprocess MVAU_hls_0 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activate_Stream_Batch MVAU_hls_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Stream_Batch -top_prefix MVAU_hls_0_ -sub_prefix MVAU_hls_0_ -mg_file /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_11s_12_4_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_12s_13_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_13s_15_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3ns_11_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Stream_Batch'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 835.586 MB.
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Stream_Batch -style xilinx -f -lang vhdl -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/vhdl/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch 
Execute       gen_rtl Matrix_Vector_Activate_Stream_Batch -style xilinx -f -lang vlog -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/report/Matrix_Vector_Activate_Stream_Batch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.46 sec.
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/report/Matrix_Vector_Activate_Stream_Batch_csynth.xml 
Command       syn_report done; 0.23 sec.
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.05 sec.
Execute       db_write -model Matrix_Vector_Activate_Stream_Batch -f -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.adb 
Command       db_write done; 0.28 sec.
Execute       db_write -model Matrix_Vector_Activate_Stream_Batch -bindview -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Matrix_Vector_Activate_Stream_Batch -p /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MVAU_hls_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MVAU_hls_0 -top_prefix  -sub_prefix MVAU_hls_0_ -mg_file /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_0/in0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_0/weights_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_0/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'MVAU_hls_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MVAU_hls_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 849.461 MB.
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl MVAU_hls_0 -istop -style xilinx -f -lang vhdl -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/vhdl/MVAU_hls_0 
Execute       gen_rtl MVAU_hls_0 -istop -style xilinx -f -lang vlog -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/verilog/MVAU_hls_0 
Execute       syn_report -csynth -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/report/MVAU_hls_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/report/MVAU_hls_0_csynth.xml 
Execute       syn_report -verbosereport -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.69 sec.
Execute       db_write -model MVAU_hls_0 -f -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.adb 
Execute       db_write -model MVAU_hls_0 -bindview -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MVAU_hls_0 -p /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0 
Execute       export_constraint_db -f -tool general -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.constraint.tcl 
Execute       syn_report -designview -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.design.xml 
Command       syn_report done; 0.46 sec.
Execute       syn_report -csynthDesign -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model MVAU_hls_0 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.protoinst 
Execute       sc_get_clocks MVAU_hls_0 
Execute       sc_get_portdomain MVAU_hls_0 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activate_Stream_Batch MVAU_hls_0
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Stream_Batch] ... 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
INFO-FLOW: Found component MVAU_hls_0_mul_8s_3ns_11_1_1.
INFO-FLOW: Append model MVAU_hls_0_mul_8s_3ns_11_1_1
INFO-FLOW: Found component MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1.
INFO-FLOW: Append model MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1
INFO-FLOW: Found component MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1.
INFO-FLOW: Append model MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1
INFO-FLOW: Found component MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1.
INFO-FLOW: Append model MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1
INFO-FLOW: Found component MVAU_hls_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MVAU_hls_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MVAU_hls_0] ... 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.compgen.tcl 
INFO-FLOW: Found component MVAU_hls_0_regslice_both.
INFO-FLOW: Append model MVAU_hls_0_regslice_both
INFO-FLOW: Found component MVAU_hls_0_regslice_both.
INFO-FLOW: Append model MVAU_hls_0_regslice_both
INFO-FLOW: Found component MVAU_hls_0_regslice_both.
INFO-FLOW: Append model MVAU_hls_0_regslice_both
INFO-FLOW: Append model Matrix_Vector_Activate_Stream_Batch
INFO-FLOW: Append model MVAU_hls_0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MVAU_hls_0_mul_8s_3ns_11_1_1 MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1 MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1 MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1 MVAU_hls_0_flow_control_loop_pipe_sequential_init MVAU_hls_0_regslice_both MVAU_hls_0_regslice_both MVAU_hls_0_regslice_both Matrix_Vector_Activate_Stream_Batch MVAU_hls_0
INFO-FLOW: Generating /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model MVAU_hls_0_mul_8s_3ns_11_1_1
INFO-FLOW: To file: write model MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1
INFO-FLOW: To file: write model MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1
INFO-FLOW: To file: write model MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1
INFO-FLOW: To file: write model MVAU_hls_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MVAU_hls_0_regslice_both
INFO-FLOW: To file: write model MVAU_hls_0_regslice_both
INFO-FLOW: To file: write model MVAU_hls_0_regslice_both
INFO-FLOW: To file: write model Matrix_Vector_Activate_Stream_Batch
INFO-FLOW: To file: write model MVAU_hls_0
INFO-FLOW: Generating /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/vhdl' dstVlogDir='/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/vlog' tclDir='/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db' modelList='MVAU_hls_0_mul_8s_3ns_11_1_1
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1
MVAU_hls_0_flow_control_loop_pipe_sequential_init
MVAU_hls_0_regslice_both
MVAU_hls_0_regslice_both
MVAU_hls_0_regslice_both
Matrix_Vector_Activate_Stream_Batch
MVAU_hls_0
' expOnly='0'
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.2 sec.
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 849.461 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='MVAU_hls_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name MVAU_hls_0
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='MVAU_hls_0_mul_8s_3ns_11_1_1
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1
MVAU_hls_0_flow_control_loop_pipe_sequential_init
MVAU_hls_0_regslice_both
MVAU_hls_0_regslice_both
MVAU_hls_0_regslice_both
Matrix_Vector_Activate_Stream_Batch
MVAU_hls_0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.compgen.dataonly.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.tbgen.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.constraint.tcl 
Execute       sc_get_clocks MVAU_hls_0 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST MVAU_hls_0 MODULE2INSTS {MVAU_hls_0 MVAU_hls_0 Matrix_Vector_Activate_Stream_Batch grp_Matrix_Vector_Activate_Stream_Batch_fu_30} INST2MODULE {MVAU_hls_0 MVAU_hls_0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30 Matrix_Vector_Activate_Stream_Batch} INSTDATA {MVAU_hls_0 {DEPTH 1 CHILDREN grp_Matrix_Vector_Activate_Stream_Batch_fu_30} grp_Matrix_Vector_Activate_Stream_Batch_fu_30 {DEPTH 2 CHILDREN {}}} MODULEDATA {Matrix_Vector_Activate_Stream_Batch {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_548_p2 SOURCE /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249 VARIABLE i_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U25 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U1 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U49 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_3 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U26 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_4 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U3 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_5 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U65 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U50 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U27 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_8 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U26 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U50 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U65 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U25 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_4 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U27 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U49 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_7_fu_1897_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U28 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_9 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U4 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_10 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U51 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_11 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U5 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_12 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U29 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_13 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U6 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_14 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U66 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_15 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U52 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_16 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U30 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_17 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U29 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_10 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U52 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_11 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U66 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_9 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U28 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_13 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U30 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_14 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U51 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_15 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_16_fu_1912_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_16 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U31 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_18 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U7 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_19 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U53 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_20 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U8 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_21 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U32 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_22 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U9 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_23 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U67 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_24 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U54 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_25 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U33 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_26 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U32 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_19 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U54 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_20 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U67 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_18 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U31 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_22 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U33 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_23 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U53 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_24 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_25_fu_1927_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_25 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U34 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_27 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U10 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_28 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U55 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_29 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U11 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_30 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U35 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_31 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U12 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_32 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U68 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_33 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U56 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_34 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U36 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_35 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U35 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_28 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U56 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_29 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U68 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_27 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U34 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_31 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U36 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_32 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U55 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_33 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_34_fu_1942_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_34 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U37 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_36 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U13 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_37 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U57 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_38 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U14 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_39 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U38 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_40 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U15 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_41 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U69 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_42 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U58 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_43 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U39 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_44 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U38 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_37 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U58 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_38 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U69 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_36 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U37 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_40 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U39 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_41 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U57 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_42 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_43_fu_1957_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_43 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U40 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_45 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U16 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_46 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U59 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_47 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U17 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_48 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U41 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_49 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U18 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_50 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U70 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_51 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U60 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_52 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U42 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_53 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U41 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_46 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U60 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_47 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U70 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_45 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U40 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_49 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U42 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_50 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U59 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_51 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_52_fu_1972_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_52 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U43 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_54 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U19 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_55 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U61 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_56 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U20 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_57 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U44 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_58 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U21 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_59 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U71 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_60 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U62 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_61 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U45 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_62 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U44 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_55 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U62 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_56 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U71 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_54 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U43 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_58 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U45 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_59 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U61 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_60 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_61_fu_1987_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_61 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U46 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_63 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U22 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_64 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U63 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_65 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U23 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_66 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U47 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_67 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U24 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_68 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U72 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_69 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U64 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_70 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U48 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_71 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U47 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_64 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U64 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_65 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_13s_15_4_1_U72 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_63 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U46 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_67 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U48 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_68 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U63 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_69 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_70_fu_2002_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_70 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_1_fu_2217_p2 SOURCE /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290 VARIABLE sf_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_74_fu_2358_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_74 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_75_fu_2368_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_75 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_80_fu_2469_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_80 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_81_fu_2479_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_81 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_86_fu_2580_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_86 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_87_fu_2590_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_87 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_92_fu_2691_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_92 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_93_fu_2701_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_93 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_98_fu_2802_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_98 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_99_fu_2812_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_99 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_104_fu_2913_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_104 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_105_fu_2923_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_105 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_110_fu_3024_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_110 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_111_fu_3034_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_111 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_116_fu_3135_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_116 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_117_fu_3145_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_117 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 48 BRAM 0 URAM 0}} MVAU_hls_0 {AREA {DSP 48 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 854.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MVAU_hls_0.
INFO: [VLOG 209-307] Generating Verilog RTL for MVAU_hls_0.
Execute       syn_report -model MVAU_hls_0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.84 MHz
Command     autosyn done; 7.87 sec.
Command   csynth_design done; 29.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.5 seconds. CPU system time: 1.67 seconds. Elapsed time: 29.26 seconds; current allocated memory: 100.312 MB.
Execute   export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute     config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=MVAU_hls_0 xml_exists=0
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MVAU_hls_0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=10 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='MVAU_hls_0_mul_8s_3ns_11_1_1
MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1
MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1
MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1
MVAU_hls_0_flow_control_loop_pipe_sequential_init
MVAU_hls_0_regslice_both
MVAU_hls_0_regslice_both
MVAU_hls_0_regslice_both
Matrix_Vector_Activate_Stream_Batch
MVAU_hls_0
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/top-io-be.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.compgen.dataonly.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.constraint.tcl 
Execute     sc_get_clocks MVAU_hls_0 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MVAU_hls_0
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=MVAU_hls_0
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.constraint.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/MVAU_hls_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s project_MVAU_hls_0/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_MVAU_hls_0/sol1/impl/export.zip
Command   export_design done; 19.69 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.72 seconds. CPU system time: 1.24 seconds. Elapsed time: 19.69 seconds; current allocated memory: 6.285 MB.
Execute   cleanup_all 
