---
source_pdf: rp2350-datasheet-1.pdf
repository: llm_database
chapter: Chapter 12. Peripherals
section: 12.5. PWM
pages: 1077-1077
type: technical_spec
generated_at: 2026-02-28T17:22:56.644477+00:00
---

# 12.5. PWM

ADC: INTR Register
Offset: 0x14
Description
Raw Interrupts
Table 1126. INTR
Register
Bits
Description
Type
Reset
31:1
Reserved.
-
-
0
FIFO: Triggered when the sample FIFO reaches a certain level.
This level can be programmed via the FCS_THRESH field.
RO
0x0
ADC: INTE Register
Offset: 0x18
Description
Interrupt Enable
Table 1127. INTE
Register
Bits
Description
Type
Reset
31:1
Reserved.
-
-
0
FIFO: Triggered when the sample FIFO reaches a certain level.
This level can be programmed via the FCS_THRESH field.
RW
0x0
ADC: INTF Register
Offset: 0x1c
Description
Interrupt Force
Table 1128. INTF
Register
Bits
Description
Type
Reset
31:1
Reserved.
-
-
0
FIFO: Triggered when the sample FIFO reaches a certain level.
This level can be programmed via the FCS_THRESH field.
RW
0x0
ADC: INTS Register
Offset: 0x20
Description
Interrupt status after masking & forcing
Table 1129. INTS
Register
Bits
Description
Type
Reset
31:1
Reserved.
-
-
0
FIFO: Triggered when the sample FIFO reaches a certain level.
This level can be programmed via the FCS_THRESH field.
RO
0x0
12.5. PWM
RP2350 Datasheet
12.5. PWM
1076

