###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:42:39 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin A6/A2/\rd_ptr_reg[2] /CK 
Endpoint:   A6/A2/\rd_ptr_reg[2] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: test_si3                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.646
  Arrival Time                  0.693
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | test_si3 ^ |           | 0.000 |       |   0.000 |   -0.047 | 
     | A6/A2/FE_PHC0_test_si3 | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.345 |   0.345 |    0.298 | 
     | A6/A2/FE_PHC1_test_si3 | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.348 |   0.693 |    0.646 | 
     | A6/A2/\rd_ptr_reg[2]   | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.693 |    0.646 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.047 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.061 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.077 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.122 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.186 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.247 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.309 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.373 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.430 | 
     | scan_clk__L9_I0      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.454 | 
     | scan_clk__L10_I0     | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.469 | 
     | b3/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.539 | 
     | tx_clock__L1_I0      | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.591 | 
     | tx_clock__L2_I0      | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.615 | 
     | tx_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.646 | 
     | A6/A2/\rd_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.041 | 0.008 |   0.606 |    0.653 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin A5/\reg_sync_bus_reg[0] /CK 
Endpoint:   A5/\reg_sync_bus_reg[0] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: test_si2                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.599
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  0.709
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | test_si2 ^ |           | 0.000 |       |   0.000 |   -0.070 | 
     | A5/FE_PHC2_test_si2     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.290 | 
     | A5/FE_PHC3_test_si2     | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.349 |   0.709 |    0.639 | 
     | A5/\reg_sync_bus_reg[0] | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.709 |    0.639 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.070 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.084 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.100 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.145 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.208 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.273 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.335 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.386 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.471 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.524 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.582 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.613 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.055 | 0.048 |   0.592 |    0.662 | 
     | A5/\reg_sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.060 | 0.007 |   0.599 |    0.669 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.735
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.260 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.628 | 
     | A6/A3/\sync_reg_reg[2][1] | RN ^        | SDFFRQX2M | 0.595 | 0.008 |   0.735 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.364 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.554 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.611 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.643 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.687 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.695 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.735
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.260 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.628 | 
     | A6/A3/\sync_reg_reg[2][0] | RN ^        | SDFFRQX2M | 0.595 | 0.008 |   0.735 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.365 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.554 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.611 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.643 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.687 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.695 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.735
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.260 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.628 | 
     | A6/A3/\sync_reg_reg[1][1] | RN ^        | SDFFRQX2M | 0.595 | 0.008 |   0.735 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.365 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.554 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.611 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.643 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.687 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.695 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.738
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.102 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.257 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.625 | 
     | A6/A3/\sync_reg_reg[3][1] | RN ^        | SDFFRQX2M | 0.595 | 0.011 |   0.738 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.132 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.177 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.241 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.305 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.367 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.419 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.504 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.557 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.614 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.646 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.690 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.739
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.104 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.255 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.623 | 
     | A6/A3/\sync_reg_reg[3][0] | RN ^        | SDFFRQX2M | 0.596 | 0.012 |   0.739 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.134 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.179 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.242 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.307 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.369 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.420 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.505 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.558 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.616 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.647 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.692 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.699 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.742
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.106 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.253 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.622 | 
     | A6/A3/\sync_reg_reg[0][0] | RN ^        | SDFFRQX2M | 0.596 | 0.014 |   0.742 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.136 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.244 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.309 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.371 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.422 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.507 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.560 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.618 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.649 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.693 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.701 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.742
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.106 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.253 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.621 | 
     | A6/A3/\sync_reg_reg[1][0] | RN ^        | SDFFRQX2M | 0.596 | 0.014 |   0.742 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.136 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.245 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.309 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.371 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.423 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.508 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.561 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.618 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.650 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.694 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.595 |    0.701 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.635
  Arrival Time                  0.742
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.107 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.252 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.620 | 
     | A6/A3/\sync_reg_reg[0][1] | RN ^        | SDFFRQX2M | 0.596 | 0.015 |   0.742 |    0.635 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.121 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.182 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.246 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.310 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.372 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.424 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.509 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.562 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.619 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.651 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.695 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.007 |   0.595 |    0.702 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin A6/A1/\memory_reg[5][7] /CK 
Endpoint:   A6/A1/\memory_reg[5][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.751
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.251 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.619 | 
     | A6/A1/\memory_reg[5][7] | RN ^        | SDFFRQX2M | 0.600 | 0.024 |   0.751 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.138 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.183 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.247 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.311 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.374 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.425 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.563 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.621 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.652 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.696 | 
     | A6/A1/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.711 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin A6/A1/\memory_reg[7][7] /CK 
Endpoint:   A6/A1/\memory_reg[7][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.249 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[7][7] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.185 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin A6/A1/\memory_reg[5][6] /CK 
Endpoint:   A6/A1/\memory_reg[5][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.753
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.249 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[5][6] | RN ^        | SDFFRQX2M | 0.602 | 0.026 |   0.753 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.185 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin A6/A1/\memory_reg[6][7] /CK 
Endpoint:   A6/A1/\memory_reg[6][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[6][7] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin A6/A1/\memory_reg[4][6] /CK 
Endpoint:   A6/A1/\memory_reg[4][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.753
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[4][6] | RN ^        | SDFFRQX2M | 0.603 | 0.026 |   0.753 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin A6/A1/\memory_reg[6][6] /CK 
Endpoint:   A6/A1/\memory_reg[6][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[6][6] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin A6/A1/\memory_reg[6][5] /CK 
Endpoint:   A6/A1/\memory_reg[6][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[6][5] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin A6/A1/\memory_reg[7][6] /CK 
Endpoint:   A6/A1/\memory_reg[7][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[7][6] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.699 | 
     | A6/A1/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin A6/A1/\memory_reg[5][5] /CK 
Endpoint:   A6/A1/\memory_reg[5][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.753
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[5][5] | RN ^        | SDFFRQX2M | 0.603 | 0.026 |   0.753 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.699 | 
     | A6/A1/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin A6/A1/\memory_reg[4][5] /CK 
Endpoint:   A6/A1/\memory_reg[4][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.247 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[4][5] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.187 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.250 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.377 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.428 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.513 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.566 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.624 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.655 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.699 | 
     | A6/A1/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin A6/A1/\memory_reg[7][4] /CK 
Endpoint:   A6/A1/\memory_reg[7][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  0.754
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.112 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.247 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.615 | 
     | A6/A1/\memory_reg[7][4] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.642 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.126 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.142 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.187 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.251 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.315 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.378 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.429 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.514 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.567 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.624 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.656 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.700 | 
     | A6/A1/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.714 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin A6/A1/\memory_reg[7][0] /CK 
Endpoint:   A6/A1/\memory_reg[7][0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.635
  Arrival Time                  0.747
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.112 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.247 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.615 | 
     | A6/A1/\memory_reg[7][0] | RN ^        | SDFFRQX2M | 0.597 | 0.020 |   0.747 |    0.635 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.126 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.142 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.187 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.251 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.315 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.378 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.429 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.514 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.567 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.625 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.656 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.700 | 
     | A6/A1/\memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.007 |   0.595 |    0.707 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin A6/A1/\memory_reg[7][5] /CK 
Endpoint:   A6/A1/\memory_reg[7][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.755
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.113 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.246 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.614 | 
     | A6/A1/\memory_reg[7][5] | RN ^        | SDFFRQX2M | 0.604 | 0.028 |   0.755 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.143 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.188 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.252 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.316 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.378 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.429 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.515 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.567 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.625 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.656 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.701 | 
     | A6/A1/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.715 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin A6/A1/\memory_reg[4][4] /CK 
Endpoint:   A6/A1/\memory_reg[4][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.756
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.113 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.246 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.614 | 
     | A6/A1/\memory_reg[4][4] | RN ^        | SDFFRQX2M | 0.604 | 0.029 |   0.756 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.143 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.188 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.252 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.316 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.378 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.430 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.515 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.568 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.625 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.657 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.701 | 
     | A6/A1/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.715 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin A6/A1/\memory_reg[7][3] /CK 
Endpoint:   A6/A1/\memory_reg[7][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.601
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.755
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.113 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.614 | 
     | A6/A1/\memory_reg[7][3] | RN ^        | SDFFRQX2M | 0.604 | 0.028 |   0.755 |    0.641 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.143 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.252 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.379 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.430 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.515 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.568 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.626 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.657 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.701 | 
     | A6/A1/\memory_reg[7][3] | CK ^       | SDFFRQX2M  | 0.059 | 0.013 |   0.601 |    0.714 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin A6/A1/\memory_reg[6][4] /CK 
Endpoint:   A6/A1/\memory_reg[6][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  0.756
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[6][4] | RN ^        | SDFFRQX2M | 0.605 | 0.029 |   0.756 |    0.642 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.252 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.379 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.430 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.515 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.568 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.626 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.657 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.716 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin A6/A1/\memory_reg[4][7] /CK 
Endpoint:   A6/A1/\memory_reg[4][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.635
  Arrival Time                  0.748
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[4][7] | RN ^        | SDFFRQX2M | 0.598 | 0.021 |   0.748 |    0.635 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.379 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.430 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.626 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[4][7] | CK ^       | SDFFRQX2M  | 0.055 | 0.007 |   0.594 |    0.708 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin A6/A1/\memory_reg[7][2] /CK 
Endpoint:   A6/A1/\memory_reg[7][2] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.600
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.755
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[7][2] | RN ^        | SDFFRQX2M | 0.604 | 0.027 |   0.755 |    0.641 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.379 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.430 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.626 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[7][2] | CK ^       | SDFFRQX2M  | 0.059 | 0.012 |   0.600 |    0.714 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin A6/A1/\memory_reg[5][4] /CK 
Endpoint:   A6/A1/\memory_reg[5][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.757
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[5][4] | RN ^        | SDFFRQX2M | 0.605 | 0.030 |   0.757 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.626 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.716 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin A6/A1/\memory_reg[5][0] /CK 
Endpoint:   A6/A1/\memory_reg[5][0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.748
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[5][0] | RN ^        | SDFFRQX2M | 0.598 | 0.021 |   0.748 |    0.634 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.626 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[5][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.006 |   0.594 |    0.708 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin A6/A1/\memory_reg[6][3] /CK 
Endpoint:   A6/A1/\memory_reg[6][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.757
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.245 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[6][3] | RN ^        | SDFFRQX2M | 0.606 | 0.030 |   0.757 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.189 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[6][3] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.716 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin A6/A1/\memory_reg[5][2] /CK 
Endpoint:   A6/A1/\memory_reg[5][2] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.601
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.755
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[5][2] | RN ^        | SDFFRQX2M | 0.604 | 0.028 |   0.755 |    0.641 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.059 | 0.013 |   0.601 |    0.715 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin A6/A1/\memory_reg[4][3] /CK 
Endpoint:   A6/A1/\memory_reg[4][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.757
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[4][3] | RN ^        | SDFFRQX2M | 0.606 | 0.030 |   0.757 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[4][3] | CK ^       | SDFFRQX2M  | 0.059 | 0.015 |   0.602 |    0.717 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin A6/A1/\memory_reg[6][2] /CK 
Endpoint:   A6/A1/\memory_reg[6][2] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.600
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.755
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.114 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[6][2] | RN ^        | SDFFRQX2M | 0.604 | 0.028 |   0.755 |    0.641 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.144 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[6][2] | CK ^       | SDFFRQX2M  | 0.059 | 0.013 |   0.600 |    0.715 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin A6/A1/\memory_reg[5][3] /CK 
Endpoint:   A6/A1/\memory_reg[5][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.757
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.115 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.613 | 
     | A6/A1/\memory_reg[5][3] | RN ^        | SDFFRQX2M | 0.606 | 0.030 |   0.757 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.702 | 
     | A6/A1/\memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.717 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin A6/A1/\memory_reg[3][5] /CK 
Endpoint:   A6/A1/\memory_reg[3][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.758
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.115 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.612 | 
     | A6/A1/\memory_reg[3][5] | RN ^        | SDFFRQX2M | 0.606 | 0.031 |   0.758 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.129 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.703 | 
     | A6/A1/\memory_reg[3][5] | CK ^       | SDFFRQX2M  | 0.059 | 0.015 |   0.603 |    0.717 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin A6/A1/\memory_reg[3][6] /CK 
Endpoint:   A6/A1/\memory_reg[3][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.758
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.115 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.612 | 
     | A6/A1/\memory_reg[3][6] | RN ^        | SDFFRQX2M | 0.606 | 0.031 |   0.758 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.129 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.380 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.431 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.516 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.569 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.658 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.703 | 
     | A6/A1/\memory_reg[3][6] | CK ^       | SDFFRQX2M  | 0.059 | 0.015 |   0.603 |    0.717 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin A6/A1/\memory_reg[6][1] /CK 
Endpoint:   A6/A1/\memory_reg[6][1] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.599
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.640
  Arrival Time                  0.755
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.115 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.244 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.612 | 
     | A6/A1/\memory_reg[6][1] | RN ^        | SDFFRQX2M | 0.604 | 0.028 |   0.755 |    0.640 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.129 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.145 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.190 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.381 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.432 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.517 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.570 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.627 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.659 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.703 | 
     | A6/A1/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.058 | 0.011 |   0.599 |    0.714 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin A6/A1/\memory_reg[6][0] /CK 
Endpoint:   A6/A1/\memory_reg[6][0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.597
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.637
  Arrival Time                  0.755
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.118 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.241 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.609 | 
     | A6/A1/\memory_reg[6][0] | RN ^        | SDFFRQX2M | 0.604 | 0.028 |   0.755 |    0.637 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.132 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.148 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.193 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.257 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.321 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.383 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.435 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.520 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.573 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.630 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.662 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.706 | 
     | A6/A1/\memory_reg[6][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.009 |   0.597 |    0.715 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin A7/\stages_reg[0] /CK 
Endpoint:   A7/\stages_reg[0] /RN (^) checked with  leading edge of 'uart_clk'
Beginpoint: RST_N                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.896
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.015
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | RST_N ^     |           | 0.040 |       |   0.015 |   -0.112 | 
     | b6/FE_PHC9_RST_N  | A ^ -> Y ^  | DLY4X1M   | 0.079 | 0.366 |   0.382 |    0.254 | 
     | b6/FE_PHC10_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.078 | 0.368 |   0.749 |    0.622 | 
     | b6/U1             | A0 ^ -> Y ^ | AO2B2X2M  | 0.179 | 0.146 |   0.895 |    0.767 | 
     | A7/\stages_reg[0] | RN ^        | SDFFRQX2M | 0.179 | 0.001 |   0.896 |    0.768 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |            | 0.272 |       |   0.143 |    0.270 | 
     | UART_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.045 | 0.023 |   0.165 |    0.293 | 
     | UART_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.020 | 0.021 |   0.186 |    0.313 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M     | 0.043 | 0.062 |   0.248 |    0.375 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.030 | 0.028 |   0.276 |    0.404 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.340 |    0.468 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.414 |    0.541 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.492 |    0.619 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.567 |    0.695 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.644 |    0.771 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.709 |    0.837 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.739 |    0.866 | 
     | A7/\stages_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.742 |    0.869 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /RN (^) checked with  leading edge of 'uart_clk'
Beginpoint: RST_N                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  0.896
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.015
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | RST_N ^     |           | 0.040 |       |   0.015 |   -0.116 | 
     | b6/FE_PHC9_RST_N  | A ^ -> Y ^  | DLY4X1M   | 0.079 | 0.366 |   0.382 |    0.250 | 
     | b6/FE_PHC10_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.078 | 0.368 |   0.749 |    0.618 | 
     | b6/U1             | A0 ^ -> Y ^ | AO2B2X2M  | 0.179 | 0.146 |   0.895 |    0.764 | 
     | A7/\stages_reg[1] | RN ^        | SDFFRQX1M | 0.179 | 0.001 |   0.896 |    0.764 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |            | 0.272 |       |   0.143 |    0.274 | 
     | UART_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.045 | 0.023 |   0.165 |    0.297 | 
     | UART_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.020 | 0.021 |   0.186 |    0.317 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M     | 0.043 | 0.062 |   0.248 |    0.379 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.030 | 0.028 |   0.276 |    0.407 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.340 |    0.471 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.414 |    0.545 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.492 |    0.623 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.567 |    0.699 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.644 |    0.775 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.709 |    0.841 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.739 |    0.870 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.027 | 0.003 |   0.742 |    0.873 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin A4/\stages_reg[0] /CK 
Endpoint:   A4/\stages_reg[0] /RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.633
  Arrival Time                  0.874
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.241 | 
     | b6/FE_PHC4_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.060 | 0.349 |   0.349 |    0.108 | 
     | b6/FE_PHC7_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.080 | 0.368 |   0.717 |    0.476 | 
     | b6/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.180 | 0.155 |   0.872 |    0.631 | 
     | A4/\stages_reg[0]   | RN ^        | SDFFRQX2M | 0.180 | 0.002 |   0.874 |    0.633 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.241 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.255 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.271 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.316 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.380 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.444 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.507 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.558 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.643 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.696 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.753 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.785 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.829 | 
     | A4/\stages_reg[0] | CK ^       | SDFFRQX2M  | 0.060 | 0.018 |   0.605 |    0.846 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  0.874
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.242 | 
     | b6/FE_PHC4_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.060 | 0.349 |   0.349 |    0.107 | 
     | b6/FE_PHC7_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.080 | 0.368 |   0.717 |    0.475 | 
     | b6/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.180 | 0.155 |   0.872 |    0.631 | 
     | A4/\stages_reg[1]   | RN ^        | SDFFRQX2M | 0.180 | 0.002 |   0.874 |    0.632 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.242 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.255 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.272 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.317 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.380 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.445 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.507 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.558 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.643 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.696 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.754 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.785 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.829 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M  | 0.060 | 0.017 |   0.605 |    0.846 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/SN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.591
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.742
  Arrival Time                  1.019
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.277 | 
     | b5/FE_PHC5_scan_rst  | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |    0.073 | 
     | b5/FE_PHC8_scan_rst  | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.446 | 
     | b5/U1                | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.728 | 
     | A10/odd_edge_tog_reg | SN ^        | SDFFSQX2M | 0.425 | 0.013 |   1.019 |    0.742 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.291 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.307 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.044 | 0.067 |   0.097 |    0.374 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.031 | 0.029 |   0.126 |    0.403 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.190 |    0.467 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.263 |    0.541 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.341 |    0.619 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.417 |    0.694 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.494 |    0.771 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.559 |    0.836 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.588 |    0.866 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.027 | 0.003 |   0.591 |    0.869 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  1.007
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.368 | 
     | b5/FE_PHC5_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |   -0.017 | 
     | b5/FE_PHC8_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.355 | 
     | b5/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.638 | 
     | A6/A4/\sync_reg_reg[3][1] | RN ^        | SDFFRQX2M | 0.425 | 0.002 |   1.007 |    0.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.368 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.381 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.398 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.443 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.506 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.568 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.630 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.694 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.751 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.775 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.790 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.859 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.912 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.936 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.966 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.973 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  1.007
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.368 | 
     | b5/FE_PHC5_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |   -0.017 | 
     | b5/FE_PHC8_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.355 | 
     | b5/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.637 | 
     | A6/A4/\sync_reg_reg[2][0] | RN ^        | SDFFRQX2M | 0.425 | 0.002 |   1.007 |    0.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.368 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.382 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.398 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.443 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.507 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.568 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.630 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.694 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.752 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.775 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.790 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.860 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.912 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.936 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.967 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.973 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  1.008
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.369 | 
     | b5/FE_PHC5_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |   -0.018 | 
     | b5/FE_PHC8_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.354 | 
     | b5/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.637 | 
     | A6/A4/\sync_reg_reg[1][1] | RN ^        | SDFFRQX2M | 0.425 | 0.003 |   1.008 |    0.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.383 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.399 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.444 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.507 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.569 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.631 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.695 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.752 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.776 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.791 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.860 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.913 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.937 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.968 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.974 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  1.011
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.372 | 
     | b5/FE_PHC5_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |   -0.021 | 
     | b5/FE_PHC8_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.351 | 
     | b5/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.633 | 
     | A6/A4/\sync_reg_reg[2][1] | RN ^        | SDFFRQX2M | 0.425 | 0.006 |   1.011 |    0.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.386 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.402 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.447 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.511 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.572 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.634 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.698 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.756 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.779 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.794 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.864 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.916 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.940 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.971 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.977 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  1.012
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.373 | 
     | b5/FE_PHC5_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |   -0.022 | 
     | b5/FE_PHC8_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.350 | 
     | b5/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.633 | 
     | A6/A4/\sync_reg_reg[0][1] | RN ^        | SDFFRQX2M | 0.425 | 0.006 |   1.012 |    0.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.386 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.402 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.448 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.511 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.573 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.634 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.699 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.756 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.780 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.795 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.864 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.917 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.941 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.971 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.977 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.604
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  1.012
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.373 | 
     | b5/FE_PHC5_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.063 | 0.351 |   0.351 |   -0.022 | 
     | b5/FE_PHC8_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.086 | 0.372 |   0.723 |    0.350 | 
     | b5/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.425 | 0.283 |   1.005 |    0.633 | 
     | A6/A4/\sync_reg_reg[0][0] | RN ^        | SDFFRQX2M | 0.425 | 0.006 |   1.012 |    0.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.373 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.387 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.403 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.448 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.512 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.573 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.635 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.699 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.757 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.780 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.795 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.865 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.917 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.941 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.972 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.041 | 0.005 |   0.604 |    0.977 | 
     +------------------------------------------------------------------------------------------+ 

