// Seed: 2666887789
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output wand id_3,
    input supply0 id_4
    , id_6
);
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd60
) (
    inout tri id_0,
    output wire id_1,
    output uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input tri0 _id_14,
    input wor id_15,
    inout wire id_16,
    input tri0 id_17,
    input wire id_18,
    input tri id_19
);
  integer id_21[id_14 : -1];
  ;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_6,
      id_0,
      id_4
  );
  assign modCall_1.id_6 = 0;
  logic id_22;
  ;
  logic id_23 = (id_16 - id_16);
  nor primCall (
      id_6,
      id_4,
      id_19,
      id_10,
      id_3,
      id_0,
      id_8,
      id_13,
      id_5,
      id_15,
      id_16,
      id_17,
      id_9,
      id_12,
      id_7,
      id_21,
      id_18
  );
endmodule
