
*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 966.066 ; gain = 465.008
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/constrs_1/new/system_top.xdc]
Finished Parsing XDC File [D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/constrs_1/new/system_top.xdc]
Parsing XDC File [D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/constrs_1/zc702_system_constr.xdc]
Finished Parsing XDC File [D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/constrs_1/zc702_system_constr.xdc]
Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [d:/Developers_KIT/Zynq702/Hdmi_adi/project_1.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 966.066 ; gain = 776.988
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 966.066 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d81be9f1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c04f2a17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 966.066 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 95 cells.
Phase 2 Constant Propagation | Checksum: 1d275857f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 966.066 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1349 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 474 unconnected cells.
Phase 3 Sweep | Checksum: 1d3f002ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 966.066 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 966.066 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d3f002ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 966.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1414cc3af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1106.813 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1414cc3af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.813 ; gain = 140.746
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.813 ; gain = 140.746
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1106.813 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1106.813 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 8646d40b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.983 . Memory (MB): peak = 1106.813 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 8646d40b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 8646d40b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 7ab58ab3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 81d1bfea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 133eec95b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1a21b244e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1a21b244e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1a21b244e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1a21b244e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a21b244e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 2 Global Placement
SimPL: WL = 2070072 (596577, 1473495)
SimPL: WL = 2009569 (584482, 1425087)
SimPL: WL = 1977377 (583189, 1394188)
SimPL: WL = 1965261 (582841, 1382420)
SimPL: WL = 1949603 (582909, 1366694)
Phase 2 Global Placement | Checksum: 179b17ff0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 179b17ff0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1134d22f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1785c10e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1785c10e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1597312c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1597312c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 15fd71b52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 15fd71b52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15fd71b52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15fd71b52

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 15fd71b52

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10aa5ed05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10aa5ed05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 12761d22a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 12761d22a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 12761d22a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 58bb0a4b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 58bb0a4b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 58bb0a4b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.951. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 279a8f8a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 279a8f8a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 279a8f8a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 279a8f8a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 279a8f8a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 279a8f8a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 279a8f8a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: bab821f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bab821f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
Ending Placer Task | Checksum: 997f469c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.813 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1106.813 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1106.813 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1106.813 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1106.813 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1106.813 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 43c5b8b ConstDB: 0 ShapeSum: 9542eb11 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1789e9f0f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.262 ; gain = 24.449

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1789e9f0f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1131.926 ; gain = 25.113

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1789e9f0f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1141.254 ; gain = 34.441
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 215e89026

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1165.980 ; gain = 59.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.950  | TNS=0.000  | WHS=-0.350 | THS=-118.271|

Phase 2 Router Initialization | Checksum: 178839968

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24eb32e28

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 623
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 167360b15

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1186.320 ; gain = 79.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 176215149

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 130fec96c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 140266ac6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508
Phase 4 Rip-up And Reroute | Checksum: 140266ac6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: aaddb3fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: aaddb3fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: aaddb3fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508
Phase 5 Delay and Skew Optimization | Checksum: aaddb3fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: bdcc2928

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.682  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: ac2f18eb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.55286 %
  Global Horizontal Routing Utilization  = 1.93112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d46412e2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d46412e2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 155a80645

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1186.320 ; gain = 79.508

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.682  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 155a80645

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1186.320 ; gain = 79.508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1186.320 ; gain = 79.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1186.320 ; gain = 79.508
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1186.320 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer CONV_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are CONV_IBUF.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 9 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1514.414 ; gain = 328.094
INFO: [Common 17-206] Exiting Vivado at Sun Dec 27 19:09:16 2015...
