<!doctype html>
<html>
<head>
<title>BRIDGE_CORE_CFG_PCIE_RX0 (AXIPCIE_MAIN) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_main.html")>AXIPCIE_MAIN Module</a> &gt; BRIDGE_CORE_CFG_PCIE_RX0 (AXIPCIE_MAIN) Register</p><h1>BRIDGE_CORE_CFG_PCIE_RX0 (AXIPCIE_MAIN) Register</h1>
<h2>BRIDGE_CORE_CFG_PCIE_RX0 (AXIPCIE_MAIN) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>BRIDGE_CORE_CFG_PCIE_RX0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0E0000 (AXIPCIE_MAIN)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00010000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PCI Express Receive Access and BAR Configuration</td></tr>
</table>
<p></p>
<h2>BRIDGE_CORE_CFG_PCIE_RX0 (AXIPCIE_MAIN) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:18</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>cfg_disable_pcie_dma_reg_access</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Determines whether DMA Registers are accessible from PCI Express</td></tr>
<tr valign=top><td>cfg_disable_pcie_bridge_reg_access</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Determines whether Bridge Registers are accessible from PCI Express</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:3</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>cfg_dma_reg_bar</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Determines which PCI Express Base Address Region (BAR) is used to access DMA and Bridge Registers from PCI Express. If a received PCI Express read/write requests' BAR hit information is equal to cfg_dma_reg_bar, then the transaction is terminated by the internal DMA/Bridge Register implementation, otherwise the transaction is forwarded to the AXI Master Interface. cfg_dma_reg_bar is only for received PCI Express read and write requests and has no impact on received AXI Slave Interface requests.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>