Analysis & Synthesis report for multiple_cycle_cpu_computer
Wed May 13 22:48:01 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated
  7. Parameter Settings for User Entity Instance: multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit
  8. Parameter Settings for User Entity Instance: mcmem:mem|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Port Connectivity Checks: "multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit"
 11. Port Connectivity Checks: "multiple_cycle_cpu:cpu|regfile:regfile0"
 12. Port Connectivity Checks: "multiple_cycle_cpu:cpu"
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed May 13 22:48:01 2020           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; multiple_cycle_cpu_computer                 ;
; Top-level Entity Name       ; multiple_cycle_cpu_computer                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                               ;
+---------------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Option                                                                          ; Setting                     ; Default Value               ;
+---------------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Device                                                                          ; 5CEBA4F23C7                 ;                             ;
; Top-level entity name                                                           ; multiple_cycle_cpu_computer ; multiple_cycle_cpu_computer ;
; Family name                                                                     ; Cyclone V                   ; Cyclone V                   ;
; Use smart compilation                                                           ; Off                         ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                          ; On                          ;
; Enable compact report table                                                     ; Off                         ; Off                         ;
; Restructure Multiplexers                                                        ; Auto                        ; Auto                        ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                         ; Off                         ;
; Create Debugging Nodes for IP Cores                                             ; Off                         ; Off                         ;
; Preserve fewer node names                                                       ; On                          ; On                          ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                      ; Enable                      ;
; Verilog Version                                                                 ; Verilog_2001                ; Verilog_2001                ;
; VHDL Version                                                                    ; VHDL_1993                   ; VHDL_1993                   ;
; State Machine Processing                                                        ; Auto                        ; Auto                        ;
; Safe State Machine                                                              ; Off                         ; Off                         ;
; Extract Verilog State Machines                                                  ; On                          ; On                          ;
; Extract VHDL State Machines                                                     ; On                          ; On                          ;
; Ignore Verilog initial constructs                                               ; Off                         ; Off                         ;
; Iteration limit for constant Verilog loops                                      ; 5000                        ; 5000                        ;
; Iteration limit for non-constant Verilog loops                                  ; 250                         ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                          ; On                          ;
; Infer RAMs from Raw Logic                                                       ; On                          ; On                          ;
; Parallel Synthesis                                                              ; On                          ; On                          ;
; DSP Block Balancing                                                             ; Auto                        ; Auto                        ;
; NOT Gate Push-Back                                                              ; On                          ; On                          ;
; Power-Up Don't Care                                                             ; On                          ; On                          ;
; Remove Redundant Logic Cells                                                    ; Off                         ; Off                         ;
; Remove Duplicate Registers                                                      ; On                          ; On                          ;
; Ignore CARRY Buffers                                                            ; Off                         ; Off                         ;
; Ignore CASCADE Buffers                                                          ; Off                         ; Off                         ;
; Ignore GLOBAL Buffers                                                           ; Off                         ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                         ; Off                         ;
; Ignore LCELL Buffers                                                            ; Off                         ; Off                         ;
; Ignore SOFT Buffers                                                             ; On                          ; On                          ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                         ; Off                         ;
; Optimization Technique                                                          ; Balanced                    ; Balanced                    ;
; Carry Chain Length                                                              ; 70                          ; 70                          ;
; Auto Carry Chains                                                               ; On                          ; On                          ;
; Auto Open-Drain Pins                                                            ; On                          ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                         ; Off                         ;
; Auto ROM Replacement                                                            ; On                          ; On                          ;
; Auto RAM Replacement                                                            ; On                          ; On                          ;
; Auto DSP Block Replacement                                                      ; On                          ; On                          ;
; Auto Shift Register Replacement                                                 ; Auto                        ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                        ; Auto                        ;
; Auto Clock Enable Replacement                                                   ; On                          ; On                          ;
; Strict RAM Replacement                                                          ; Off                         ; Off                         ;
; Allow Synchronous Control Signals                                               ; On                          ; On                          ;
; Force Use of Synchronous Clear Signals                                          ; Off                         ; Off                         ;
; Auto Resource Sharing                                                           ; Off                         ; Off                         ;
; Allow Any RAM Size For Recognition                                              ; Off                         ; Off                         ;
; Allow Any ROM Size For Recognition                                              ; Off                         ; Off                         ;
; Allow Any Shift Register Size For Recognition                                   ; Off                         ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                             ; On                          ; On                          ;
; Ignore translate_off and synthesis_off directives                               ; Off                         ; Off                         ;
; Timing-Driven Synthesis                                                         ; On                          ; On                          ;
; Report Parameter Settings                                                       ; On                          ; On                          ;
; Report Source Assignments                                                       ; On                          ; On                          ;
; Report Connectivity Checks                                                      ; On                          ; On                          ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                         ; Off                         ;
; Synchronization Register Chain Length                                           ; 3                           ; 3                           ;
; Power Optimization During Synthesis                                             ; Normal compilation          ; Normal compilation          ;
; HDL message level                                                               ; Level2                      ; Level2                      ;
; Suppress Register Optimization Related Messages                                 ; Off                         ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                        ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                        ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                         ; 100                         ;
; Clock MUX Protection                                                            ; On                          ; On                          ;
; Auto Gated Clock Conversion                                                     ; Off                         ; Off                         ;
; Block Design Naming                                                             ; Auto                        ; Auto                        ;
; SDC constraint protection                                                       ; Off                         ; Off                         ;
; Synthesis Effort                                                                ; Auto                        ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                          ; On                          ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                         ; Off                         ;
; Analysis & Synthesis Message Level                                              ; Medium                      ; Medium                      ;
; Disable Register Merging Across Hierarchies                                     ; Auto                        ; Auto                        ;
; Resource Aware Inference For Block RAM                                          ; On                          ; On                          ;
; Automatic Parallel Synthesis                                                    ; On                          ; On                          ;
; Partial Reconfiguration Bitstream ID                                            ; Off                         ; Off                         ;
+---------------------------------------------------------------------------------+-----------------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |multiple_cycle_cpu_computer|mcmem:mem ; mcmem.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; sif            ; 000   ; Unsigned Binary                                                                         ;
; sid            ; 001   ; Unsigned Binary                                                                         ;
; sexe           ; 010   ; Unsigned Binary                                                                         ;
; smem           ; 011   ; Unsigned Binary                                                                         ;
; swb            ; 100   ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcmem:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; mcmem.mif            ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_hbo1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; mcmem:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 32                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                                                        ;
; func ; Input  ; Info     ; Stuck at GND                                                                        ;
; wir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_cycle_cpu:cpu|regfile:regfile0" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; rna  ; Input ; Info     ; Stuck at GND                              ;
; rnb  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_cycle_cpu:cpu"                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; inst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; alua         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; alub         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; alu          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; madr[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; madr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; tomem        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; state        ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (32 bits) it drives.  The 29 most-significant bit(s) in the port expression will be connected to GND. ;
; state[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 13 22:47:54 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiple_cycle_cpu_computer -c multiple_cycle_cpu_computer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: regfile File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiple_cycle_cpu_tb.v
    Info (12023): Found entity 1: multiple_cycle_cpu_tb File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu_tb.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file multiple_cycle_cpu.v
    Info (12023): Found entity 1: multiple_cycle_cpu_computer File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 1
    Info (12023): Found entity 2: multiple_cycle_cpu File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 14
    Info (12023): Found entity 3: multiple_cycle_cpu_control_unit File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file mcmem.v
    Info (12023): Found entity 1: mcmem File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v Line: 39
Info (12127): Elaborating entity "multiple_cycle_cpu_computer" for the top level hierarchy
Info (12128): Elaborating entity "multiple_cycle_cpu" for hierarchy "multiple_cycle_cpu:cpu" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 5
Warning (10036): Verilog HDL or VHDL warning at multiple_cycle_cpu.v(51): object "ir" assigned a value but never read File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 51
Warning (10230): Verilog HDL assignment warning at multiple_cycle_cpu.v(112): truncated value with size 60 to match size of target (32) File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 112
Warning (10030): Net "inst" at multiple_cycle_cpu.v(19) has no driver or initial value, using a default initial value '0' File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 19
Warning (10034): Output port "alua" at multiple_cycle_cpu.v(20) has no driver File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 20
Warning (10034): Output port "alub" at multiple_cycle_cpu.v(21) has no driver File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 21
Warning (10034): Output port "alu" at multiple_cycle_cpu.v(22) has no driver File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 22
Info (12128): Elaborating entity "regfile" for hierarchy "multiple_cycle_cpu:cpu|regfile:regfile0" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at register_file.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v Line: 14
Info (12128): Elaborating entity "multiple_cycle_cpu_control_unit" for hierarchy "multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at multiple_cycle_cpu.v(154): object "i_add" assigned a value but never read File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 154
Warning (10230): Verilog HDL assignment warning at multiple_cycle_cpu.v(217): truncated value with size 2 to match size of target (1) File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 217
Info (12128): Elaborating entity "mcmem" for hierarchy "mcmem:mem" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcmem:mem|altsyncram:altsyncram_component" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "mcmem:mem|altsyncram:altsyncram_component" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v Line: 85
Info (12133): Instantiated megafunction "mcmem:mem|altsyncram:altsyncram_component" with the following parameter: File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mcmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbo1.tdf
    Info (12023): Found entity 1: altsyncram_hbo1 File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hbo1" for hierarchy "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated" File: /mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113031): 37 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 37 warnings found, and 10 warnings are reported. File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.mif Line: 1
    Warning (113030): Memory Initialization File address 0 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 14
    Warning (113030): Memory Initialization File address 1 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 15
    Warning (113030): Memory Initialization File address 2 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 16
    Warning (113030): Memory Initialization File address 3 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 17
    Warning (113030): Memory Initialization File address 4 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 18
    Warning (113030): Memory Initialization File address 5 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 19
    Warning (113030): Memory Initialization File address 6 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 20
    Warning (113030): Memory Initialization File address 7 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 21
    Warning (113030): Memory Initialization File address 8 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 22
    Warning (113030): Memory Initialization File address 9 is reinitialized File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/ Line: 23
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (64) in the Memory Initialization File "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.mif" -- setting initial value for remaining addresses to 0 File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v Line: 85
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fromm[31]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[30]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[29]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[28]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[27]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[26]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[25]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[24]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[23]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[22]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[21]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[20]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[19]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[18]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[17]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[16]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[15]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[14]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[13]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[12]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[11]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[10]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[9]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[8]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[7]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[6]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[5]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[4]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[3]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[2]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[1]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
    Warning (12110): Net "fromm[0]" is missing source, defaulting to GND File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[0]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 36
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[1]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 60
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[2]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 84
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[3]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 108
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[4]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 132
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[5]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 156
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[6]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 180
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[7]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 204
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[8]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 228
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[9]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 252
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[10]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 276
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[11]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 300
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[12]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 324
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[13]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 348
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[14]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 372
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[15]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 396
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[16]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 420
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[17]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 444
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[18]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 468
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[19]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 492
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[20]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 516
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[21]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 540
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[22]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 564
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[23]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 588
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[24]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 612
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[25]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 636
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[26]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 660
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[27]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 684
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[28]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 708
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[29]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 732
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[30]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 756
        Warning (14320): Synthesized away node "mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|q_a[31]" File: /mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf Line: 780
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /mnt/disk1/koudai/fpga/cpu/MultipleCycle/output_files/multiple_cycle_cpu_computer.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 90 warnings
    Error: Peak virtual memory: 1005 megabytes
    Error: Processing ended: Wed May 13 22:48:01 2020
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mnt/disk1/koudai/fpga/cpu/MultipleCycle/output_files/multiple_cycle_cpu_computer.map.smsg.


