[2021-09-09 09:42:18,220]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 09:42:18,220]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:18,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; ".

Peak memory: 14528512 bytes

[2021-09-09 09:42:18,461]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:18,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 09:42:18,591]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 09:42:18,591]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:18,616]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6356992 bytes

[2021-09-09 09:42:18,617]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-09 11:32:59,650]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 11:32:59,650]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:32:59,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; ".

Peak memory: 14315520 bytes

[2021-09-09 11:32:59,891]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:00,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34906112 bytes

[2021-09-09 11:33:00,012]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 11:33:00,013]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:01,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13049856 bytes

[2021-09-09 11:33:01,826]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-09 13:03:50,160]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 13:03:50,160]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:03:50,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; ".

Peak memory: 14356480 bytes

[2021-09-09 13:03:50,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:03:50,561]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34955264 bytes

[2021-09-09 13:03:50,562]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 13:03:50,562]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:03:52,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13099008 bytes

[2021-09-09 13:03:52,292]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-09 14:56:28,663]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 14:56:28,663]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:28,663]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:28,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34586624 bytes

[2021-09-09 14:56:28,830]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 14:56:28,830]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:30,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13185024 bytes

[2021-09-09 14:56:30,806]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 15:25:32,117]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 15:25:32,117]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:32,118]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:32,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34754560 bytes

[2021-09-09 15:25:32,256]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 15:25:32,257]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:34,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13058048 bytes

[2021-09-09 15:25:34,206]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 16:03:34,220]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 16:03:34,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:34,236]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:34,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34504704 bytes

[2021-09-09 16:03:34,400]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 16:03:34,400]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:36,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13041664 bytes

[2021-09-09 16:03:36,387]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 16:38:14,681]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 16:38:14,681]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:14,681]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:14,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34246656 bytes

[2021-09-09 16:38:14,852]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 16:38:14,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:16,793]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13000704 bytes

[2021-09-09 16:38:16,794]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 17:14:49,994]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-09 17:14:49,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:14:49,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:14:50,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34439168 bytes

[2021-09-09 17:14:50,127]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-09 17:14:50,127]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:14:52,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 12992512 bytes

[2021-09-09 17:14:52,066]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-13 23:21:51,037]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-13 23:21:51,038]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:21:51,038]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:21:51,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34074624 bytes

[2021-09-13 23:21:51,161]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-13 23:21:51,162]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:21:52,914]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 10989568 bytes

[2021-09-13 23:21:52,914]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-13 23:40:38,016]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-13 23:40:38,017]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:38,017]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:38,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34578432 bytes

[2021-09-13 23:40:38,144]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-13 23:40:38,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:38,172]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6144000 bytes

[2021-09-13 23:40:38,173]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 08:50:50,507]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-14 08:50:50,507]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:50:50,507]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:50:50,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34164736 bytes

[2021-09-14 08:50:50,629]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-14 08:50:50,630]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:50:52,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13107200 bytes

[2021-09-14 08:50:52,377]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 09:19:34,355]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-14 09:19:34,355]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:34,355]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:34,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34205696 bytes

[2021-09-14 09:19:34,478]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-14 09:19:34,478]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:34,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6397952 bytes

[2021-09-14 09:19:34,498]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:25:47,936]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-15 15:25:47,940]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:47,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:48,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34418688 bytes

[2021-09-15 15:25:48,109]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-15 15:25:48,109]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:25:49,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 13303808 bytes

[2021-09-15 15:25:49,664]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:53:09,368]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-15 15:53:09,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:09,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:09,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34172928 bytes

[2021-09-15 15:53:09,541]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-15 15:53:09,541]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:09,568]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6250496 bytes

[2021-09-15 15:53:09,569]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 13:56:31,887]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-18 13:56:31,888]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:31,889]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:31,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34312192 bytes

[2021-09-18 13:56:32,000]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-18 13:56:32,000]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:33,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-09-18 13:56:33,628]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 16:21:16,680]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-18 16:21:16,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:16,680]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:16,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34074624 bytes

[2021-09-18 16:21:16,793]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-18 16:21:16,793]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:18,438]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-09-18 16:21:18,439]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-22 08:54:37,031]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-22 08:54:37,031]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:37,032]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:37,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34344960 bytes

[2021-09-22 08:54:37,146]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-22 08:54:37,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:37,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-09-22 08:54:37,940]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-22 11:19:58,909]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-22 11:19:58,909]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:19:58,909]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:19:59,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34197504 bytes

[2021-09-22 11:19:59,021]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-22 11:19:59,021]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:00,633]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-09-22 11:20:00,634]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 16:38:20,229]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-23 16:38:20,229]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:20,229]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:20,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34295808 bytes

[2021-09-23 16:38:20,340]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-23 16:38:20,340]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:21,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11423744 bytes

[2021-09-23 16:38:21,947]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 17:02:00,090]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-23 17:02:00,090]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:00,090]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:00,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34160640 bytes

[2021-09-23 17:02:00,262]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-23 17:02:00,263]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:01,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-09-23 17:02:01,837]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 18:02:59,601]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-23 18:02:59,601]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:02:59,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:02:59,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34369536 bytes

[2021-09-23 18:02:59,711]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-23 18:02:59,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:01,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-09-23 18:03:01,325]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-27 16:30:18,140]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-27 16:30:18,378]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:18,378]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:18,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34099200 bytes

[2021-09-27 16:30:18,495]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-27 16:30:18,496]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:20,042]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-09-27 16:30:20,043]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-27 17:37:05,836]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-27 17:37:05,836]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:05,836]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:05,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34435072 bytes

[2021-09-27 17:37:06,000]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-27 17:37:06,000]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:07,581]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
balancing!
	current map manager:
		current min nodes:42
		current min depth:5
rewriting!
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11550720 bytes

[2021-09-27 17:37:07,582]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 02:03:20,163]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-28 02:03:20,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:20,164]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:20,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34148352 bytes

[2021-09-28 02:03:20,275]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-28 02:03:20,276]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:21,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11481088 bytes

[2021-09-28 02:03:21,858]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 16:43:06,487]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-28 16:43:06,488]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:06,489]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:06,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34320384 bytes

[2021-09-28 16:43:06,663]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-28 16:43:06,663]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:08,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-09-28 16:43:08,238]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 17:22:04,437]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-09-28 17:22:04,437]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:04,437]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:04,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34426880 bytes

[2021-09-28 17:22:04,550]mapper_test.py:156:[INFO]: area: 17 level: 3
[2021-09-28 17:22:04,550]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:06,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-09-28 17:22:06,102]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-10-09 10:39:00,437]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-09 10:39:00,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:00,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:00,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34340864 bytes

[2021-10-09 10:39:00,545]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-09 10:39:00,545]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:00,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6569984 bytes

[2021-10-09 10:39:00,582]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 11:21:39,536]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-09 11:21:39,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:39,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:39,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34340864 bytes

[2021-10-09 11:21:39,652]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-09 11:21:39,652]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:39,682]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6733824 bytes

[2021-10-09 11:21:39,683]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:29:34,573]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-09 16:29:34,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:34,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:34,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34209792 bytes

[2021-10-09 16:29:34,690]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-09 16:29:34,690]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:35,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11116544 bytes

[2021-10-09 16:29:35,575]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:46:45,302]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-09 16:46:45,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:45,303]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:45,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34201600 bytes

[2021-10-09 16:46:45,467]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-09 16:46:45,467]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:46,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11120640 bytes

[2021-10-09 16:46:46,312]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 10:53:00,156]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-12 10:53:00,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:00,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:00,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34107392 bytes

[2021-10-12 10:53:00,272]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-12 10:53:00,272]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:02,001]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-12 10:53:02,002]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 11:15:39,116]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-12 11:15:39,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:39,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:39,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34369536 bytes

[2021-10-12 11:15:39,284]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-12 11:15:39,285]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:39,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6344704 bytes

[2021-10-12 11:15:39,325]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 13:28:25,965]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-12 13:28:25,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:25,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:26,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34140160 bytes

[2021-10-12 13:28:26,126]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-12 13:28:26,127]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:27,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-12 13:28:27,809]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 14:59:03,128]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-12 14:59:03,129]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:03,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:03,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34234368 bytes

[2021-10-12 14:59:03,249]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-12 14:59:03,249]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:04,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11059200 bytes

[2021-10-12 14:59:04,948]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 18:43:49,024]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-12 18:43:49,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:43:49,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:43:49,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34439168 bytes

[2021-10-12 18:43:49,202]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-12 18:43:49,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:43:50,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11431936 bytes

[2021-10-12 18:43:50,855]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-18 11:37:16,176]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-18 11:37:16,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:16,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:16,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34222080 bytes

[2021-10-18 11:37:16,354]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-18 11:37:16,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:18,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-10-18 11:37:18,071]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-18 12:02:59,194]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-18 12:02:59,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:59,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:59,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34312192 bytes

[2021-10-18 12:02:59,315]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-18 12:02:59,315]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:59,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 6062080 bytes

[2021-10-18 12:02:59,344]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-19 14:10:56,653]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-19 14:10:56,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:56,654]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:56,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34250752 bytes

[2021-10-19 14:10:56,773]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-19 14:10:56,774]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:56,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-19 14:10:56,790]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:29:49,996]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-22 13:29:49,996]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:49,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:50,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34463744 bytes

[2021-10-22 13:29:50,111]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-22 13:29:50,111]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:50,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 8851456 bytes

[2021-10-22 13:29:50,186]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:50:43,017]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-22 13:50:43,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:43,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:43,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34500608 bytes

[2021-10-22 13:50:43,144]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-22 13:50:43,144]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:43,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 8740864 bytes

[2021-10-22 13:50:43,194]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:01:17,738]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-22 14:01:17,738]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:17,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:17,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34344960 bytes

[2021-10-22 14:01:17,857]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-22 14:01:17,858]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:17,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 5976064 bytes

[2021-10-22 14:01:17,876]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:04:38,368]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-22 14:04:38,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:38,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:38,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34578432 bytes

[2021-10-22 14:04:38,487]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-22 14:04:38,488]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:38,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-10-22 14:04:38,511]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-23 13:27:14,319]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-23 13:27:14,320]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:14,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:14,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34275328 bytes

[2021-10-23 13:27:14,484]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-23 13:27:14,484]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:16,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-10-23 13:27:16,157]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-24 17:38:36,788]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-24 17:38:36,788]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:36,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:36,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34275328 bytes

[2021-10-24 17:38:36,911]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-24 17:38:36,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:38,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-24 17:38:38,599]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-24 17:59:03,446]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-24 17:59:03,446]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:03,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:03,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34250752 bytes

[2021-10-24 17:59:03,560]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-24 17:59:03,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:05,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
	current map manager:
		current min nodes:42
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11517952 bytes

[2021-10-24 17:59:05,230]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 10:24:37,068]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-26 10:24:37,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:37,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:37,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34041856 bytes

[2021-10-26 10:24:37,188]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-26 10:24:37,189]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:37,215]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:6
	Report mapping result:
		klut_size()     :26
		klut.num_gates():19
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-26 10:24:37,215]mapper_test.py:224:[INFO]: area: 19 level: 3
[2021-10-26 10:56:37,750]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-26 10:56:37,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:37,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:37,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34222080 bytes

[2021-10-26 10:56:37,916]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-26 10:56:37,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:39,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():19
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11366400 bytes

[2021-10-26 10:56:39,574]mapper_test.py:224:[INFO]: area: 19 level: 3
[2021-10-26 11:17:58,737]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-26 11:17:58,737]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:17:58,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:17:58,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 11:17:58,896]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-26 11:17:58,896]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:00,527]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 11243520 bytes

[2021-10-26 11:18:00,527]mapper_test.py:224:[INFO]: area: 18 level: 3
[2021-10-26 12:16:07,600]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-26 12:16:07,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:07,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:07,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34017280 bytes

[2021-10-26 12:16:07,761]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-26 12:16:07,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:09,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-26 12:16:09,400]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 14:12:12,560]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-26 14:12:12,560]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:12,560]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:12,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34279424 bytes

[2021-10-26 14:12:12,684]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-26 14:12:12,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:12,709]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():19
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-26 14:12:12,710]mapper_test.py:224:[INFO]: area: 19 level: 3
[2021-10-29 16:09:16,775]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-10-29 16:09:16,776]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:16,776]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:16,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34095104 bytes

[2021-10-29 16:09:16,894]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-10-29 16:09:16,894]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:16,911]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():27
		max delay       :4
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
Peak memory: 5799936 bytes

[2021-10-29 16:09:16,912]mapper_test.py:224:[INFO]: area: 27 level: 4
[2021-11-03 09:50:33,374]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-03 09:50:33,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:33,375]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:33,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34193408 bytes

[2021-11-03 09:50:33,490]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-03 09:50:33,490]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:33,513]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():27
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig_output.v
	Peak memory: 5742592 bytes

[2021-11-03 09:50:33,513]mapper_test.py:226:[INFO]: area: 27 level: 3
[2021-11-03 10:02:38,338]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-03 10:02:38,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:38,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:38,452]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34062336 bytes

[2021-11-03 10:02:38,453]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-03 10:02:38,454]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:38,473]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig_output.v
	Peak memory: 5791744 bytes

[2021-11-03 10:02:38,474]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 13:42:37,931]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-03 13:42:37,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:37,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:38,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34177024 bytes

[2021-11-03 13:42:38,097]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-03 13:42:38,097]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:38,123]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig_output.v
	Peak memory: 5832704 bytes

[2021-11-03 13:42:38,124]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 13:48:53,775]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-03 13:48:53,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:53,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:53,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 33898496 bytes

[2021-11-03 13:48:53,943]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-03 13:48:53,943]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:53,974]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig_output.v
	Peak memory: 5742592 bytes

[2021-11-03 13:48:53,975]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-04 15:55:44,620]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-04 15:55:44,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:44,622]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:44,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34365440 bytes

[2021-11-04 15:55:44,747]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-04 15:55:44,748]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:44,769]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig_output.v
	Peak memory: 5758976 bytes

[2021-11-04 15:55:44,769]mapper_test.py:226:[INFO]: area: 17 level: 3
[2021-11-16 12:27:18,436]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-16 12:27:18,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:18,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:18,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34258944 bytes

[2021-11-16 12:27:18,556]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-16 12:27:18,556]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:18,574]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.000835 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-16 12:27:18,574]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-16 14:16:13,765]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-16 14:16:13,765]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:13,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:13,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34271232 bytes

[2021-11-16 14:16:13,937]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-16 14:16:13,938]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:13,965]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.001007 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5750784 bytes

[2021-11-16 14:16:13,966]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-16 14:22:33,823]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-16 14:22:33,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:33,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:33,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34209792 bytes

[2021-11-16 14:22:33,947]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-16 14:22:33,947]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:33,975]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.001007 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-16 14:22:33,976]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-17 16:35:13,215]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-17 16:35:13,215]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:13,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:13,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34349056 bytes

[2021-11-17 16:35:13,346]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-17 16:35:13,347]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:13,376]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.001081 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-17 16:35:13,377]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-18 10:17:41,143]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-18 10:17:41,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:41,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:41,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34222080 bytes

[2021-11-18 10:17:41,309]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-18 10:17:41,310]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:41,339]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.002732 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-18 10:17:41,339]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-23 16:10:31,929]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-23 16:10:31,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:31,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:32,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34156544 bytes

[2021-11-23 16:10:32,050]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-23 16:10:32,050]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:32,068]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.002213 secs
	Report mapping result:
		klut_size()     :26
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5615616 bytes

[2021-11-23 16:10:32,069]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-23 16:41:29,849]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-23 16:41:29,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:29,849]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:29,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34213888 bytes

[2021-11-23 16:41:29,992]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-23 16:41:29,992]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:30,019]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.002225 secs
	Report mapping result:
		klut_size()     :26
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5648384 bytes

[2021-11-23 16:41:30,019]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-24 11:38:08,637]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 11:38:08,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:08,637]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:08,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34037760 bytes

[2021-11-24 11:38:08,755]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 11:38:08,755]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:08,783]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 9.4e-05 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-24 11:38:08,783]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:01:23,221]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 12:01:23,221]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:23,221]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:23,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34217984 bytes

[2021-11-24 12:01:23,381]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 12:01:23,382]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:23,404]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 5.8e-05 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :4
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-24 12:01:23,405]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:04:56,060]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 12:04:56,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:56,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:56,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34377728 bytes

[2021-11-24 12:04:56,177]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 12:04:56,177]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:56,204]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.001084 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5873664 bytes

[2021-11-24 12:04:56,205]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 12:10:43,219]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 12:10:43,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:43,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:43,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34258944 bytes

[2021-11-24 12:10:43,341]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 12:10:43,341]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:43,363]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00023 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5455872 bytes

[2021-11-24 12:10:43,364]mapper_test.py:228:[INFO]: area: 17 level: 4
[2021-11-24 12:56:54,584]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 12:56:54,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:54,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:54,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34021376 bytes

[2021-11-24 12:56:54,700]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 12:56:54,700]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:54,716]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.001311 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-24 12:56:54,717]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 13:03:59,133]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 13:03:59,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:03:59,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:03:59,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34246656 bytes

[2021-11-24 13:03:59,246]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 13:03:59,247]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:00,914]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 0.000677 secs
Mapping time: 0.000727 secs
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 11145216 bytes

[2021-11-24 13:04:00,915]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 13:27:23,645]mapper_test.py:79:[INFO]: run case "b01_comb"
[2021-11-24 13:27:23,645]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:23,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:23,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      36.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       69.  Cut =      178.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      177.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      177.  T =     0.00 sec
F:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       57.  Cut =      160.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
A:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       55.  Cut =      152.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %
Peak memory: 34144256 bytes

[2021-11-24 13:27:23,805]mapper_test.py:160:[INFO]: area: 17 level: 3
[2021-11-24 13:27:23,806]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:25,491]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
Mapping time: 6e-05 secs
Mapping time: 6.3e-05 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v
	Peak memory: 11014144 bytes

[2021-11-24 13:27:25,492]mapper_test.py:228:[INFO]: area: 25 level: 3
