2018-06-26 10:42:13,776 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:13,787 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:13,795 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:13,803 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:13,804 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:13,804 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:13,805 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:13,805 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:13,805 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:13,806 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:13,806 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:13,807 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.7\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
