OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 183 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 128
[INFO GRT-0003] Macros: 11
[INFO GRT-0004] Blockages: 3064

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical      1193105        351707          70.52%
metal3     Horizontal    1629725        488484          70.03%
metal4     Vertical       759430        338705          55.40%
metal5     Horizontal     760665        489939          35.59%
metal6     Vertical       759430        490645          35.39%
metal7     Horizontal     217550         96534          55.63%
metal8     Vertical       217265        108488          50.07%
metal9     Horizontal     108775        107636          1.05%
metal10    Vertical       108490        107636          0.79%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 163138
[INFO GRT-0198] Via related Steiner nodes: 9287
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 200907
[INFO GRT-0112] Final usage 3D: 1186813

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2          351707        121508           34.55%             0 /  0 /  0
metal3          488484        170582           34.92%             0 /  0 /  0
metal4          338705         83638           24.69%             0 /  0 /  0
metal5          489939        101405           20.70%             0 /  0 /  0
metal6          490645         95073           19.38%             0 /  0 /  0
metal7           96534          6408            6.64%             0 /  0 /  0
metal8          108488          2552            2.35%             0 /  0 /  0
metal9          107636          2180            2.03%             0 /  0 /  0
metal10         107636           746            0.69%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          2579774        584092           22.64%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1495399 um
[INFO GRT-0014] Routed nets: 31937
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.

==========================================================================
global route check_setup
--------------------------------------------------------------------------
Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2.31

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock CLK
Latency      CRPR       Skew
icache_1/lce/_21277_/CK ^
   0.21
icache_1/data_mem_banks_0__data_mem_bank/macro_mem/mem/clk ^
   0.30      0.00      -0.09


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bp_fe_pc_gen_1/_3919_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _242_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   47.31    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   34.83    0.02    0.03    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.01    0.06 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   52.59    0.03    0.05    0.10 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     2   20.47    0.01    0.03    0.14 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.01    0.00    0.15 ^ clkbuf_4_8__f_clk_i/A (BUF_X4)
     8   42.30    0.03    0.04    0.19 ^ clkbuf_4_8__f_clk_i/Z (BUF_X4)
                                         clknet_4_8__leaf_clk_i (net)
                  0.03    0.01    0.19 ^ clkbuf_leaf_103_clk_i/A (BUF_X4)
    30   44.07    0.03    0.05    0.24 ^ clkbuf_leaf_103_clk_i/Z (BUF_X4)
                                         clknet_leaf_103_clk_i (net)
                  0.03    0.00    0.24 ^ bp_fe_pc_gen_1/_3919_/CK (DFF_X2)
     6   15.83    0.01    0.11    0.35 v bp_fe_pc_gen_1/_3919_/Q (DFF_X2)
                                         pc_gen_icache[18] (net)
                  0.01    0.00    0.35 v _242_/D (DFF_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   47.31    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   34.83    0.02    0.03    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     4   52.96    0.03    0.05    0.10 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
     2   22.56    0.02    0.03    0.14 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
                                         clknet_3_1_0_clk_i (net)
                  0.02    0.00    0.14 ^ clkbuf_4_2__f_clk_i/A (BUF_X4)
    14   87.51    0.05    0.07    0.21 ^ clkbuf_4_2__f_clk_i/Z (BUF_X4)
                                         clknet_4_2__leaf_clk_i (net)
                  0.05    0.01    0.22 ^ clkbuf_leaf_138_clk_i/A (BUF_X4)
    30   44.35    0.03    0.05    0.27 ^ clkbuf_leaf_138_clk_i/Z (BUF_X4)
                                         clknet_leaf_138_clk_i (net)
                  0.03    0.00    0.27 ^ _242_/CK (DFF_X2)
                          0.00    0.27   clock reconvergence pessimism
                          0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: lce_cce_resp_v_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.08    1.08 v input external delay
     1   25.32    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    1.08 v input1194/A (BUF_X32)
    46  175.03    0.01    0.02    1.10 v input1194/Z (BUF_X32)
                                         net1194 (net)
                  0.11    0.09    1.19 v max_length2699/A (BUF_X32)
    79  193.59    0.01    0.06    1.25 v max_length2699/Z (BUF_X32)
                                         net2699 (net)
                  0.09    0.07    1.32 v bp_fe_pc_gen_1/_2213_/A1 (NOR3_X2)
     3   12.00    0.06    0.11    1.43 ^ bp_fe_pc_gen_1/_2213_/ZN (NOR3_X2)
                                         pc_gen_icache_v (net)
                  0.06    0.00    1.43 ^ icache_1/_21625_/A2 (NAND3_X4)
    68  192.84    0.12    0.15    1.58 v icache_1/_21625_/ZN (NAND3_X4)
                                         icache_1/_04056_ (net)
                  0.14    0.06    1.64 v icache_1/_21638_/A2 (AND2_X2)
     6   18.27    0.02    0.09    1.72 v icache_1/_21638_/ZN (AND2_X2)
                                         icache_1/tag_mem.macro_mem.w_i (net)
                  0.02    0.00    1.72 v icache_1/lce/_14944_/A2 (NOR2_X1)
     2    3.77    0.02    0.04    1.77 ^ icache_1/lce/_14944_/ZN (NOR2_X1)
                                         icache_1/lce/_04910_ (net)
                  0.02    0.00    1.77 ^ icache_1/lce/_14945_/B1 (OAI33_X1)
     1    1.78    0.01    0.03    1.79 v icache_1/lce/_14945_/ZN (OAI33_X1)
                                         icache_1/metadata_mem_pkt_v_lo (net)
                  0.01    0.00    1.79 v icache_1/_21639_/A (INV_X1)
     2    8.69    0.02    0.03    1.82 ^ icache_1/_21639_/ZN (INV_X1)
                                         icache_1/_04065_ (net)
                  0.02    0.00    1.82 ^ icache_1/_21640_/A2 (NOR2_X1)
     3    7.05    0.03    0.02    1.85 v icache_1/_21640_/ZN (NOR2_X1)
                                         icache_1/metadata_mem_pkt_yumi_li (net)
                  0.03    0.00    1.85 v icache_1/lce/_15026_/A2 (NOR2_X1)
     1    1.85    0.02    0.04    1.88 ^ icache_1/lce/_15026_/ZN (NOR2_X1)
                                         icache_1/lce/_04932_ (net)
                  0.02    0.00    1.88 ^ icache_1/lce/_15027_/B2 (OAI33_X1)
     1    8.36    0.03    0.04    1.92 v icache_1/lce/_15027_/ZN (OAI33_X1)
                                         icache_1/lce/_04933_ (net)
                  0.03    0.00    1.93 v icache_1/lce/_15028_/A2 (OR2_X1)
     1    1.66    0.01    0.06    1.98 v icache_1/lce/_15028_/ZN (OR2_X1)
                                         net1388 (net)
                  0.01    0.00    1.98 v output1388/A (BUF_X1)
     1    1.82    0.01    0.03    2.01 v output1388/Z (BUF_X1)
                                         lce_cce_resp_v_o (net)
                  0.01    0.00    2.01 v lce_cce_resp_v_o (out)
                                  2.01   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -1.08    4.32   output external delay
                                  4.32   data required time
-----------------------------------------------------------------------------
                                  4.32   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: lce_cce_resp_v_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.08    1.08 v input external delay
     1   25.32    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    1.08 v input1194/A (BUF_X32)
    46  175.03    0.01    0.02    1.10 v input1194/Z (BUF_X32)
                                         net1194 (net)
                  0.11    0.09    1.19 v max_length2699/A (BUF_X32)
    79  193.59    0.01    0.06    1.25 v max_length2699/Z (BUF_X32)
                                         net2699 (net)
                  0.09    0.07    1.32 v bp_fe_pc_gen_1/_2213_/A1 (NOR3_X2)
     3   12.00    0.06    0.11    1.43 ^ bp_fe_pc_gen_1/_2213_/ZN (NOR3_X2)
                                         pc_gen_icache_v (net)
                  0.06    0.00    1.43 ^ icache_1/_21625_/A2 (NAND3_X4)
    68  192.84    0.12    0.15    1.58 v icache_1/_21625_/ZN (NAND3_X4)
                                         icache_1/_04056_ (net)
                  0.14    0.06    1.64 v icache_1/_21638_/A2 (AND2_X2)
     6   18.27    0.02    0.09    1.72 v icache_1/_21638_/ZN (AND2_X2)
                                         icache_1/tag_mem.macro_mem.w_i (net)
                  0.02    0.00    1.72 v icache_1/lce/_14944_/A2 (NOR2_X1)
     2    3.77    0.02    0.04    1.77 ^ icache_1/lce/_14944_/ZN (NOR2_X1)
                                         icache_1/lce/_04910_ (net)
                  0.02    0.00    1.77 ^ icache_1/lce/_14945_/B1 (OAI33_X1)
     1    1.78    0.01    0.03    1.79 v icache_1/lce/_14945_/ZN (OAI33_X1)
                                         icache_1/metadata_mem_pkt_v_lo (net)
                  0.01    0.00    1.79 v icache_1/_21639_/A (INV_X1)
     2    8.69    0.02    0.03    1.82 ^ icache_1/_21639_/ZN (INV_X1)
                                         icache_1/_04065_ (net)
                  0.02    0.00    1.82 ^ icache_1/_21640_/A2 (NOR2_X1)
     3    7.05    0.03    0.02    1.85 v icache_1/_21640_/ZN (NOR2_X1)
                                         icache_1/metadata_mem_pkt_yumi_li (net)
                  0.03    0.00    1.85 v icache_1/lce/_15026_/A2 (NOR2_X1)
     1    1.85    0.02    0.04    1.88 ^ icache_1/lce/_15026_/ZN (NOR2_X1)
                                         icache_1/lce/_04932_ (net)
                  0.02    0.00    1.88 ^ icache_1/lce/_15027_/B2 (OAI33_X1)
     1    8.36    0.03    0.04    1.92 v icache_1/lce/_15027_/ZN (OAI33_X1)
                                         icache_1/lce/_04933_ (net)
                  0.03    0.00    1.93 v icache_1/lce/_15028_/A2 (OR2_X1)
     1    1.66    0.01    0.06    1.98 v icache_1/lce/_15028_/ZN (OR2_X1)
                                         net1388 (net)
                  0.01    0.00    1.98 v output1388/A (BUF_X1)
     1    1.82    0.01    0.03    2.01 v output1388/Z (BUF_X1)
                                         lce_cce_resp_v_o (net)
                  0.01    0.00    2.01 v lce_cce_resp_v_o (out)
                                  2.01   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -1.08    4.32   output external delay
                                  4.32   data required time
-----------------------------------------------------------------------------
                                  4.32   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
icache_1/lce/_10241_/ZN               237.43  244.12   -6.69 (VIOLATED)
icache_1/_13156_/ZN                    63.32   68.26   -4.94 (VIOLATED)
icache_1/_18243_/ZN                    27.62   29.10   -1.48 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06333253532648087

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3190

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-6.6885786056518555

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
237.42698669433594

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0282

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.0094

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2.3106

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
114.989549

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.45e-03   5.95e-04   3.49e-04   7.39e-03  13.6%
Combinational          6.50e-03   9.54e-03   1.12e-03   1.72e-02  31.5%
Macro                  2.21e-02   3.10e-04   7.60e-03   3.00e-02  55.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.50e-02   1.04e-02   9.07e-03   5.45e-02 100.0%
                          64.2%      19.2%      16.6%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 222363 u^2 49% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock CLK period 5.400000
[INFO FLW-0008] Clock CLK period 2.935
[INFO FLW-0009] Clock CLK slack 2.311
[INFO FLW-0011] Path endpoint count 10288
Elapsed time: 0:12.69[h:]min:sec. CPU time: user 12.54 sys 0.15 (100%). Peak memory: 766956KB.
