<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

</twCmdLine><twDesign>v6pcieDMA.ncd</twDesign><twDesignPath>v6pcieDMA.ncd</twDesignPath><twPCF>v6pcieDMA.pcf</twPCF><twPcfPath>v6pcieDMA.pcf</twPcfPath><twDevInfo arch="artix7" pkg="fbg676"><twDevName>xc7a200t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtpper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" locationPin="GTPE2_COMMON_X0Y1.GTREFCLK0" clockNet="sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50 % PRIORITY 1;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>7489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3901</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.877</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8 (SLICE_X143Y147.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8</twDest><twTotPathDel>7.269</twTotPathDel><twClkSkew dest = "1.374" src = "1.791">0.417</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.RXDATA8</twSite><twDelType>Tgtpcko_RXDATA</twDelType><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.264</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_data_gt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter&lt;8&gt;_rt</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_8</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>6.264</twRouteDel><twTotDel>7.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9 (SLICE_X136Y143.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9</twDest><twTotPathDel>7.297</twTotPathDel><twClkSkew dest = "1.320" src = "1.787">0.467</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y6.DRPCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y6.DRPDO9</twSite><twDelType>Tgtpcko_DRPDO</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y143.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.826</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1&lt;14&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_255_o_mux_1_OUT161</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9</twBEL></twPathDel><twLogDel>1.471</twLogDel><twRouteDel>5.826</twRouteDel><twTotDel>7.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14 (SLICE_X139Y144.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14</twDest><twTotPathDel>7.284</twTotPathDel><twClkSkew dest = "1.320" src = "1.791">0.471</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y7.DRPCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.DRPDO14</twSite><twDelType>Tgtpcko_DRPDO</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y144.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.774</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1&lt;14&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_255_o_mux_1_OUT61</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_14</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>5.774</twRouteDel><twTotDel>7.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X146Y131.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.457</twTotPathDel><twClkSkew dest = "1.507" src = "1.181">-0.326</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X143Y129.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.090</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_250_o_equal_75_o1</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.051</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1 (SLICE_X154Y145.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1</twDest><twTotPathDel>0.606</twTotPathDel><twClkSkew dest = "1.517" src = "1.187">-0.330</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X150Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X150Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y145.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.517</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X154Y145.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_RATE_DRP_DONE_GND_253_o_MUX_547_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X146Y131.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "1.507" src = "1.181">-0.326</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X142Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.087</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_250_o_equal_75_o1</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y4.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y5.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y6.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_250 = PERIOD &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50 % PRIORITY 2;" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="27"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="28" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="29" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="30" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK = PERIOD &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;</twConstName><twItemCnt>933</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.406</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.406</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.422</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.498</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXREN</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>2.524</twRouteDel><twTotDel>3.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA57</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.261</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-133.2</twPctLog><twPctRoute>233.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.203</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA59</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;59&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.254</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-125.1</twPctLog><twPctRoute>225.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA66</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.455</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.249</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-120.9</twPctLog><twPctRoute>220.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="46" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X2Y46.CLKARDCLKL" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="47" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X2Y46.CLKARDCLKU" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK2 = PERIOD &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;</twConstName><twItemCnt>73938</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>29220</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.802</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X136Y167.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">trn_lnk_up_n_int_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>7.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trn_lnk_up_n_int_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X135Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X135Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>trn_lnk_up_n</twComp><twBEL>trn_lnk_up_n_int_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y158.D2</twSite><twDelType>net</twDelType><twFanCnt>411</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>trn_lnk_up_n</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y158.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/trn_lnk_up_i</twComp><twBEL>theTlpControl/trn_lnk_up_i1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>theTlpControl/trn_lnk_up_i</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>6.886</twRouteDel><twTotDel>7.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.988</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>3.977</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp><twBEL>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y148.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>3.147</twRouteDel><twTotDel>3.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118 (SLICE_X122Y168.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">trn_lnk_up_n_int_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118</twDest><twTotPathDel>7.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trn_lnk_up_n_int_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X135Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X135Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>trn_lnk_up_n</twComp><twBEL>trn_lnk_up_n_int_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y158.D2</twSite><twDelType>net</twDelType><twFanCnt>411</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>trn_lnk_up_n</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y158.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/trn_lnk_up_i</twComp><twBEL>theTlpControl/trn_lnk_up_i1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>theTlpControl/trn_lnk_up_i</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>6.767</twRouteDel><twTotDel>7.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.068</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118</twDest><twTotPathDel>3.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp><twBEL>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y148.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_118</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40 (SLICE_X122Y168.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">trn_lnk_up_n_int_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40</twDest><twTotPathDel>7.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trn_lnk_up_n_int_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X135Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X135Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>trn_lnk_up_n</twComp><twBEL>trn_lnk_up_n_int_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y158.D2</twSite><twDelType>net</twDelType><twFanCnt>411</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>trn_lnk_up_n</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y158.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/trn_lnk_up_i</twComp><twBEL>theTlpControl/trn_lnk_up_i1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>theTlpControl/trn_lnk_up_i</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>6.767</twRouteDel><twTotDel>7.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.068</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40</twDest><twTotPathDel>3.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp><twBEL>theTlpControl/Memory_Space/MRd_Channel_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y148.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>theTlpControl/MRd_Channel_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/local_Reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y168.SR</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/local_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y168.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_120</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_40</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>3.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35 (SLICE_X132Y198.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">theTlpControl/rx_Itf/CplD_Channel/Tag_Map_Clear_i_35</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/rx_Itf/CplD_Channel/Tag_Map_Clear_i_35</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X133Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X133Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>theTlpControl/rx_Itf/Tag_Map_Clear&lt;36&gt;</twComp><twBEL>theTlpControl/rx_Itf/CplD_Channel/Tag_Map_Clear_i_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>theTlpControl/rx_Itf/Tag_Map_Clear&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X132Y198.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits&lt;37&gt;</twComp><twBEL>theTlpControl/rx_Itf/Downstream_DMA_Engine/Mmux_Tag_Map_Bits[35]_PWR_94_o_MUX_2166_o11</twBEL><twBEL>theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_Map_Bits_35</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3 (SLICE_X100Y175.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex_3</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex_3</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y175.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex&lt;4&gt;</twComp><twBEL>theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y175.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>theTlpControl/rx_Itf/CplD_Channel/RegAddr_us_Dex&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y175.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>theTlpControl/Regs_WrAddrB&lt;4&gt;</twComp><twBEL>theTlpControl/rx_Itf/CplD_Channel/mux36191</twBEL><twBEL>theTlpControl/rx_Itf/CplD_Channel/Regs_WrAddr_i_3</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/Trn_Qout_reg_28 (SLICE_X116Y143.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/Irpt_Qout_to_TLP_28</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/Trn_Qout_reg_28</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/Irpt_Qout_to_TLP_28</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/Trn_Qout_reg_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X117Y143.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>theTlpControl/tx_Itf/Irpt_Qout_to_TLP&lt;30&gt;</twComp><twBEL>theTlpControl/tx_Itf/Irpt_Qout_to_TLP_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y143.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.055</twDelInfo><twComp>theTlpControl/tx_Itf/Irpt_Qout_to_TLP&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y143.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>theTlpControl/tx_Itf/Trn_Qout_reg&lt;31&gt;</twComp><twBEL>theTlpControl/tx_Itf/Trn_Qout_wire&lt;28&gt;1</twBEL><twBEL>theTlpControl/tx_Itf/Trn_Qout_reg_28</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.055</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="trn_clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKB" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" logResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" locationPin="RAMB36_X6Y26.CLKARDCLKL" clockNet="trn_clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" logResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" locationPin="RAMB36_X6Y26.CLKARDCLKU" clockNet="trn_clk"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_PIPE_RATE = FROM &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>726</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>420</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.307</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y7.RXRATE0), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>8.693</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twSrc><twDest BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twTotPathDel>7.304</twTotPathDel><twClkSkew dest = "1.673" src = "1.485">-0.188</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twSrc><twDest BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X154Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X154Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.RXRATE0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">6.299</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.RXUSRCLK2</twSite><twDelType>Tgtpcck_RXRATE</twDelType><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>6.299</twRouteDel><twTotDel>7.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y7.TXRATE0), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>8.693</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twSrc><twDest BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twTotPathDel>7.304</twTotPathDel><twClkSkew dest = "1.673" src = "1.485">-0.188</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twSrc><twDest BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X154Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X154Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.TXRATE0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">6.299</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.TXUSRCLK2</twSite><twDelType>Tgtpcck_TXRATE</twDelType><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>6.299</twRouteDel><twTotDel>7.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y6.TXRATE0), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>8.784</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twSrc><twDest BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twTotPathDel>7.216</twTotPathDel><twClkSkew dest = "1.667" src = "1.476">-0.191</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twSrc><twDest BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X141Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y6.TXRATE0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">6.265</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y6.TXUSRCLK2</twSite><twDelType>Tgtpcck_TXRATE</twDelType><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>6.265</twRouteDel><twTotDel>7.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (SLICE_X151Y138.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="78"><twSlack>0.155</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twDest><twClkSkew dest = "0.071" src = "0.058">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X150Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X150Y138.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.051</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X151Y138.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (SLICE_X140Y130.A5), 1 path
</twPathRptBanner><twRacePath anchorID="79"><twSlack>0.194</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twDest><twClkSkew dest = "0.071" src = "0.058">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (SLICE_X148Y136.C6), 1 path
</twPathRptBanner><twRacePath anchorID="80"><twSlack>0.200</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twDest><twClkSkew dest = "0.071" src = "0.058">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y136.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="81" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_userclk_200MHz_p = PERIOD &quot;userclk_200MHz_p&quot; 200 MHz HIGH 50 %;" ScopeName="">TS_userclk_200MHz_p = PERIOD TIMEGRP &quot;userclk_200MHz_p&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.000</twMinPer></twConstHead><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_userclk_200MHz_p = PERIOD TIMEGRP &quot;userclk_200MHz_p&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tcl" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="ad9467_1/delay_rst_cnt&lt;3&gt;/CLK" logResource="ad9467_1/delay_rst_cnt_0/CK" locationPin="SLICE_X162Y122.CLK" clockNet="clk_200MHz"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tch" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="ad9467_1/delay_rst_cnt&lt;3&gt;/CLK" logResource="ad9467_1/delay_rst_cnt_0/CK" locationPin="SLICE_X162Y122.CLK" clockNet="clk_200MHz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="4.000" period="5.000" constraintValue="5.000" deviceLimit="1.000" freqLimit="1000.000" physResource="ad9467_1/delay_rst_cnt&lt;3&gt;/CLK" logResource="ad9467_1/delay_rst_cnt_0/CK" locationPin="SLICE_X162Y122.CLK" clockNet="clk_200MHz"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_userclk_200MHz_n = PERIOD &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50 %;" ScopeName="">TS_userclk_200MHz_n = PERIOD TIMEGRP &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>45</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>33</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.842</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/i_delayctrl_rst_reg (SLICE_X163Y123.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.158</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_7</twSrc><twDest BELType="FF">ad9467_1/i_delayctrl_rst_reg</twDest><twTotPathDel>1.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_7</twSrc><twDest BELType='FF'>ad9467_1/i_delayctrl_rst_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X162Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X163Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X163Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ad9467_1/delay_rst_s</twComp><twBEL>ad9467_1/delay_preset_s1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X163Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>ad9467_1/delay_preset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X163Y123.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>ad9467_1/delay_rst_s</twComp><twBEL>ad9467_1/i_delayctrl_rst_reg</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>1.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_7 (SLICE_X162Y123.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.283</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>1.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>0.540</twRouteDel><twTotDel>1.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.409</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>1.556</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y122.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.429</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>1.536</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y122.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>1.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_5 (SLICE_X162Y123.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.287</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_5</twDest><twTotPathDel>1.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_1</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_5</twBEL></twPathDel><twLogDel>1.138</twLogDel><twRouteDel>0.540</twRouteDel><twTotDel>1.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.413</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_5</twDest><twTotPathDel>1.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_2</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y122.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_5</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>1.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.433</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_5</twDest><twTotPathDel>1.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y122.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_5</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>1.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_userclk_200MHz_n = PERIOD TIMEGRP &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_3 (SLICE_X162Y122.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_3</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_3</twDest><twTotPathDel>0.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_3</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X162Y122.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;3&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_3</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_7 (SLICE_X162Y123.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_7</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_7</twDest><twTotPathDel>0.286</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_7</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X162Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X162Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;7&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt&lt;7&gt;_rt</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_7</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/delay_rst_cnt_0 (SLICE_X162Y122.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType="FF">ad9467_1/delay_rst_cnt_0</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/delay_rst_cnt_0</twSrc><twDest BELType='FF'>ad9467_1/delay_rst_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X162Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X162Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X162Y122.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.019</twDelInfo><twComp>ad9467_1/delay_rst_cnt&lt;3&gt;</twComp><twBEL>ad9467_1/Mcount_delay_rst_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>ad9467_1/Mcount_delay_rst_cnt_cy&lt;3&gt;</twBEL><twBEL>ad9467_1/delay_rst_cnt_0</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_userclk_200MHz_n = PERIOD TIMEGRP &quot;userclk_200MHz_n&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="108" type="MINLOWPULSE" name="Tcl" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="ad9467_1/delay_rst_cnt&lt;3&gt;/CLK" logResource="ad9467_1/delay_rst_cnt_0/CK" locationPin="SLICE_X162Y122.CLK" clockNet="clk_200MHz"/><twPinLimit anchorID="109" type="MINHIGHPULSE" name="Tch" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="ad9467_1/delay_rst_cnt&lt;3&gt;/CLK" logResource="ad9467_1/delay_rst_cnt_0/CK" locationPin="SLICE_X162Y122.CLK" clockNet="clk_200MHz"/><twPinLimit anchorID="110" type="MINPERIOD" name="Tcp" slack="4.000" period="5.000" constraintValue="5.000" deviceLimit="1.000" freqLimit="1000.000" physResource="ad9467_1/delay_rst_cnt&lt;3&gt;/CLK" logResource="ad9467_1/delay_rst_cnt_0/CK" locationPin="SLICE_X162Y122.CLK" clockNet="clk_200MHz"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_adc_clk_in_p = PERIOD &quot;adc_clk_in_p&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_adc_clk_in_p = PERIOD TIMEGRP &quot;adc_clk_in_p&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.170</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP &quot;adc_clk_in_p&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X5Y30.CLKARDCLKL" clockNet="fifowr_clk"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X5Y30.CLKARDCLKU" clockNet="fifowr_clk"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y23.CLKARDCLKL" clockNet="fifowr_clk"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_adc_clk_in_n = PERIOD &quot;adc_clk_in_n&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>27156</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2846</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.161</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y31.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.839</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.014</twTotPathDel><twClkSkew dest = "1.317" src = "1.429">0.112</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;11&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y31.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">5.999</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>5.999</twRouteDel><twTotDel>7.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y31.ADDRARDADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.839</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.014</twTotPathDel><twClkSkew dest = "1.317" src = "1.429">0.112</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;11&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y31.ADDRARDADDRU10</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">5.999</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y31.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>5.999</twRouteDel><twTotDel>7.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y31.ADDRARDADDRL9), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.932</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.921</twTotPathDel><twClkSkew dest = "1.317" src = "1.429">0.112</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y103.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;11&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y31.ADDRARDADDRL9</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">5.904</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y31.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>5.904</twRouteDel><twTotDel>6.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14 (SLICE_X116Y104.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.177</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14</twSrc><twDest BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14</twDest><twTotPathDel>0.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14</twSrc><twDest BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;12&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.064</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;12&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X106Y95.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twSrc><twDest BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>0.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twSrc><twDest BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X106Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.112</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.112</twRouteDel><twTotDel>0.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (SLICE_X110Y90.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew dest = "0.876" src = "0.543">-0.333</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X116Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;5&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_13_o_xo&lt;0&gt;1</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twLogDel>0.108</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fifowr_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X5Y30.CLKARDCLKL" clockNet="fifowr_clk"/><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X5Y30.CLKARDCLKU" clockNet="fifowr_clk"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLKA" slack="7.830" period="10.000" constraintValue="10.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y23.CLKARDCLKL" clockNet="fifowr_clk"/></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="134" slack="0.042" skew="0.560" arrv1name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv1="1.603" arrv2name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv2="1.276" uncert="0.191"/></twConst><twConstRollupTable uID="1" anchorID="135"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="83086"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.877" actualRollup="N/A" errors="0" errorRollup="0" items="7489" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="3.654" errors="0" errorRollup="0" items="933" itemsRollup="726"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="16.000" prefType="maxdelay" actual="7.307" actualRollup="N/A" errors="0" errorRollup="0" items="726" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.802" actualRollup="N/A" errors="0" errorRollup="0" items="73938" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="136">0</twUnmetConstCnt><twDataSheet anchorID="137" twNameLen="15"><twClk2SUList anchorID="138" twDestWidth="12"><twDest>adc_clk_in_n</twDest><twClk2SU><twSrc>adc_clk_in_n</twSrc><twRiseRise>7.161</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_clk_in_p</twSrc><twRiseRise>7.161</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="139" twDestWidth="12"><twDest>adc_clk_in_p</twDest><twClk2SU><twSrc>adc_clk_in_n</twSrc><twRiseRise>7.161</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_clk_in_p</twSrc><twRiseRise>7.161</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="140"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>110287</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>40931</twConnCnt></twConstCov><twStats anchorID="141"><twMinPer>7.877</twMinPer><twFootnote number="1" /><twMaxFreq>126.952</twMaxFreq><twMaxFromToDel>7.307</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Oct 24 23:38:16 2014 </twTimestamp></twFoot><twClientInfo anchorID="142"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 914 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
