INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/code/RAM16x8/RAM16x8.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/code/RAM16x8/RAM16x8.ip_user_files/bd/design_1/ip/design_1_RAMController_0_1/sim/design_1_RAMController_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAMController_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/code/RAM16x8/RAM16x8.ip_user_files/bd/design_1/ip/design_1_RAM16x8_0_1/sim/design_1_RAM16x8_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM16x8_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/code/RAM16x8/RAM16x8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
