$comment
	File created using the following command:
		vcd file processador.msim.vcd -direction
$end
$date
	Sun Aug 11 19:50:53 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module processador_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # ALU_Sel [1] $end
$var wire 1 $ ALU_Sel [0] $end
$var wire 1 % dataOut [7] $end
$var wire 1 & dataOut [6] $end
$var wire 1 ' dataOut [5] $end
$var wire 1 ( dataOut [4] $end
$var wire 1 ) dataOut [3] $end
$var wire 1 * dataOut [2] $end
$var wire 1 + dataOut [1] $end
$var wire 1 , dataOut [0] $end
$var wire 1 - I_data [15] $end
$var wire 1 . I_data [14] $end
$var wire 1 / I_data [13] $end
$var wire 1 0 I_data [12] $end
$var wire 1 1 I_data [11] $end
$var wire 1 2 I_data [10] $end
$var wire 1 3 I_data [9] $end
$var wire 1 4 I_data [8] $end
$var wire 1 5 I_data [7] $end
$var wire 1 6 I_data [6] $end
$var wire 1 7 I_data [5] $end
$var wire 1 8 I_data [4] $end
$var wire 1 9 I_data [3] $end
$var wire 1 : I_data [2] $end
$var wire 1 ; I_data [1] $end
$var wire 1 < I_data [0] $end
$var wire 1 = I_rd $end
$var wire 1 > RAM_addr [3] $end
$var wire 1 ? RAM_addr [2] $end
$var wire 1 @ RAM_addr [1] $end
$var wire 1 A RAM_addr [0] $end
$var wire 1 B RAM_en $end
$var wire 1 C RAM_rw $end
$var wire 1 D RAMOut [7] $end
$var wire 1 E RAMOut [6] $end
$var wire 1 F RAMOut [5] $end
$var wire 1 G RAMOut [4] $end
$var wire 1 H RAMOut [3] $end
$var wire 1 I RAMOut [2] $end
$var wire 1 J RAMOut [1] $end
$var wire 1 K RAMOut [0] $end
$var wire 1 L RF_RPaddr [3] $end
$var wire 1 M RF_RPaddr [2] $end
$var wire 1 N RF_RPaddr [1] $end
$var wire 1 O RF_RPaddr [0] $end
$var wire 1 P RF_Waddr [3] $end
$var wire 1 Q RF_Waddr [2] $end
$var wire 1 R RF_Waddr [1] $end
$var wire 1 S RF_Waddr [0] $end
$var wire 1 T sampler $end
$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var tri1 1 X devclrn $end
$var tri1 1 Y devpor $end
$var tri1 1 Z devoe $end
$var wire 1 [ DP|u2|sum|u0|s~19_combout $end
$var wire 1 \ CtrlU|Pogram|Add0~3_combout $end
$var wire 1 ] CtrlU|Ctrl|Selector8~0_combout $end
$var wire 1 ^ DP|u2|alu|i0|ib~0_combout $end
$var wire 1 _ DP|u2|alu|i2|ib~0_combout $end
$var wire 1 ` DP|u2|alu|i3|ib~0_combout $end
$var wire 1 a DP|u2|alu|i5|ib~0_combout $end
$var wire 1 b DP|u2|alu|i7|ib~0_combout $end
$var wire 1 c CtrlU|Pogram|Add0~5_combout $end
$var wire 1 d DP|u1|mux1|Mux7~2_combout $end
$var wire 1 e DP|u1|mux1|Mux7~3_combout $end
$var wire 1 f DP|u1|mux1|Mux5~2_combout $end
$var wire 1 g DP|u1|mux1|Mux5~3_combout $end
$var wire 1 h DP|u1|mux1|Mux4~2_combout $end
$var wire 1 i DP|u1|mux1|Mux4~3_combout $end
$var wire 1 j DP|u1|mux1|Mux2~2_combout $end
$var wire 1 k DP|u1|mux1|Mux2~3_combout $end
$var wire 1 l DP|u1|mux1|Mux1~2_combout $end
$var wire 1 m DP|u1|mux1|Mux1~3_combout $end
$var wire 1 n DP|u1|mux1|Mux0~2_combout $end
$var wire 1 o DP|u1|mux1|Mux0~3_combout $end
$var wire 1 p DP|u1|mux1|Mux7~4_combout $end
$var wire 1 q DP|u1|mux1|Mux5~4_combout $end
$var wire 1 r DP|u1|mux1|Mux4~4_combout $end
$var wire 1 s DP|u1|mux1|Mux2~4_combout $end
$var wire 1 t DP|u1|mux1|Mux1~4_combout $end
$var wire 1 u DP|u1|mux1|Mux0~4_combout $end
$var wire 1 v CtrlU|Instruction|IR_reg[13]~feeder_combout $end
$var wire 1 w DP|u1|reg0|Q[0]~feeder_combout $end
$var wire 1 x DP|u1|reg2|Q[3]~feeder_combout $end
$var wire 1 y clk~combout $end
$var wire 1 z clk~clkctrl_outclk $end
$var wire 1 { CtrlU|Ctrl|WideOr7~0_combout $end
$var wire 1 | CtrlU|Pogram|PC_reg[0]~4_combout $end
$var wire 1 } CtrlU|Ctrl|stateReg.Init~feeder_combout $end
$var wire 1 ~ reset~combout $end
$var wire 1 !! reset~clkctrl_outclk $end
$var wire 1 "! CtrlU|Ctrl|stateReg.Init~regout $end
$var wire 1 #! CtrlU|Pogram|PC_reg[0]~6_combout $end
$var wire 1 $! CtrlU|Pogram|Add0~0_combout $end
$var wire 1 %! CtrlU|Pogram|Add0~2_combout $end
$var wire 1 &! CtrlU|Pogram|PC_reg[0]~5 $end
$var wire 1 '! CtrlU|Pogram|PC_reg[1]~7_combout $end
$var wire 1 (! InstMem|Mux0~0_combout $end
$var wire 1 )! CtrlU|Instruction|IR_reg[5]~feeder_combout $end
$var wire 1 *! CtrlU|Ctrl|nextState.LoadConst~0_combout $end
$var wire 1 +! CtrlU|Ctrl|stateReg.LoadConst~regout $end
$var wire 1 ,! CtrlU|Ctrl|nextState.Load~0_combout $end
$var wire 1 -! CtrlU|Ctrl|stateReg.Load~regout $end
$var wire 1 .! DP|u2|sum|u0|s~4_combout $end
$var wire 1 /! DP|u2|sum|u0|s~6_combout $end
$var wire 1 0! CtrlU|Ctrl|nextState.Store~0_combout $end
$var wire 1 1! CtrlU|Ctrl|stateReg.Store~regout $end
$var wire 1 2! CtrlU|Ctrl|nextState.LDAI~0_combout $end
$var wire 1 3! CtrlU|Ctrl|stateReg.LDAI~regout $end
$var wire 1 4! CtrlU|Ctrl|WideOr0~combout $end
$var wire 1 5! CtrlU|Ctrl|D_addr~0_combout $end
$var wire 1 6! CtrlU|Ctrl|D_addr~0clkctrl_outclk $end
$var wire 1 7! InstMem|Mux6~0_combout $end
$var wire 1 8! CtrlU|Instruction|IR_reg[0]~feeder_combout $end
$var wire 1 9! DP|u3|Selector7~0_combout $end
$var wire 1 :! InstMem|Mux5~0_combout $end
$var wire 1 ;! CtrlU|Instruction|IR_reg[2]~feeder_combout $end
$var wire 1 <! DP|u3|Selector5~0_combout $end
$var wire 1 =! CtrlU|Ctrl|nextState.Add~0_combout $end
$var wire 1 >! CtrlU|Ctrl|stateReg.Add~regout $end
$var wire 1 ?! DP|u1|reg3|Q[1]~feeder_combout $end
$var wire 1 @! CtrlU|Ctrl|WideOr1~0_combout $end
$var wire 1 A! CtrlU|Pogram|Add0~1 $end
$var wire 1 B! CtrlU|Pogram|Add0~4 $end
$var wire 1 C! CtrlU|Pogram|Add0~7 $end
$var wire 1 D! CtrlU|Pogram|Add0~9_combout $end
$var wire 1 E! CtrlU|Pogram|Add0~11_combout $end
$var wire 1 F! CtrlU|Pogram|PC_reg[1]~8 $end
$var wire 1 G! CtrlU|Pogram|PC_reg[2]~10 $end
$var wire 1 H! CtrlU|Pogram|PC_reg[3]~11_combout $end
$var wire 1 I! InstMem|Mux3~0_combout $end
$var wire 1 J! CtrlU|Instruction|IR_reg[1]~feeder_combout $end
$var wire 1 K! CtrlU|Ctrl|Selector2~0_combout $end
$var wire 1 L! DP|u1|deco0|Mux12~2_combout $end
$var wire 1 M! InstMem|Mux4~0_combout $end
$var wire 1 N! DP|u1|deco0|Mux15~2_combout $end
$var wire 1 O! CtrlU|Ctrl|RF_Rq_addr[1]~0_combout $end
$var wire 1 P! DP|u1|mux1|Mux6~2_combout $end
$var wire 1 Q! CtrlU|Ctrl|RF_Rq_addr[0]~1_combout $end
$var wire 1 R! DP|u1|mux1|Mux6~3_combout $end
$var wire 1 S! DP|u1|mux1|Mux6~4_combout $end
$var wire 1 T! DP|u2|alu|i7|ia~0_combout $end
$var wire 1 U! DP|u2|alu|i1|ib~0_combout $end
$var wire 1 V! DP|u2|sum|u0|s~1_cout $end
$var wire 1 W! DP|u2|sum|u0|s~3 $end
$var wire 1 X! DP|u2|sum|u0|s~9 $end
$var wire 1 Y! DP|u2|sum|u0|s~12_combout $end
$var wire 1 Z! DP|u2|sum|u0|s~14_combout $end
$var wire 1 [! DMem|temp_address[0]~0_combout $end
$var wire 1 \! DMem|temp_address[1]~feeder_combout $end
$var wire 1 ]! DMem|temp_address[2]~feeder_combout $end
$var wire 1 ^! DP|u2|alu|i6|ib~0_combout $end
$var wire 1 _! DP|u1|deco0|Mux13~2_combout $end
$var wire 1 `! DP|u1|reg1|Q[4]~feeder_combout $end
$var wire 1 a! DP|u1|deco0|Mux14~2_combout $end
$var wire 1 b! DP|u1|mux1|Mux3~2_combout $end
$var wire 1 c! DP|u1|mux1|Mux3~3_combout $end
$var wire 1 d! DP|u1|mux1|Mux3~4_combout $end
$var wire 1 e! DP|u2|alu|i4|ib~0_combout $end
$var wire 1 f! DP|u2|sum|u0|s~17 $end
$var wire 1 g! DP|u2|sum|u0|s~20 $end
$var wire 1 h! DP|u2|sum|u0|s~23 $end
$var wire 1 i! DP|u2|sum|u0|s~26_combout $end
$var wire 1 j! DP|u2|sum|u0|s~27 $end
$var wire 1 k! DP|u2|sum|u0|s~29_combout $end
$var wire 1 l! DMem|ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 m! DP|u2|sum|u0|s~31_combout $end
$var wire 1 n! DP|u1|mux0|Mux0~1_combout $end
$var wire 1 o! CtrlU|Ctrl|Selector7~0_combout $end
$var wire 1 p! CtrlU|Ctrl|Selector7~1_combout $end
$var wire 1 q! DP|u1|reg1|Q[7]~feeder_combout $end
$var wire 1 r! DP|u1|mux0|Mux0~0_combout $end
$var wire 1 s! DP|u1|mux0|Mux0~2_combout $end
$var wire 1 t! CtrlU|Ctrl|WideOr6~0_combout $end
$var wire 1 u! DMem|ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 v! DP|u2|sum|u0|s~28_combout $end
$var wire 1 w! DP|u1|mux0|Mux1~0_combout $end
$var wire 1 x! DP|u1|mux0|Mux1~1_combout $end
$var wire 1 y! DP|u1|mux0|Mux1~2_combout $end
$var wire 1 z! DMem|ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 {! DP|u2|sum|u0|s~22_combout $end
$var wire 1 |! DP|u2|sum|u0|s~24_combout $end
$var wire 1 }! DP|u2|sum|u0|s~25_combout $end
$var wire 1 ~! DP|u1|mux0|Mux2~0_combout $end
$var wire 1 !" DP|u1|mux0|Mux2~1_combout $end
$var wire 1 "" DP|u1|mux0|Mux2~2_combout $end
$var wire 1 #" DMem|ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 $" DP|u2|sum|u0|s~15_combout $end
$var wire 1 %" DP|u1|mux0|Mux5~0_combout $end
$var wire 1 &" DP|u1|mux0|Mux5~1_combout $end
$var wire 1 '" DP|u1|mux0|Mux5~2_combout $end
$var wire 1 (" DP|u2|sum|u0|s~13 $end
$var wire 1 )" DP|u2|sum|u0|s~16_combout $end
$var wire 1 *" DMem|ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 +" DP|u2|sum|u0|s~18_combout $end
$var wire 1 ," DP|u1|reg3|Q[3]~feeder_combout $end
$var wire 1 -" DP|u1|mux0|Mux4~0_combout $end
$var wire 1 ." DP|u1|mux0|Mux4~1_combout $end
$var wire 1 /" DP|u1|mux0|Mux4~2_combout $end
$var wire 1 0" DP|u3|Selector4~0_combout $end
$var wire 1 1" DP|u4|Q_internal[3]~feeder_combout $end
$var wire 1 2" DMem|ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 3" DP|u2|sum|u0|s~8_combout $end
$var wire 1 4" DP|u2|sum|u0|s~10_combout $end
$var wire 1 5" DP|u2|sum|u0|s~11_combout $end
$var wire 1 6" DP|u1|mux0|Mux6~1_combout $end
$var wire 1 7" DP|u1|mux0|Mux6~0_combout $end
$var wire 1 8" DP|u1|mux0|Mux6~2_combout $end
$var wire 1 9" DP|u3|Selector6~0_combout $end
$var wire 1 :" DMem|ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 ;" DP|u2|sum|u0|s~21_combout $end
$var wire 1 <" DP|u1|mux0|Mux3~1_combout $end
$var wire 1 =" DP|u1|reg3|Q[4]~feeder_combout $end
$var wire 1 >" DP|u1|mux0|Mux3~0_combout $end
$var wire 1 ?" DP|u1|mux0|Mux3~2_combout $end
$var wire 1 @" DP|jump~0_combout $end
$var wire 1 A" DP|jump~1_combout $end
$var wire 1 B" CtrlU|Ctrl|Selector8~1_combout $end
$var wire 1 C" CtrlU|Ctrl|stateReg.Fetch~regout $end
$var wire 1 D" CtrlU|Ctrl|stateReg.Decode~regout $end
$var wire 1 E" CtrlU|Ctrl|nextState.JumpIfZero~0_combout $end
$var wire 1 F" CtrlU|Ctrl|stateReg.JumpIfZero~regout $end
$var wire 1 G" CtrlU|Ctrl|nextState.Saltar~0_combout $end
$var wire 1 H" CtrlU|Ctrl|stateReg.Saltar~regout $end
$var wire 1 I" CtrlU|Pogram|Add0~6_combout $end
$var wire 1 J" CtrlU|Pogram|Add0~8_combout $end
$var wire 1 K" CtrlU|Pogram|PC_reg[2]~9_combout $end
$var wire 1 L" InstMem|Mux2~0_combout $end
$var wire 1 M" CtrlU|Instruction|IR_reg[12]~feeder_combout $end
$var wire 1 N" CtrlU|Ctrl|nextState.Subtract~0_combout $end
$var wire 1 O" CtrlU|Ctrl|stateReg.Subtract~regout $end
$var wire 1 P" CtrlU|Ctrl|Selector6~0_combout $end
$var wire 1 Q" CtrlU|Ctrl|Selector6~1_combout $end
$var wire 1 R" DP|u2|sum|u0|s~2_combout $end
$var wire 1 S" DP|u2|sum|u0|s~5_combout $end
$var wire 1 T" DMem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 U" DP|u2|sum|u0|s~7_combout $end
$var wire 1 V" DP|u1|mux0|Mux7~1_combout $end
$var wire 1 W" DP|u1|mux0|Mux7~0_combout $end
$var wire 1 X" DP|u1|mux0|Mux7~2_combout $end
$var wire 1 Y" InstMem|Mux1~0_combout $end
$var wire 1 Z" CtrlU|Ctrl|Selector3~0_combout $end
$var wire 1 [" CtrlU|Ctrl|Selector5~0_combout $end
$var wire 1 \" DP|u1|reg1|Q [7] $end
$var wire 1 ]" DP|u1|reg1|Q [6] $end
$var wire 1 ^" DP|u1|reg1|Q [5] $end
$var wire 1 _" DP|u1|reg1|Q [4] $end
$var wire 1 `" DP|u1|reg1|Q [3] $end
$var wire 1 a" DP|u1|reg1|Q [2] $end
$var wire 1 b" DP|u1|reg1|Q [1] $end
$var wire 1 c" DP|u1|reg1|Q [0] $end
$var wire 1 d" DP|u1|reg2|Q [7] $end
$var wire 1 e" DP|u1|reg2|Q [6] $end
$var wire 1 f" DP|u1|reg2|Q [5] $end
$var wire 1 g" DP|u1|reg2|Q [4] $end
$var wire 1 h" DP|u1|reg2|Q [3] $end
$var wire 1 i" DP|u1|reg2|Q [2] $end
$var wire 1 j" DP|u1|reg2|Q [1] $end
$var wire 1 k" DP|u1|reg2|Q [0] $end
$var wire 1 l" DP|u1|reg3|Q [7] $end
$var wire 1 m" DP|u1|reg3|Q [6] $end
$var wire 1 n" DP|u1|reg3|Q [5] $end
$var wire 1 o" DP|u1|reg3|Q [4] $end
$var wire 1 p" DP|u1|reg3|Q [3] $end
$var wire 1 q" DP|u1|reg3|Q [2] $end
$var wire 1 r" DP|u1|reg3|Q [1] $end
$var wire 1 s" DP|u1|reg3|Q [0] $end
$var wire 1 t" DP|u1|rp|Q [7] $end
$var wire 1 u" DP|u1|rp|Q [6] $end
$var wire 1 v" DP|u1|rp|Q [5] $end
$var wire 1 w" DP|u1|rp|Q [4] $end
$var wire 1 x" DP|u1|rp|Q [3] $end
$var wire 1 y" DP|u1|rp|Q [2] $end
$var wire 1 z" DP|u1|rp|Q [1] $end
$var wire 1 {" DP|u1|rp|Q [0] $end
$var wire 1 |" DP|u1|rq|Q [7] $end
$var wire 1 }" DP|u1|rq|Q [6] $end
$var wire 1 ~" DP|u1|rq|Q [5] $end
$var wire 1 !# DP|u1|rq|Q [4] $end
$var wire 1 "# DP|u1|rq|Q [3] $end
$var wire 1 ## DP|u1|rq|Q [2] $end
$var wire 1 $# DP|u1|rq|Q [1] $end
$var wire 1 %# DP|u1|rq|Q [0] $end
$var wire 1 &# CtrlU|Instruction|IR_reg [15] $end
$var wire 1 '# CtrlU|Instruction|IR_reg [14] $end
$var wire 1 (# CtrlU|Instruction|IR_reg [13] $end
$var wire 1 )# CtrlU|Instruction|IR_reg [12] $end
$var wire 1 *# CtrlU|Instruction|IR_reg [11] $end
$var wire 1 +# CtrlU|Instruction|IR_reg [10] $end
$var wire 1 ,# CtrlU|Instruction|IR_reg [9] $end
$var wire 1 -# CtrlU|Instruction|IR_reg [8] $end
$var wire 1 .# CtrlU|Instruction|IR_reg [7] $end
$var wire 1 /# CtrlU|Instruction|IR_reg [6] $end
$var wire 1 0# CtrlU|Instruction|IR_reg [5] $end
$var wire 1 1# CtrlU|Instruction|IR_reg [4] $end
$var wire 1 2# CtrlU|Instruction|IR_reg [3] $end
$var wire 1 3# CtrlU|Instruction|IR_reg [2] $end
$var wire 1 4# CtrlU|Instruction|IR_reg [1] $end
$var wire 1 5# CtrlU|Instruction|IR_reg [0] $end
$var wire 1 6# CtrlU|Pogram|PC_reg [4] $end
$var wire 1 7# CtrlU|Pogram|PC_reg [3] $end
$var wire 1 8# CtrlU|Pogram|PC_reg [2] $end
$var wire 1 9# CtrlU|Pogram|PC_reg [1] $end
$var wire 1 :# CtrlU|Pogram|PC_reg [0] $end
$var wire 1 ;# CtrlU|Ctrl|LoadArmOff [7] $end
$var wire 1 <# CtrlU|Ctrl|LoadArmOff [6] $end
$var wire 1 =# CtrlU|Ctrl|LoadArmOff [5] $end
$var wire 1 ># CtrlU|Ctrl|LoadArmOff [4] $end
$var wire 1 ?# CtrlU|Ctrl|LoadArmOff [3] $end
$var wire 1 @# CtrlU|Ctrl|LoadArmOff [2] $end
$var wire 1 A# CtrlU|Ctrl|LoadArmOff [1] $end
$var wire 1 B# CtrlU|Ctrl|LoadArmOff [0] $end
$var wire 1 C# DP|u1|reg0|Q [7] $end
$var wire 1 D# DP|u1|reg0|Q [6] $end
$var wire 1 E# DP|u1|reg0|Q [5] $end
$var wire 1 F# DP|u1|reg0|Q [4] $end
$var wire 1 G# DP|u1|reg0|Q [3] $end
$var wire 1 H# DP|u1|reg0|Q [2] $end
$var wire 1 I# DP|u1|reg0|Q [1] $end
$var wire 1 J# DP|u1|reg0|Q [0] $end
$var wire 1 K# DP|u4|Q_internal [7] $end
$var wire 1 L# DP|u4|Q_internal [6] $end
$var wire 1 M# DP|u4|Q_internal [5] $end
$var wire 1 N# DP|u4|Q_internal [4] $end
$var wire 1 O# DP|u4|Q_internal [3] $end
$var wire 1 P# DP|u4|Q_internal [2] $end
$var wire 1 Q# DP|u4|Q_internal [1] $end
$var wire 1 R# DP|u4|Q_internal [0] $end
$var wire 1 S# InstMem|data_output [15] $end
$var wire 1 T# InstMem|data_output [14] $end
$var wire 1 U# InstMem|data_output [13] $end
$var wire 1 V# InstMem|data_output [12] $end
$var wire 1 W# InstMem|data_output [11] $end
$var wire 1 X# InstMem|data_output [10] $end
$var wire 1 Y# InstMem|data_output [9] $end
$var wire 1 Z# InstMem|data_output [8] $end
$var wire 1 [# InstMem|data_output [7] $end
$var wire 1 \# InstMem|data_output [6] $end
$var wire 1 ]# InstMem|data_output [5] $end
$var wire 1 ^# InstMem|data_output [4] $end
$var wire 1 _# InstMem|data_output [3] $end
$var wire 1 `# InstMem|data_output [2] $end
$var wire 1 a# InstMem|data_output [1] $end
$var wire 1 b# InstMem|data_output [0] $end
$var wire 1 c# DMem|temp_address [3] $end
$var wire 1 d# DMem|temp_address [2] $end
$var wire 1 e# DMem|temp_address [1] $end
$var wire 1 f# DMem|temp_address [0] $end
$var wire 1 g# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 h# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 i# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 j# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 k# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 l# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 m# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 n# DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0$
0#
0,
0+
0*
0)
0(
0'
0&
0%
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0=
0A
0@
0?
0>
0B
0C
0K
0J
0I
0H
0G
0F
0E
0D
0O
0N
0M
0L
0S
0R
0Q
0P
xT
0U
1V
xW
1X
1Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
1|
1}
1~
1!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
1B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
1A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
05#
04#
03#
z2#
z1#
00#
z/#
z.#
0-#
z,#
z+#
z*#
0)#
0(#
z'#
z&#
0:#
09#
08#
07#
z6#
xB#
xA#
x@#
z?#
z>#
z=#
z<#
z;#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0R#
0Q#
0P#
0O#
zN#
zM#
zL#
zK#
0b#
0a#
0`#
z_#
z^#
0]#
z\#
z[#
0Z#
zY#
zX#
zW#
0V#
0U#
zT#
zS#
0f#
0e#
0d#
0c#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
$end
#15000
1!
1y
1z
0T
#30000
0!
0y
0z
1T
#40000
0"
0~
0!!
0T
#45000
1!
1y
1z
1T
1C"
1"!
0{
1=
0B"
#60000
0!
0y
0z
0T
1`#
1V#
1U#
1;!
1M"
1v
1:
10
1/
#75000
1!
1y
1z
1T
1)#
1D"
0C"
13#
1:#
1(#
1*!
0#!
1I"
1M!
0:!
17!
1%!
1$!
0=
1&!
0|
1'!
#90000
0!
0y
0z
0T
#105000
1!
1y
1z
1T
0D"
1+!
0*!
1{
1Z!
0@!
0.!
1B"
1$"
1N!
#120000
0!
0y
0z
0T
#135000
1!
1y
1z
1T
1C"
1H#
0+!
1#!
0{
1&"
1f
0Z!
1@!
1.!
1=
0B"
1'"
1g
0$"
0N!
1q
#150000
0!
0y
0z
0T
1b#
0`#
1Z#
18!
0;!
1<
0:
14
#165000
1!
1y
1z
1T
1D"
0C"
1-#
03#
15#
19#
0:#
1*!
0#!
0I"
0Y"
0M!
1c
1\
0%!
0=
0F!
0'!
0&!
1|
1K"
1F!
1'!
0K"
#180000
0!
0y
0z
0T
#195000
1!
1y
1z
1T
0D"
1+!
0*!
1{
1S"
0@!
0.!
1B"
1U"
1Z"
1a!
1w
1S
#210000
0!
0y
0z
0T
#225000
1!
1y
1z
1T
1c"
1C"
0+!
1#!
0{
0S"
1@!
1.!
1=
0B"
0U"
0Z"
0a!
0w
0S
#240000
0!
0y
0z
0T
0Z#
0U#
0v
04
0/
#255000
1!
1y
1z
1T
1D"
0C"
0-#
1:#
0(#
10!
0#!
1Y"
0L"
1(!
1%!
1A!
0$!
0=
1&!
0|
0B!
0\
0F!
0'!
1I"
1K"
#270000
0!
0y
0z
0T
#285000
1!
1y
1z
1T
11!
0D"
1t!
15!
14!
00!
1{
16!
1C
x9"
x<!
x9!
1B"
0A#
0@#
1B#
1B
09"
0<!
19!
#300000
0!
0y
0z
0T
#315000
1!
1y
1z
1T
01!
1C"
1y"
1R#
0t!
05!
04!
1#!
0{
0@"
1Y!
06!
0C
1=
1*
1A
09!
0B"
0A"
1Z!
0B
1$"
#330000
0!
0y
0z
0T
1]#
0V#
1U#
1)!
0M"
1v
1.
17
00
1/
#345000
1!
1y
1z
1T
0)#
18#
1D"
0C"
10#
09#
0:#
1(#
12!
1J"
1M!
1I!
1C!
0I"
07!
0(!
0#!
0c
1B!
1\
0%!
0A!
1$!
0=
1G!
0K"
1D!
1F!
1'!
0C!
1I"
0&!
1|
0\
1H!
0G!
1K"
0D!
0'!
0H!
#360000
0!
0y
0z
0T
#375000
1!
1y
1z
1T
0D"
13!
02!
1{
1t!
1o!
1[!
1N!
1K!
1<!
14!
1/!
0.!
1B"
1p!
1_!
0N!
0Z!
1R
1B
1V"
0&"
0$"
1O
1X"
0'"
#390000
0!
0y
0z
0T
#405000
1!
1y
1z
1T
1{"
1C"
0y"
1f#
1P#
0R#
03!
1V!
1#!
0{
0Y!
0<!
1]!
0t!
0o!
0_!
0[!
0K!
04!
0/!
1.!
1,
1=
0*
1?
0A
1R"
0B"
0p!
0R
0B
1S"
0V"
1&"
0O
1U"
0X"
1'"
1w
#420000
0!
0y
0z
0T
0]#
0b#
1a#
1Z#
0)!
08!
1J!
0.
07
0<
13
1;
14
#435000
1!
1y
1z
1T
1D"
0C"
1-#
14#
05#
00#
1:#
1=!
0#!
1\
0Y"
1L"
1%!
0=
1&!
0|
1'!
#450000
0!
0y
0z
0T
#465000
1!
1y
1z
1T
0D"
1>!
0=!
1{
1T!
1O!
0@!
1$
1B"
1t!
0g
0f
1Z"
1a!
1K!
0q
0a!
1L!
1S
1R
#480000
0!
0y
0z
0T
#495000
1!
1y
1z
1T
0{"
1s"
1C"
1y"
0>!
0V!
1#!
0{
1Y!
0T!
0O!
1@!
0,
1=
1*
0$
0R"
0B"
1Z!
0t!
1f
0Z"
0L!
0K!
0S"
1$"
1g
0S
0R
0U"
1q
0w
#510000
0!
0y
0z
0T
1V#
0U#
1M"
0v
10
0/
#525000
1!
1y
1z
1T
1)#
1D"
0C"
19#
0:#
0(#
10!
0#!
0L"
0M!
0I!
1c
0B!
0\
0%!
0$!
0=
0F!
0'!
1C!
0I"
0&!
1|
1G!
0K"
1D!
1F!
1'!
1H!
0G!
1K"
0H!
#540000
0!
0y
0z
0T
#555000
1!
1y
1z
1T
11!
0D"
1P"
1t!
1p!
15!
14!
00!
1{
16!
1C
1Q"
1W"
1V"
0&"
19!
1B"
1A#
0B#
1O
1B
1X"
0'"
19"
09!
1N
#570000
0!
0y
0z
0T
#585000
1!
1y
1z
1T
01!
1{"
1C"
1Q#
0y"
0P#
0P"
0t!
0p!
05!
04!
1V!
1#!
0{
1\!
0Y!
0]!
06!
0C
1,
1=
1@
0*
0?
0Q"
0W"
0V"
1&"
09"
1R"
0B"
0Z!
0O
0B
0X"
1'"
1S"
0$"
0N
1U"
1w
#600000
0!
0y
0z
0T
0a#
0Z#
0V#
0J!
0M"
03
0;
04
00
#615000
1!
1y
1z
1T
0)#
1D"
0C"
0-#
04#
1:#
1,!
0#!
1B!
1\
1%!
1$!
0=
0C!
1I"
1&!
0|
0D!
0F!
0'!
1G!
0K"
1H!
#630000
0!
0y
0z
0T
#645000
1!
1y
1z
1T
0D"
1-!
0,!
1{
1[!
0@!
15!
14!
1/!
0.!
16!
1B"
1N!
19"
0S"
0A#
1B
0U"
09"
0w
#660000
0!
0y
0z
0T
#675000
1!
1y
1z
1T
1C"
0Q#
0H#
1e#
0f#
0-!
1#!
0{
0\!
0&"
0f
0[!
1@!
05!
04!
0/!
1.!
06!
1=
0@
0B"
0'"
0g
0N!
1S"
0B
0q
1U"
1w
#690000
0!
0y
0z
0T
#705000
1!
1y
1z
1T
08#
1D"
0C"
17#
09#
0:#
0J"
0I"
1,!
0#!
1E!
1D!
0c
0\
0%!
0$!
0=
0G!
1K"
0H!
1F!
1'!
0&!
1|
1H!
0K"
0'!
#720000
0!
0y
0z
0T
#735000
1!
1y
1z
1T
0D"
1-!
0,!
1{
1[!
0@!
15!
14!
1/!
0.!
16!
1B"
1N!
0S"
1B
0U"
0w
#750000
0!
0y
0z
0T
#765000
1!
1y
1z
1T
1C"
0e#
0-!
1#!
0{
0[!
1@!
05!
04!
0/!
1.!
06!
1=
0B"
0N!
1S"
0B
1U"
1w
#780000
0!
0y
0z
0T
#795000
1!
1y
1z
1T
1D"
0C"
1:#
1,!
0#!
1%!
1$!
0=
1&!
0|
1'!
#810000
0!
0y
0z
0T
#825000
1!
1y
1z
1T
0D"
1-!
0,!
1{
1[!
0@!
15!
14!
1/!
0.!
16!
1B"
1N!
0S"
1B
0U"
0w
#840000
0!
0y
0z
0T
#855000
1!
1y
1z
1T
1C"
0-!
1#!
0{
0[!
1@!
05!
04!
0/!
1.!
06!
1=
0B"
0N!
1S"
0B
1U"
1w
#870000
0!
0y
0z
0T
#885000
1!
1y
1z
1T
1D"
0C"
19#
0:#
1,!
0#!
1c
1\
0%!
0$!
0=
0F!
0'!
0&!
1|
1K"
1F!
1'!
0K"
#900000
0!
0y
0z
0T
#915000
1!
1y
1z
1T
0D"
1-!
0,!
1{
1[!
0@!
15!
14!
1/!
0.!
16!
1B"
1N!
0S"
1B
0U"
0w
#930000
0!
0y
0z
0T
#945000
1!
1y
1z
1T
1C"
0-!
1#!
0{
0[!
1@!
05!
04!
0/!
1.!
06!
1=
0B"
0N!
1S"
0B
1U"
1w
#960000
0!
0y
0z
0T
#975000
1!
1y
1z
1T
1D"
0C"
1:#
1,!
0#!
1%!
1$!
0=
1&!
0|
0F!
0'!
1K"
#990000
0!
0y
0z
0T
#1000000
