{"Source Block": ["hdl/library/common/ad_mem_asym.v@79:96@HdlStmIf", "  reg     [DATA_WIDTH_B-1:0]  doutb;\n\n  // write interface\n\n  generate\n  if (MEM_RATIO == 2) begin\n  always @(posedge clka) begin\n    if (wea == 1'b1) begin\n      m_ram[{addra, 1'd0}] <= dina[((1*DATA_WIDTH_B)-1):(DATA_WIDTH_B*0)];\n      m_ram[{addra, 1'd1}] <= dina[((2*DATA_WIDTH_B)-1):(DATA_WIDTH_B*1)];\n    end\n  end\n  end\n\n  if (MEM_RATIO == 4) begin\n  always @(posedge clka) begin\n    if (wea == 1'b1) begin\n      m_ram[{addra, 2'd0}] <= dina[((1*DATA_WIDTH_B)-1):(DATA_WIDTH_B*0)];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[87, "      m_ram[{addra, 1'd0}] <= dina[((1*DATA_WIDTH_B)-1):(DATA_WIDTH_B*0)];\n"], [88, "      m_ram[{addra, 1'd1}] <= dina[((2*DATA_WIDTH_B)-1):(DATA_WIDTH_B*1)];\n"]], "Add": [[88, "      m_ram[{addra, 1'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)];\n"], [88, "      m_ram[{addra, 1'd1}] <= dina[((2*B_DATA_WIDTH)-1):(B_DATA_WIDTH*1)];\n"]]}}