STATE_DATA_ERROR	,	V_354
parent	,	V_396
MMC_GO_INACTIVE_STATE	,	V_52
"mshc"	,	L_43
ios	,	V_274
inode	,	V_23
SDIO_CCCR_ABORT	,	V_54
"DW MMC controller at irq %d,%d bit host data width,%u deep fifo\n"	,	L_81
SDMMC_SET_RD_THLD	,	F_73
irq_flags	,	V_451
"dw-mci"	,	L_79
dev	,	V_95
"card is present\n"	,	L_36
time_before	,	F_79
clk_en_a_old	,	V_322
of_property_count_strings	,	F_180
SDMMC_INT_RESP_ERR	,	V_338
dw_mci_ctrl_reset	,	F_48
dw_mci_edmac_ops	,	V_428
DMA_FROM_DEVICE	,	V_105
ARRAY_SIZE	,	F_70
current_speed	,	V_249
unlikely	,	F_129
MMC_CAP2_NO_WRITE_PROTECT	,	V_400
"DATA %u / %u * %u flg %x err %d\n"	,	L_2
for_each_sg	,	F_65
dw_mci_handle_cd	,	F_150
"failed to enable biu clock\n"	,	L_68
max_blk_count	,	V_419
MMC_TIMING_MMC_HS400	,	V_220
EIO	,	V_339
"%s: Unable to initialize DMA Controller.\n"	,	L_51
SG_MITER_FROM_SG	,	V_240
dw_mci_push_data64	,	F_138
stop	,	V_11
MINTSTS	,	V_378
dw_mci_dma_slave	,	V_196
of_node	,	V_398
HCON	,	V_422
dw_mci_pull_data16	,	F_132
dst_maxburst	,	V_186
MMC_CMD_AC	,	V_86
dma_sync_sg_for_cpu	,	F_38
SDMMC_INT_VOLT_SWITCH	,	V_387
mmc_signal_sdio_irq	,	F_154
uhs	,	V_299
src_addr_width	,	V_184
"CMD%u(0x%x) flg %x rsp %x %x %x %x err %d\n"	,	L_1
SDMMC_CMD_DAT_EXP	,	V_73
usleep_range	,	F_108
test_bit	,	F_20
dma_set_mask	,	F_176
sg_miter	,	V_241
mmc_card	,	V_318
mmc_regulator_get_supply	,	F_164
wmb	,	F_28
of_property_read_u32	,	F_188
S_IRUSR	,	V_39
SDMMC_CMD_RESP_LONG	,	V_70
MMC_TIMING_UHS_DDR50	,	V_285
EBUSY	,	V_191
SDMMC_GET_FCNT	,	F_145
aligned_buf	,	V_365
"Slot quirk 'disable-wp' is deprecated\n"	,	L_41
clear_bit	,	F_106
"Bus speed (slot %d) = %dHz (slot req %dHz, actual %dHZ div = %d)\n"	,	L_25
DW_MCI_QUIRK_BROKEN_DTO	,	V_356
ch	,	V_166
cfg	,	V_168
pr_info	,	F_209
dw_mci_pull_data32	,	F_136
i	,	V_124
irq	,	V_384
CMDARG	,	V_96
dw_mci_enable_cd	,	F_189
dw_mci_edmac_init	,	F_58
cmd_flags	,	V_90
p	,	V_145
"Synopsys Designware Multimedia Card Interface Driver\n"	,	L_86
"req"	,	L_10
s	,	V_2
dst_addr_width	,	V_182
dw_mci_get_dma_dir	,	F_32
dw_mci_start_request	,	F_86
v	,	V_3
jiffies	,	V_92
dw_mci_dmac_complete_dma	,	F_37
is_first_req	,	V_204
RINTSTS	,	V_244
of_property_read_bool	,	F_160
DMA_INTERFACE_DWDMA	,	V_424
"INTMASK:\t0x%08x\n"	,	L_7
dw_mci_regs_fops	,	V_40
"DMA initialization not found.\n"	,	L_52
dw_mci_req_fops	,	V_42
dw_mci_cleanup_slot	,	F_171
no_dma	,	V_426
SDMMC_CMD_RESP_EXP	,	V_68
DATA_OFFSET	,	V_449
mci_writel	,	F_18
"ciu clock not available\n"	,	L_70
dev_dbg	,	F_100
opcode	,	V_16
SDMMC_CMD	,	V_28
debugfs_create_x32	,	F_12
"start command: ARGR=0x%08x CMDR=0x%08x\n"	,	L_16
"failed to enable vqmmc\n"	,	L_29
DW_MCI_DATA_ERROR_FLAGS	,	V_340
"%s: could not alloc DMA memory\n"	,	L_46
"disable-wp"	,	L_40
int_mask	,	V_326
dst_addr	,	V_179
CDETECT	,	V_313
sgl	,	V_171
tx_wmark	,	V_210
SDMMC_INT_CD	,	V_391
vqmmc	,	V_295
dw_mci_prep_stop_abort	,	F_21
DW_MMC_CARD_NO_USE_HOLD	,	V_76
ret	,	V_178
DW_MMC_240A	,	V_217
dir_status	,	V_236
dw_mci_tasklet_func	,	F_119
dmaengine_prep_slave_sg	,	F_54
mmc_add_host	,	F_168
MMC_PM_KEEP_POWER	,	V_456
part_buf32	,	V_368
"num-slots"	,	L_58
"completed_events"	,	L_13
dw_mci_idmac_start_dma	,	F_47
__dw_mci_start_request	,	F_83
STATE_DATA_BUSY	,	V_357
SDMMC_CLKENA	,	V_31
fifo_offset	,	V_175
MMC_TIMING_MMC_HS200	,	V_219
force_clkinit	,	V_246
dw_mci_get_ro	,	F_101
dw_mci_command_complete	,	F_115
spin_unlock_irqrestore	,	F_76
"failed to initialize debugfs for slot\n"	,	L_14
IDMAC_DES0_DIC	,	V_136
dma_async_tx_descriptor	,	V_169
SDMMC_STATUS_BUSY	,	V_94
sg_mapping_iter	,	V_371
sg_dma_address	,	F_43
MMC_CAP_NONREMOVABLE	,	V_312
MMC_SEND_STATUS	,	V_56
INTMASK	,	V_230
STATE_WAITING_CMD11_DONE	,	V_248
private	,	V_6
SDMMC_CTRL_ALL_RESET_FLAGS	,	V_296
bytes_xfered	,	V_20
dev_vdbg	,	F_27
dw_mci_translate_sglist	,	F_41
idmac_desc_64addr	,	V_126
"Failed to get external DMA channel.\n"	,	L_21
dw_mci_pull_data64	,	F_140
mci_fifo_readl	,	F_137
tasklet_init	,	F_201
idmac_desc	,	V_142
dw_mci_idmac_init	,	F_49
timeout	,	V_91
MMC_WRITE_BLOCK	,	V_81
ENOMEDIUM	,	V_272
caps2	,	V_399
SDMMC_CMD_STOP	,	V_55
EVENT_DATA_ERROR	,	V_353
mci_fifo_readq	,	F_141
signal_voltage	,	V_303
root	,	V_36
enb	,	V_325
"supports-highspeed"	,	L_63
fifo_reg	,	V_176
mci_fifo_readw	,	F_133
SDMMC_INT_RCRC	,	V_336
SDMMC_CTRL_DMA_RESET	,	V_115
SDMMC_CTYPE_4BIT	,	V_279
BYTCNT	,	V_261
sdio_id0	,	V_403
set_ios	,	V_286
mmc_of_parse	,	F_167
mmc_data	,	V_12
blocks	,	V_21
length	,	V_131
spin_unlock	,	F_121
spin_unlock_bh	,	F_4
max_segs	,	V_415
DMA_BIT_MASK	,	F_177
err_dmaunmap	,	V_452
part_buf16	,	V_364
SDMMC_CTRL_INT_ENABLE	,	V_454
MMC_STOP_TRANSMISSION	,	V_50
__clk_old	,	V_251
SDMMC_UHS_18V	,	V_301
CDTHRCTL	,	V_223
MMC_GO_IDLE_STATE	,	V_51
"remove slot %d\n"	,	L_85
"3.3"	,	L_32
MMC_CAP_SDIO_IRQ	,	V_320
DW_MCI_FREQ_MIN	,	V_406
dw_mci_init_slot	,	F_161
ENOMEM	,	V_198
dw_mci_submit_data	,	F_77
"Unable to set bus rate to %uHz\n"	,	L_72
"slot %d init failed\n"	,	L_82
mem_addr	,	V_132
dms	,	V_165
ciu_out	,	V_434
"%s: failed to start DMA.\n"	,	L_23
setup_timer	,	F_195
gpio_ro	,	V_306
drto_ms	,	V_345
read_only	,	V_305
lock	,	V_15
dw_mci_slot_of_parse	,	F_159
id	,	V_65
CMD	,	V_97
v18	,	V_300
to_platform_device	,	F_166
dma_request_slave_channel	,	F_60
"1.8"	,	L_31
init	,	V_429
dw_mci_init_debugfs	,	F_9
dw_mci_set_part_bytes	,	F_122
"Voltage change didn't complete\n"	,	L_27
MMC_POWER_OFF	,	V_297
regulator_disable	,	F_96
dw_mci_parse_dt	,	F_185
fifo_width	,	V_205
prepare_hs400_tuning	,	V_329
IDINTEN64	,	V_156
IRQ_HANDLED	,	V_392
SDMMC_CMD_START	,	V_98
"state"	,	L_11
SDMMC_IDMAC_INT_NI	,	V_157
SDMMC_INT_SDIO	,	F_111
mmc_ios	,	V_273
"CTRL:\t0x%08x\n"	,	L_6
SDMMC_INT_CMD_DONE	,	V_390
cmd	,	V_10
pending_events	,	V_45
fifo_depth	,	V_213
mmc_dev	,	F_39
SDMMC_CMD_RESP_CRC	,	V_72
status	,	V_298
MMC_TYPE_SDIO	,	V_323
"card-detect-delay"	,	L_61
ring_size	,	V_146
dma_64bit_address	,	V_125
SDMMC_IDMAC_INT_RI	,	V_158
desc_first	,	V_127
MMC_DATA_READ	,	V_120
list_add_tail	,	F_89
verid	,	V_216
file	,	V_24
dw_mci_request_end	,	F_114
EVENT_XFER_COMPLETE	,	V_103
IS_ERR_VALUE	,	F_103
dw_mci_ctrl_rd_thld	,	F_72
u16	,	T_2
mci_fifo_writeq	,	F_139
err	,	V_41
mci_fifo_writew	,	F_130
cnt	,	V_360
max_seg_size	,	V_417
mci_fifo_writel	,	F_135
"supports-highspeed property is deprecated.\n"	,	L_64
EVENT_CMD_COMPLETE	,	V_265
SDMMC_GET_HDATA_WIDTH	,	F_198
SDMMC_GET_TRANS_MODE	,	F_174
use_dma	,	V_118
DMA_DEV_TO_MEM	,	V_190
disable	,	V_222
dw_mci_state	,	V_348
SDMMC_INT_DRTO	,	V_341
complete	,	V_393
ocr_avail	,	V_411
"Busy; trying anyway\n"	,	L_15
blksz_depth	,	V_207
DW_MCI_ERROR_FLAGS	,	V_453
PWREN	,	V_292
SDMMC_IDMAC_INT_TI	,	V_159
dw_mci_pull_data	,	F_142
IDMAC_INT_CLR	,	V_155
dma_sync_sg_for_device	,	F_56
SDMMC_IDMAC_SWRESET	,	V_111
detect_delay_ms	,	V_383
STATUS	,	V_93
dw_mci_edmac_exit	,	F_62
u32	,	V_43
host	,	V_14
SD_IO_RW_EXTENDED	,	V_87
"dmas"	,	L_49
mmc_command	,	V_9
init_slots	,	V_442
tasklet_schedule	,	F_40
vqmmc_enabled	,	V_294
dw_mci_regs_open	,	F_8
dto_timer	,	V_346
completed_events	,	V_46
IDINTEN	,	V_163
phy_regs	,	V_180
mod_timer	,	F_85
dw_mci_remove	,	F_205
SDMMC_SET_FIFOTH	,	F_71
pm_flags	,	V_455
SDMMC_CLKEN_LOW_PWR	,	V_64
cleanup	,	V_102
spin_lock_irqsave	,	F_75
stop_cmdr	,	V_99
DMA_PREP_INTERRUPT	,	V_192
MMC_TIMING_MMC_DDR52	,	V_284
DW_MMC_CARD_PRESENT	,	V_271
present	,	V_308
DBADDRU	,	V_161
mmc_request_done	,	F_91
init_cnt	,	V_362
SDMMC_STATUS_DMA_REQ	,	V_433
consumed	,	V_377
num_slots	,	V_380
devm_kzalloc	,	F_186
SDMMC_INT_RTO	,	V_334
np	,	V_397
ENXIO	,	V_199
DBADDRL	,	V_160
dw_mci_interrupt	,	F_152
"IDMAC supports 64-bit address mode.\n"	,	L_44
"CMD:\t0x%08x\n"	,	L_5
tx_wmark_invers	,	V_211
MMC_RSP_SPI_R5	,	V_88
slot	,	V_5
"%s: fifo/dma reset bits didn't clear but ciu was reset, doing clock update\n"	,	L_56
debugfs_create_u32	,	F_11
SDMMC_CMD_PRV_DAT_WAIT	,	V_57
piter	,	V_375
SDMMC_INT_DCRC	,	V_342
SDMMC_CMD_UPD_CLK	,	V_66
mci_send_cmd	,	F_19
SDMMC_CMD_VOLT_SWITCH	,	V_60
dw_mci_reset	,	F_117
cur_slot	,	V_121
STATE_SENDING_CMD	,	V_61
dto	,	V_370
direction	,	V_188
MMC_SEND_TUNING_BLOCK_HS200	,	V_84
"fifo-depth"	,	L_59
dw_mci_data_complete	,	F_116
set_bit	,	F_31
dw_mci_edmac_stop_dma	,	F_50
"pending_events"	,	L_12
RST_N	,	V_316
"clock-frequency"	,	L_62
mmc_request	,	V_7
dev_warn	,	F_88
sg_dma_len	,	F_42
mmc_priv	,	F_15
DW_MCI_FREQ_MAX	,	V_408
SDMMC_RINTSTS	,	V_27
dev_id	,	V_385
MMC_WRITE_MULTIPLE_BLOCK	,	V_82
u64	,	T_1
dw_mci_resume	,	F_207
SDMMC_CMD_DAT_WR	,	V_75
MMC_POWER_UP	,	V_288
MMC_CAP_NEEDS_POLL	,	V_311
callback	,	V_194
"biu"	,	L_66
mmc_gpio_get_ro	,	F_102
spin_lock_bh	,	F_2
SG_MITER_TO_SG	,	V_239
IS_ERR	,	F_93
dw_mci_pull_part_bytes	,	F_125
devm_request_irq	,	F_202
err_clk_ciu	,	V_446
spin_lock_init	,	F_196
DIV_ROUND_UP	,	F_81
SDMMC_CLKEN_ENABLE	,	V_254
shift	,	V_372
"implementation specific clock setup failed\n"	,	L_75
"CLKENA:\t0x%08x\n"	,	L_8
supply	,	V_289
CONFIG_DEBUG_FS	,	V_420
dw_mci_switch_voltage	,	F_98
len	,	V_363
DMA_MEM_TO_DEV	,	V_189
dw_mci_request	,	F_90
fifoth_val	,	V_174
dmam_alloc_coherent	,	F_179
state	,	V_44
ctrl_id	,	V_401
dma_map_sg	,	F_66
defined	,	F_169
blksz	,	V_22
SDMMC_CMD_INIT	,	V_264
remain	,	V_373
SDMMC_INTMASK	,	V_30
smp_wmb	,	F_147
"IDMAC supports 32-bit address mode.\n"	,	L_45
tasklet	,	V_122
CTYPE	,	V_256
"%s: Timeout waiting for dma_req to clear during reset\n"	,	L_55
MMC_RSP_PRESENT	,	V_67
switch_voltage	,	V_302
node	,	V_37
dw_mci_cmd_interrupt	,	F_149
dw_mci_pre_dma_transfer	,	F_64
dw_mci_slot	,	V_4
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_183
MMC_VDD_33_34	,	V_413
prev_blksz	,	V_227
WRTPRT	,	V_307
GFP_KERNEL	,	V_197
MMC_POWER_ON	,	V_293
"attempted to initialize %d slots, but failed on all\n"	,	L_84
items	,	V_366
device	,	V_395
EINPROGRESS	,	V_49
"biu clock not available\n"	,	L_67
pdata	,	V_367
ctrl	,	V_431
SD_IO_RW_DIRECT	,	V_53
__be32	,	T_4
freq	,	V_402
des6	,	V_148
DW_MCI_SEND_STATUS	,	V_238
des7	,	V_150
des4	,	V_138
stop_abort	,	V_78
des5	,	V_139
device_node	,	V_394
des2	,	V_143
dw_mci_probe	,	F_190
i_private	,	V_25
des3	,	V_152
seq_printf	,	F_3
min	,	F_124
sg	,	V_107
send_stop_abort	,	F_29
mmc_regulator_set_vqmmc	,	F_99
cmdr	,	V_48
dw_mci_edmac_start_dma	,	F_52
DW_MMC_CARD_NEED_INIT	,	V_263
arg	,	V_17
dw_mci_enable_sdio_irq	,	F_110
DATA_240A_OFFSET	,	V_450
addr_config	,	V_421
"ciu"	,	L_69
dw_mci_card_busy	,	F_97
MMC_CAP_MMC_HIGHSPEED	,	V_439
DW_MMC_CARD_NO_LOW_PWR	,	V_255
be32_to_cpup	,	F_158
scatterlist	,	V_170
seq_file	,	V_1
SG_MITER_ATOMIC	,	V_235
dw_mci_pull_final_bytes	,	F_127
src_addr	,	V_181
regs	,	V_177
mmc_detect_change	,	F_151
SDMMC_CTYPE_8BIT	,	V_281
des0	,	V_134
sdmmc_cmd_bits	,	V_247
des1	,	V_151
buf	,	V_359
del_timer	,	F_153
CTRL	,	V_113
"Unexpected CMD11 timeout\n"	,	L_57
dma_release_channel	,	F_63
IDSTS64	,	V_154
"RINTSTS:\t0x%08x\n"	,	L_4
SDMMC_CTRL	,	V_29
clk_en_a	,	V_59
ERR_PTR	,	F_187
irq_lock	,	V_229
dw_mci_wait_while_busy	,	F_22
TRANS_MODE_IDMAC	,	V_226
DW_MCI_DESC_DATA_LENGTH	,	V_133
"card is not present\n"	,	L_37
CLKDIV	,	V_253
INIT_LIST_HEAD	,	F_197
MMC_VDD_32_33	,	V_412
dw_mci_start_command	,	F_26
"read-write"	,	L_35
SDMMC_IDMAC_FB	,	V_117
sg_dma	,	V_149
"STATUS:\t0x%08x\n"	,	L_3
dmaengine_submit	,	F_55
priv	,	V_347
data_status	,	V_259
dw_mci_of_find_slot_node	,	F_155
DW_MCI_DMA_THRESHOLD	,	V_201
drv_data	,	V_276
drto_clks	,	V_344
"Platform data must supply bus speed\n"	,	L_73
fifo_size	,	V_441
"implementation specific init failed\n"	,	L_74
unlock	,	V_350
DBADDR	,	V_164
IDMAC_64ADDR_SET_BUFFER1_SIZE	,	F_44
dma_slave_config	,	V_167
WARN	,	F_199
"%d slots initialized\n"	,	L_83
clk_get_rate	,	F_194
part_buf_count	,	V_243
ETIMEDOUT	,	V_335
ops	,	V_381
callback_param	,	V_195
MMC_SEND_TUNING_BLOCK	,	V_83
IDMAC_DES0_CH	,	V_137
dw_mci	,	V_34
vmmc	,	V_290
"regs"	,	L_9
idx	,	V_212
prev_state	,	V_349
desc	,	V_129
next	,	V_200
dw_mci_push_part_bytes	,	F_123
SDMMC_GET_ADDR_CONFIG	,	F_175
dw_mci_board	,	V_435
mmc	,	V_33
RESP0	,	V_330
mmc_alloc_host	,	F_162
RESP1	,	V_331
thld_size	,	V_215
RESP2	,	V_332
dw_mci_req_open	,	F_5
RESP3	,	V_333
card_event	,	V_382
pending	,	V_386
SDMMC_CTRL_FIFO_RESET	,	V_315
err_clk_biu	,	V_445
SDMMC_INT_TXDR	,	V_232
dev_err	,	F_13
caps	,	V_310
CLKENA	,	V_63
bus_hz	,	V_250
setup_clock	,	V_447
"Timeout resetting block (ctrl reset %#x)\n"	,	L_54
of_property_read_u32_array	,	F_163
kzalloc	,	F_59
cpu_to_le32	,	F_45
TMOUT	,	V_260
"Using internal DMA controller.\n"	,	L_47
power_mode	,	V_287
src_maxburst	,	V_187
SDMMC_INT_EBE	,	V_343
"Regulator set error %d - %s V\n"	,	L_30
max_blk_size	,	V_416
devm_clk_get	,	F_191
DW_MCI_CMD_ERROR_FLAGS	,	V_388
mmc_host	,	V_32
sg_miter_next	,	F_144
start	,	V_233
dentry	,	V_35
dw_mci_init_card	,	F_109
mmc_remove_host	,	F_172
dw_mci_idmac_ops	,	V_427
clk_disable_unprepare	,	F_204
"sd sg_cpu: %#lx sg_dma: %#lx sg_len: %d\n"	,	L_22
cmd11_timer	,	V_266
"Defaulting to 32-bit access.\n"	,	L_77
host_cookie	,	V_106
part_buf	,	V_361
EILSEQ	,	V_337
dw_mci_get_cd	,	F_104
clock_frequency	,	V_436
dw_mci_regs_show	,	F_7
DMA_INTERFACE_GDMA	,	V_425
sg_miter_start	,	F_78
queue_node	,	V_269
regulator_enable	,	F_95
SDMMC_CTRL_RESET	,	V_432
IDMAC_DES0_ER	,	V_153
quirks	,	V_355
dw_mci_write_data_pio	,	F_148
SDMMC_IDMAC_ENABLE	,	V_116
max_req_size	,	V_418
of_find_property	,	F_181
VERID	,	V_448
SD_SWITCH_VOLTAGE	,	V_58
dw_mci_init	,	F_208
MMC_TIMING_UHS_SDR104	,	V_221
dev_info	,	F_82
SDMMC_INT_RXDR	,	V_231
BLKSIZ	,	V_262
MMC_SIGNAL_VOLTAGE_330	,	V_304
IDMAC_DES0_FD	,	V_140
MMC_RSP_R1B	,	V_85
"Version ID is %04x\n"	,	L_78
SDMMC_RST_HWACTIVE	,	V_317
dw_mci_dma_cleanup	,	F_33
DMA_TO_DEVICE	,	V_104
cmdflags	,	V_258
MMC_READ_MULTIPLE_BLOCK	,	V_80
single_open	,	F_6
STATE_SENDING_CMD11	,	V_62
bus_width	,	V_277
"reg"	,	L_39
CLKSRC	,	V_252
"platform data not available\n"	,	L_65
sg_cpu	,	V_130
dw_mci_exit	,	F_210
PLDMND	,	V_144
data_shift	,	V_206
cmd_status	,	V_245
"data error, status 0x%08x\n"	,	L_38
sdio_id	,	V_327
dw_mci_req_show	,	F_1
dw_mci_idmac_reset	,	F_35
dw_mci_execute_tuning	,	F_112
IDSTS	,	V_162
f_min	,	V_405
TRANS_MODE_PIO	,	V_430
__func__	,	V_234
dma_unmap_sg	,	F_34
PAGE_SIZE	,	V_147
reset	,	V_314
card	,	V_319
ENODEV	,	V_225
kfree	,	F_61
"Using PIO mode.\n"	,	L_53
MMC_RSP_CRC	,	V_71
flags	,	V_18
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS	,	F_131
of_get_property	,	F_157
debugfs_create_file	,	F_10
err_host_allocated	,	V_410
bmod	,	V_109
dw_mci_queue_request	,	F_87
parse_dt	,	V_437
mmc_regulator_set_ocr	,	F_94
TRANS_MODE_EDMAC	,	V_119
for_each_child_of_node	,	F_156
time_after	,	F_24
mmc_free_host	,	F_170
execute_tuning	,	V_328
dw_mci_prepare_command	,	F_14
clk_prepare_enable	,	F_192
part_buf_start	,	V_242
"queue request: state=%d\n"	,	L_26
ciu_clk	,	V_444
debugfs_root	,	V_38
dma_set_coherent_mask	,	F_178
dw_mci_prepare_hs400_tuning	,	F_113
EPROBE_DEFER	,	V_409
"Using external DMA controller.\n"	,	L_50
mszs	,	V_172
dw_mci_set_ios	,	F_92
fcnt	,	V_374
mrq	,	V_8
gpio_cd	,	V_309
dw_mci_hw_reset	,	F_107
EINVAL	,	V_202
dw_mci_drv_data	,	V_275
"rx-tx"	,	L_20
dw_mci_cmd11_timer	,	F_183
MMC_READ_SINGLE_BLOCK	,	V_79
dw_mci_pre_req	,	F_67
vdd	,	V_291
EVENT_DATA_COMPLETE	,	V_358
width	,	V_440
SDMMC_GET_VERID	,	F_200
__init	,	T_5
__exit	,	T_6
udelay	,	F_25
SDMMC_CTRL_DMA_ENABLE	,	V_228
queue	,	V_270
BMOD	,	V_110
data	,	V_13
rx_wmark	,	V_209
clken_low_pwr	,	V_321
dw_mci_adjust_fifoth	,	F_69
push_data	,	V_379
"Can't prepare slave sg.\n"	,	L_19
dw_mci_push_data32	,	F_134
MMC_CAP_SD_HIGHSPEED	,	V_438
dw_mci_dto_timer	,	F_184
dma_ops	,	V_101
SDMMC_CMD_USE_HOLD_REG	,	V_77
irqflags	,	V_224
mmc_gpio_get_cd	,	F_105
"Failed to config edmac.\n"	,	L_18
biu_clk	,	V_443
"DMA complete\n"	,	L_17
dw_mci_suspend	,	F_206
dw_mci_ops	,	V_404
IDMAC_SET_BUFFER1_SIZE	,	F_46
offset	,	V_203
dw_mci_idmac_stop_dma	,	F_36
dma_async_issue_pending	,	F_57
SDMMC_INT_DATA_OVER	,	V_389
timing	,	V_218
sg_miter_stop	,	F_146
DW_MCI_RECV_STATUS	,	V_237
SDMMC_GET_SLOT_NUM	,	F_203
dw_mci_init_dma	,	F_173
IDMAC_DES0_OWN	,	V_135
done	,	V_214
DMA_INTERFACE_IDMA	,	V_423
ctype	,	V_257
"fifo-depth property not found, using value of FIFOTH register as default\n"	,	L_60
"failed to enable ciu clock\n"	,	L_71
STATE_SENDING_DATA	,	V_352
class_dev	,	V_47
sg_elems	,	V_173
clk_set_rate	,	F_193
sg_len	,	V_108
pm_caps	,	V_414
dw_mci_set_drto	,	F_118
f_max	,	V_407
of_alias_get_id	,	F_165
"Platform data must supply correct num_slots.\n"	,	L_80
MMC_DATA_WRITE	,	V_74
IDMAC_DES0_LD	,	V_141
SDMMC_CTYPE_1BIT	,	V_282
"dma-names"	,	L_48
desc_len	,	V_123
"read-only"	,	L_34
msecs_to_jiffies	,	F_23
dw_mci_setup_bus	,	F_80
mci_readl	,	F_17
dw_mci_stop_dma	,	F_30
using_dma	,	V_100
pull_data	,	V_369
dmaengine_slave_config	,	F_53
dw_mci_submit_data_dma	,	F_74
SDMMC_CTRL_USE_IDMAC	,	V_114
FIFOTH	,	V_185
dw_mci_read_data_pio	,	F_143
"HCON reports a reserved host data width!\n"	,	L_76
MMC_BUS_WIDTH_4	,	V_278
UHS_REG	,	V_283
spin_lock	,	F_120
SDMMC_STATUS	,	V_26
DMA_CTRL_ACK	,	V_193
msize	,	V_208
dw_mci_push_data16	,	F_128
addr	,	V_376
MMC_BUS_WIDTH_8	,	V_280
STATE_SENDING_STOP	,	V_351
desc_last	,	V_128
MMC_RSP_R5	,	V_89
"failed to enable vmmc regulator\n"	,	L_28
temp	,	V_112
resp	,	V_19
MMC_RSP_136	,	V_69
irqreturn_t	,	T_3
WARN_ON	,	F_16
dmaengine_terminate_all	,	F_51
"clock-freq-min-max"	,	L_42
test_and_clear_bit	,	F_84
sbc	,	V_267
STATE_IDLE	,	V_268
min_t	,	F_126
"Timeout sending command (cmd %#x arg %#x status %#x)\n"	,	L_24
dw_mci_post_req	,	F_68
"card is %s\n"	,	L_33
MMC_TYPE_SD_COMBO	,	V_324
cpu_relax	,	F_182
