FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
#ifndef __ASM_SH_AUXVEC_H
#define __ASM_SH_AUXVEC_H

/*
 * Architecture-neutral AT_ values in 0-17, leave some room
 * for more of them.
 */

/*
 * This entry gives some information about the FPU initialization
 * performed by the kernel.
 */
#define AT_FPUCW		18	/* Used FPU control word.  */

#if defined(CONFIG_VSYSCALL) || !defined(__KERNEL__)
/*
 * Only define this in the vsyscall case, the entry point to
 * the vsyscall page gets placed here. The kernel will attempt
 * to build a gate VMA we don't care about otherwise..
 */
#define AT_SYSINFO_EHDR		33
#endif

/*
 * More complete cache descriptions than AT_[DIU]CACHEBSIZE.  If the
/* bench 1653.0.0 8038b9945b25 */
 * value is -1, then the cache doesn't exist.  Otherwise:
 *
 *    bit 0-3:	  Cache set-associativity; 0 means fully associative.
 *    bit 4-7:	  Log2 of cacheline size.
 *    bit 8-31:	  Size of the entire cache >> 8.
 */
#define AT_L1I_CACHESHAPE	34
/* bench 27554.3.0 d1fd7e963bc0 */
/* bench 27554.3.1 2b90cee17cbd */
/* bench 27554.3.2 5d5ab7baf194 */
/* bench 27554.3.3 16a5a2a3da30 */
/* bench 27554.3.4 e9e6573ac857 */
/* bench 27554.3.5 5b58a9fed779 */
/* bench 27554.3.6 9c53201279ba */
/* bench 27554.3.7 14a06d4d631f */
/* bench 27554.3.8 237548e024cd */
/* bench 27554.3.9 490b4a32e47b */
/* bench 27554.3.10 9392ad696e15 */
/* bench 27554.3.11 cd96d188f823 */
/* bench 27554.3.12 aa6f8f2477e1 */
/* bench 27554.3.13 7cedd429bc12 */
/* bench 27554.3.14 a73d7eba0cbc */
/* bench 27554.3.15 7038066235fc */

#define AT_VECTOR_SIZE_ARCH 5 /* entries in ARCH_DLINFO */

#endif /* __ASM_SH_AUXVEC_H */
