<stg><name>subconv_3x3_8_stride</name>


<trans_list>

<trans id="392" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="34">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="2">
<condition id="53">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="36">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="9">
<condition id="37">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="6">
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="6" to="7">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="6" to="5">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="7" to="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="8" to="6">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:1  %co_cast7 = zext i7 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast7"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="7">
<![CDATA[
.loopexit:2  %co_cast7_cast = zext i7 %co to i10

]]></Node>
<StgValue><ssdm name="co_cast7_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.loopexit:3  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:4  %p_shl2_cast = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:5  %tmp_23 = sub i10 %p_shl2_cast, %co_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="10">
<![CDATA[
.loopexit:6  %tmp_28_cast = sext i10 %tmp_23 to i11

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.loopexit:7  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="10">
<![CDATA[
.loopexit:8  %p_shl_cast = zext i10 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.loopexit:9  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="8">
<![CDATA[
.loopexit:10  %p_shl1_cast = zext i8 %tmp_25 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:11  %tmp_26 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:12  %tmp_31_cast = sext i11 %tmp_26 to i12

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:13  %exitcond1 = icmp eq i7 %co, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:15  %co_1 = add i7 %co, 1

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:16  br i1 %exitcond1, label %4, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.preheader:0  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast7

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader70:0  %h = phi i3 [ %h_1, %3 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="3">
<![CDATA[
.preheader70:1  %h_cast6_cast = zext i3 %h to i12

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader70:2  %tmp_27 = add i12 %h_cast6_cast, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="12">
<![CDATA[
.preheader70:3  %tmp_20 = trunc i12 %tmp_27 to i10

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader70:4  %p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader70:5  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_27, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader70:6  %tmp_28 = sub i13 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader70:7  %exitcond2 = icmp eq i3 %h, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:8  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:9  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader69.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:1  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader69:0  %w = phi i3 [ %w_1, %2 ], [ 1, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="3">
<![CDATA[
.preheader69:1  %w_cast5_cast = zext i3 %w to i13

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader69:2  %tmp_29 = add i13 %tmp_28, %w_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
.preheader69:3  %tmp_36_cast = zext i13 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader69:5  %exitcond3 = icmp eq i3 %w, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:7  br i1 %exitcond3, label %3, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader68.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:1  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_1 = add i3 %h, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_1, %.preheader68.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="2">
<![CDATA[
.preheader68:2  %m_cast4_cast = zext i2 %m to i11

]]></Node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader68:3  %tmp_30 = add i11 %m_cast4_cast, %tmp_28_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader68:4  %tmp_21 = shl i11 %tmp_30, 2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader68:5  %tmp_31 = sub i11 %tmp_21, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:6  %exitcond4 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:7  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:8  %m_1 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:9  br i1 %exitcond4, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_5 = add i4 %tmp, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %tmp_32 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:4  %p_shl6_cast = zext i7 %tmp_32 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:6  %p_shl7_cast = zext i5 %tmp_33 to i8

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  %tmp_34 = add i8 %p_shl7_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="7">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %w_1 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_09_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast3_cast = zext i2 %n to i11

]]></Node>
<StgValue><ssdm name="n_cast3_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3  %tmp_35 = add i11 %tmp_31, %n_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="11">
<![CDATA[
.preheader:4  %tmp_43_cast = zext i11 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_1 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp2 = xor i2 %n, -2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="2">
<![CDATA[
:1  %tmp2_cast = sext i2 %tmp2 to i4

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_8 = add i4 %tmp_2, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="4">
<![CDATA[
:3  %tmp_8_cast_cast = zext i4 %tmp_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_8_cast_cast"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_36 = add i8 %tmp_34, %tmp_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
:5  %tmp_44_cast = zext i8 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %ShuffleConvs_2_Downs = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_46, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %ShuffleConvs_2_Downs_97 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_97"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %ShuffleConvs_2_Downs_98 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_24, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_98"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %ShuffleConvs_2_Downs_99 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_28, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_99"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %ShuffleConvs_2_Downs_100 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_38, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_100"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %ShuffleConvs_2_Downs_101 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_54, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_101"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %ShuffleConvs_2_Downs_102 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_42, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_102"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %ShuffleConvs_2_Downs_103 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_36, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_103"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %ShuffleConvs_2_Downs_104 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_94, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_104"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %ShuffleConvs_2_Downs_105 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_60, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_105"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %ShuffleConvs_2_Downs_106 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_37, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_106"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %ShuffleConvs_2_Downs_107 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_107"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %ShuffleConvs_2_Downs_108 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_35, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_108"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %ShuffleConvs_2_Downs_109 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_34, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_109"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %ShuffleConvs_2_Downs_110 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_93, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_110"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %ShuffleConvs_2_Downs_111 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_39, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_111"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %ShuffleConvs_2_Downs_112 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_81, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_112"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %ShuffleConvs_2_Downs_113 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_33, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_113"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %ShuffleConvs_2_Downs_114 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_31, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_114"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %ShuffleConvs_2_Downs_115 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_32, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_115"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %ShuffleConvs_2_Downs_116 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_116"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %ShuffleConvs_2_Downs_117 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_26, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_117"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %ShuffleConvs_2_Downs_118 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_30, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_118"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %ShuffleConvs_2_Downs_119 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_119"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %ShuffleConvs_2_Downs_120 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_84, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_120"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %ShuffleConvs_2_Downs_121 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_121"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %ShuffleConvs_2_Downs_122 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_122"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %ShuffleConvs_2_Downs_123 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_123"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %ShuffleConvs_2_Downs_124 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_75, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_124"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %ShuffleConvs_2_Downs_125 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_76, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_125"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %ShuffleConvs_2_Downs_126 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_29, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_126"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %ShuffleConvs_2_Downs_127 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_45, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_127"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %ShuffleConvs_2_Downs_128 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_27, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_128"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %ShuffleConvs_2_Downs_129 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_43, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_129"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %ShuffleConvs_2_Downs_130 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_25, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_130"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %ShuffleConvs_2_Downs_131 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_131"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %ShuffleConvs_2_Downs_132 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_44, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_132"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %ShuffleConvs_2_Downs_133 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_133"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %ShuffleConvs_2_Downs_134 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_61, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_134"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %ShuffleConvs_2_Downs_135 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_70, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_135"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %ShuffleConvs_2_Downs_136 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_77, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_136"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %ShuffleConvs_2_Downs_137 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_74, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_137"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %ShuffleConvs_2_Downs_138 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_138"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %ShuffleConvs_2_Downs_139 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_139"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %ShuffleConvs_2_Downs_140 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_140"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %ShuffleConvs_2_Downs_141 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_141"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %ShuffleConvs_2_Downs_142 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_50, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_142"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %ShuffleConvs_2_Downs_143 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_65, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_143"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %ShuffleConvs_2_Downs_144 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_92, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_144"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %ShuffleConvs_2_Downs_145 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_64, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_145"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %ShuffleConvs_2_Downs_146 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_146"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %ShuffleConvs_2_Downs_147 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_57, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_147"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %ShuffleConvs_2_Downs_148 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_148"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %ShuffleConvs_2_Downs_149 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_47, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_149"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %ShuffleConvs_2_Downs_150 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_67, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_150"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %ShuffleConvs_2_Downs_151 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_79, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_151"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %ShuffleConvs_2_Downs_152 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_52, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_152"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %ShuffleConvs_2_Downs_153 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_153"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %ShuffleConvs_2_Downs_154 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_80, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_154"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %ShuffleConvs_2_Downs_155 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_155"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %ShuffleConvs_2_Downs_156 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_78, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_156"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %ShuffleConvs_2_Downs_157 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_157"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %ShuffleConvs_2_Downs_158 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_83, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_158"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %ShuffleConvs_2_Downs_159 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_85, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_159"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %ShuffleConvs_2_Downs_160 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_86, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_160"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %ShuffleConvs_2_Downs_161 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_87, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_161"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %ShuffleConvs_2_Downs_162 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_88, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_162"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %ShuffleConvs_2_Downs_163 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_163"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %ShuffleConvs_2_Downs_164 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_73, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_164"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %ShuffleConvs_2_Downs_165 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_89, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_165"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %ShuffleConvs_2_Downs_166 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_72, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_166"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %ShuffleConvs_2_Downs_167 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_167"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %ShuffleConvs_2_Downs_168 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_71, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_168"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %ShuffleConvs_2_Downs_169 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_90, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_169"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %ShuffleConvs_2_Downs_170 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_69, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_170"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  %ShuffleConvs_2_Downs_171 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_171"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %ShuffleConvs_2_Downs_172 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_59, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_172"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %ShuffleConvs_2_Downs_173 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_95, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_173"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %ShuffleConvs_2_Downs_174 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_62, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_174"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %ShuffleConvs_2_Downs_175 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_49, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_175"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %ShuffleConvs_2_Downs_176 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_176"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:87  %ShuffleConvs_2_Downs_177 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_51, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_177"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %ShuffleConvs_2_Downs_178 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_178"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  %ShuffleConvs_2_Downs_179 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_91, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_179"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %ShuffleConvs_2_Downs_180 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_68, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_180"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  %ShuffleConvs_2_Downs_181 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_66, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_181"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %ShuffleConvs_2_Downs_182 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_182"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %ShuffleConvs_2_Downs_183 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_63, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_183"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %ShuffleConvs_2_Downs_184 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_58, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_184"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  %ShuffleConvs_2_Downs_185 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_56, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_185"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  %ShuffleConvs_2_Downs_186 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_53, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_186"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:97  %ShuffleConvs_2_Downs_187 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_48, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_187"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  %ShuffleConvs_2_Downs_188 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_40, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_188"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:99  %ShuffleConvs_2_Downs_189 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_82, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_189"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %ShuffleConvs_2_Downs_190 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_55, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_190"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:101  %ShuffleConvs_2_Downs_191 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_41, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_191"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="10">
<![CDATA[
:102  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="7">
<![CDATA[
:103  %ShuffleConvs_2_Downs_192 = load i8* %ShuffleConvs_2_Downs_173, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_192"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="7">
<![CDATA[
:104  %ShuffleConvs_2_Downs_193 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_193"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="7">
<![CDATA[
:105  %ShuffleConvs_2_Downs_194 = load i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_194"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="7">
<![CDATA[
:106  %ShuffleConvs_2_Downs_195 = load i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_195"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="7">
<![CDATA[
:107  %ShuffleConvs_2_Downs_196 = load i8* %ShuffleConvs_2_Downs_134, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_196"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="7">
<![CDATA[
:108  %ShuffleConvs_2_Downs_197 = load i8* %ShuffleConvs_2_Downs_142, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_197"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="7">
<![CDATA[
:109  %ShuffleConvs_2_Downs_198 = load i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_198"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="7">
<![CDATA[
:110  %ShuffleConvs_2_Downs_199 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_199"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="7">
<![CDATA[
:111  %ShuffleConvs_2_Downs_200 = load i8* %ShuffleConvs_2_Downs_121, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_200"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="7">
<![CDATA[
:112  %ShuffleConvs_2_Downs_201 = load i8* %ShuffleConvs_2_Downs_167, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_201"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="7">
<![CDATA[
:113  %ShuffleConvs_2_Downs_202 = load i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_202"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="7">
<![CDATA[
:114  %ShuffleConvs_2_Downs_203 = load i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_203"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="7">
<![CDATA[
:115  %ShuffleConvs_2_Downs_204 = load i8* %ShuffleConvs_2_Downs_179, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_204"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="7">
<![CDATA[
:116  %ShuffleConvs_2_Downs_205 = load i8* %ShuffleConvs_2_Downs_169, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_205"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="7">
<![CDATA[
:117  %ShuffleConvs_2_Downs_206 = load i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_206"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="7">
<![CDATA[
:118  %ShuffleConvs_2_Downs_207 = load i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_207"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="7">
<![CDATA[
:119  %ShuffleConvs_2_Downs_208 = load i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_208"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="7">
<![CDATA[
:120  %ShuffleConvs_2_Downs_209 = load i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_209"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="7">
<![CDATA[
:121  %ShuffleConvs_2_Downs_210 = load i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_210"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="7">
<![CDATA[
:122  %ShuffleConvs_2_Downs_211 = load i8* %ShuffleConvs_2_Downs_120, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_211"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="7">
<![CDATA[
:123  %ShuffleConvs_2_Downs_212 = load i8* %ShuffleConvs_2_Downs_189, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_212"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="7">
<![CDATA[
:124  %ShuffleConvs_2_Downs_213 = load i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_213"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
:125  %ShuffleConvs_2_Downs_214 = load i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_214"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="7">
<![CDATA[
:126  %ShuffleConvs_2_Downs_215 = load i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_215"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="7">
<![CDATA[
:127  %ShuffleConvs_2_Downs_216 = load i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_216"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="7">
<![CDATA[
:128  %ShuffleConvs_2_Downs_217 = load i8* %ShuffleConvs_2_Downs_136, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_217"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="7">
<![CDATA[
:129  %ShuffleConvs_2_Downs_218 = load i8* %ShuffleConvs_2_Downs_125, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_218"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
:130  %ShuffleConvs_2_Downs_219 = load i8* %ShuffleConvs_2_Downs_124, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_219"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="7">
<![CDATA[
:131  %ShuffleConvs_2_Downs_220 = load i8* %ShuffleConvs_2_Downs_137, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_220"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="7">
<![CDATA[
:132  %ShuffleConvs_2_Downs_221 = load i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_221"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="7">
<![CDATA[
:133  %ShuffleConvs_2_Downs_222 = load i8* %ShuffleConvs_2_Downs_168, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_222"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="7">
<![CDATA[
:134  %ShuffleConvs_2_Downs_223 = load i8* %ShuffleConvs_2_Downs_135, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_223"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="7">
<![CDATA[
:135  %ShuffleConvs_2_Downs_224 = load i8* %ShuffleConvs_2_Downs_170, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_224"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="7">
<![CDATA[
:136  %ShuffleConvs_2_Downs_225 = load i8* %ShuffleConvs_2_Downs_180, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_225"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="7">
<![CDATA[
:137  %ShuffleConvs_2_Downs_226 = load i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_226"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="7">
<![CDATA[
:138  %ShuffleConvs_2_Downs_227 = load i8* %ShuffleConvs_2_Downs_181, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_227"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="7">
<![CDATA[
:139  %ShuffleConvs_2_Downs_228 = load i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_228"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="7">
<![CDATA[
:140  %ShuffleConvs_2_Downs_229 = load i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_229"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="7">
<![CDATA[
:141  %ShuffleConvs_2_Downs_230 = load i8* %ShuffleConvs_2_Downs_183, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_230"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="7">
<![CDATA[
:142  %ShuffleConvs_2_Downs_231 = load i8* %ShuffleConvs_2_Downs_174, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_231"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="7">
<![CDATA[
:143  %ShuffleConvs_2_Downs_232 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_232"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="7">
<![CDATA[
:144  %ShuffleConvs_2_Downs_233 = load i8* %ShuffleConvs_2_Downs_172, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_233"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
:145  %ShuffleConvs_2_Downs_234 = load i8* %ShuffleConvs_2_Downs_184, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_234"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="7">
<![CDATA[
:146  %ShuffleConvs_2_Downs_235 = load i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_235"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="7">
<![CDATA[
:147  %ShuffleConvs_2_Downs_236 = load i8* %ShuffleConvs_2_Downs_185, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_236"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
:148  %ShuffleConvs_2_Downs_237 = load i8* %ShuffleConvs_2_Downs_190, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_237"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="7">
<![CDATA[
:149  %ShuffleConvs_2_Downs_238 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_238"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="7">
<![CDATA[
:150  %ShuffleConvs_2_Downs_239 = load i8* %ShuffleConvs_2_Downs_186, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_239"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="7">
<![CDATA[
:151  %ShuffleConvs_2_Downs_240 = load i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_240"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
:152  %ShuffleConvs_2_Downs_241 = load i8* %ShuffleConvs_2_Downs_177, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_241"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="7">
<![CDATA[
:153  %ShuffleConvs_2_Downs_242 = load i8* %ShuffleConvs_2_Downs_175, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_242"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="7">
<![CDATA[
:154  %ShuffleConvs_2_Downs_243 = load i8* %ShuffleConvs_2_Downs_187, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_243"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="7">
<![CDATA[
:155  %ShuffleConvs_2_Downs_244 = load i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_244"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="7">
<![CDATA[
:156  %ShuffleConvs_2_Downs_245 = load i8* %ShuffleConvs_2_Downs, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_245"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="7">
<![CDATA[
:157  %ShuffleConvs_2_Downs_246 = load i8* %ShuffleConvs_2_Downs_127, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_246"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="7">
<![CDATA[
:158  %ShuffleConvs_2_Downs_247 = load i8* %ShuffleConvs_2_Downs_132, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_247"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
:159  %ShuffleConvs_2_Downs_248 = load i8* %ShuffleConvs_2_Downs_129, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_248"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="7">
<![CDATA[
:160  %ShuffleConvs_2_Downs_249 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_249"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="7">
<![CDATA[
:161  %ShuffleConvs_2_Downs_250 = load i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_250"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="7">
<![CDATA[
:162  %ShuffleConvs_2_Downs_251 = load i8* %ShuffleConvs_2_Downs_188, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_251"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="7">
<![CDATA[
:163  %ShuffleConvs_2_Downs_252 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_252"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="7">
<![CDATA[
:164  %ShuffleConvs_2_Downs_253 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_253"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
:165  %ShuffleConvs_2_Downs_254 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_254"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="7">
<![CDATA[
:166  %ShuffleConvs_2_Downs_255 = load i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_255"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="7">
<![CDATA[
:167  %ShuffleConvs_2_Downs_256 = load i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_256"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="7">
<![CDATA[
:168  %ShuffleConvs_2_Downs_257 = load i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_257"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="7">
<![CDATA[
:169  %ShuffleConvs_2_Downs_258 = load i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_258"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="7">
<![CDATA[
:170  %ShuffleConvs_2_Downs_259 = load i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_259"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="7">
<![CDATA[
:171  %ShuffleConvs_2_Downs_260 = load i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_260"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="7">
<![CDATA[
:172  %ShuffleConvs_2_Downs_261 = load i8* %ShuffleConvs_2_Downs_126, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_261"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="7">
<![CDATA[
:173  %ShuffleConvs_2_Downs_262 = load i8* %ShuffleConvs_2_Downs_128, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_262"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="7">
<![CDATA[
:174  %ShuffleConvs_2_Downs_263 = load i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_263"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
:175  %ShuffleConvs_2_Downs_264 = load i8* %ShuffleConvs_2_Downs_130, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_264"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="7">
<![CDATA[
:176  %ShuffleConvs_2_Downs_265 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_265"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="7">
<![CDATA[
:177  %ShuffleConvs_2_Downs_266 = load i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_266"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="7">
<![CDATA[
:178  %ShuffleConvs_2_Downs_267 = load i8* %ShuffleConvs_2_Downs_133, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_267"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="7">
<![CDATA[
:179  %ShuffleConvs_2_Downs_268 = load i8* %ShuffleConvs_2_Downs_138, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_268"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="7">
<![CDATA[
:180  %ShuffleConvs_2_Downs_269 = load i8* %ShuffleConvs_2_Downs_119, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_269"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="7">
<![CDATA[
:181  %ShuffleConvs_2_Downs_270 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_270"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="7">
<![CDATA[
:182  %ShuffleConvs_2_Downs_271 = load i8* %ShuffleConvs_2_Downs_139, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_271"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="7">
<![CDATA[
:183  %ShuffleConvs_2_Downs_272 = load i8* %ShuffleConvs_2_Downs_141, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_272"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="7">
<![CDATA[
:184  %ShuffleConvs_2_Downs_273 = load i8* %ShuffleConvs_2_Downs_123, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_273"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="7">
<![CDATA[
:185  %ShuffleConvs_2_Downs_274 = load i8* %ShuffleConvs_2_Downs_171, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_274"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="7">
<![CDATA[
:186  %ShuffleConvs_2_Downs_275 = load i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_275"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="7">
<![CDATA[
:187  %ShuffleConvs_2_Downs_276 = load i8* %ShuffleConvs_2_Downs_122, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_276"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="7">
<![CDATA[
:188  %ShuffleConvs_2_Downs_277 = load i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_277"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="7">
<![CDATA[
:189  %ShuffleConvs_2_Downs_278 = load i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_278"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="7">
<![CDATA[
:190  %ShuffleConvs_2_Downs_279 = load i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_279"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="7">
<![CDATA[
:191  %ShuffleConvs_2_Downs_280 = load i8* %ShuffleConvs_2_Downs_178, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_280"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="7">
<![CDATA[
:192  %ShuffleConvs_2_Downs_281 = load i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_281"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="7">
<![CDATA[
:193  %ShuffleConvs_2_Downs_282 = load i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_282"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="7">
<![CDATA[
:194  %ShuffleConvs_2_Downs_283 = load i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_283"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
:195  %ShuffleConvs_2_Downs_284 = load i8* %ShuffleConvs_2_Downs_182, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_284"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="7">
<![CDATA[
:196  %ShuffleConvs_2_Downs_285 = load i8* %ShuffleConvs_2_Downs_131, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_285"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="7">
<![CDATA[
:197  %ShuffleConvs_2_Downs_286 = load i8* %ShuffleConvs_2_Downs_176, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_286"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="7">
<![CDATA[
:198  %ShuffleConvs_2_Downs_287 = load i8* %ShuffleConvs_2_Downs_140, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_287"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="287" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="10">
<![CDATA[
:102  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="7">
<![CDATA[
:103  %ShuffleConvs_2_Downs_192 = load i8* %ShuffleConvs_2_Downs_173, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_192"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="7">
<![CDATA[
:104  %ShuffleConvs_2_Downs_193 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_193"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="7">
<![CDATA[
:105  %ShuffleConvs_2_Downs_194 = load i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_194"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="7">
<![CDATA[
:106  %ShuffleConvs_2_Downs_195 = load i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_195"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="7">
<![CDATA[
:107  %ShuffleConvs_2_Downs_196 = load i8* %ShuffleConvs_2_Downs_134, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_196"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="7">
<![CDATA[
:108  %ShuffleConvs_2_Downs_197 = load i8* %ShuffleConvs_2_Downs_142, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_197"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="7">
<![CDATA[
:109  %ShuffleConvs_2_Downs_198 = load i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_198"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="7">
<![CDATA[
:110  %ShuffleConvs_2_Downs_199 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_199"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="7">
<![CDATA[
:111  %ShuffleConvs_2_Downs_200 = load i8* %ShuffleConvs_2_Downs_121, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_200"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="7">
<![CDATA[
:112  %ShuffleConvs_2_Downs_201 = load i8* %ShuffleConvs_2_Downs_167, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_201"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="7">
<![CDATA[
:113  %ShuffleConvs_2_Downs_202 = load i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_202"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="7">
<![CDATA[
:114  %ShuffleConvs_2_Downs_203 = load i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_203"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="7">
<![CDATA[
:115  %ShuffleConvs_2_Downs_204 = load i8* %ShuffleConvs_2_Downs_179, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_204"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="7">
<![CDATA[
:116  %ShuffleConvs_2_Downs_205 = load i8* %ShuffleConvs_2_Downs_169, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_205"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="7">
<![CDATA[
:117  %ShuffleConvs_2_Downs_206 = load i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_206"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="7">
<![CDATA[
:118  %ShuffleConvs_2_Downs_207 = load i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_207"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="7">
<![CDATA[
:119  %ShuffleConvs_2_Downs_208 = load i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_208"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="7">
<![CDATA[
:120  %ShuffleConvs_2_Downs_209 = load i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_209"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="7">
<![CDATA[
:121  %ShuffleConvs_2_Downs_210 = load i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_210"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="7">
<![CDATA[
:122  %ShuffleConvs_2_Downs_211 = load i8* %ShuffleConvs_2_Downs_120, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_211"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="7">
<![CDATA[
:123  %ShuffleConvs_2_Downs_212 = load i8* %ShuffleConvs_2_Downs_189, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_212"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="7">
<![CDATA[
:124  %ShuffleConvs_2_Downs_213 = load i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_213"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
:125  %ShuffleConvs_2_Downs_214 = load i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_214"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="7">
<![CDATA[
:126  %ShuffleConvs_2_Downs_215 = load i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_215"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="7">
<![CDATA[
:127  %ShuffleConvs_2_Downs_216 = load i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_216"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="7">
<![CDATA[
:128  %ShuffleConvs_2_Downs_217 = load i8* %ShuffleConvs_2_Downs_136, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_217"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="7">
<![CDATA[
:129  %ShuffleConvs_2_Downs_218 = load i8* %ShuffleConvs_2_Downs_125, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_218"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
:130  %ShuffleConvs_2_Downs_219 = load i8* %ShuffleConvs_2_Downs_124, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_219"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="7">
<![CDATA[
:131  %ShuffleConvs_2_Downs_220 = load i8* %ShuffleConvs_2_Downs_137, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_220"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="7">
<![CDATA[
:132  %ShuffleConvs_2_Downs_221 = load i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_221"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="7">
<![CDATA[
:133  %ShuffleConvs_2_Downs_222 = load i8* %ShuffleConvs_2_Downs_168, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_222"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="7">
<![CDATA[
:134  %ShuffleConvs_2_Downs_223 = load i8* %ShuffleConvs_2_Downs_135, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_223"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="7">
<![CDATA[
:135  %ShuffleConvs_2_Downs_224 = load i8* %ShuffleConvs_2_Downs_170, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_224"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="7">
<![CDATA[
:136  %ShuffleConvs_2_Downs_225 = load i8* %ShuffleConvs_2_Downs_180, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_225"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="7">
<![CDATA[
:137  %ShuffleConvs_2_Downs_226 = load i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_226"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="7">
<![CDATA[
:138  %ShuffleConvs_2_Downs_227 = load i8* %ShuffleConvs_2_Downs_181, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_227"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="7">
<![CDATA[
:139  %ShuffleConvs_2_Downs_228 = load i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_228"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="7">
<![CDATA[
:140  %ShuffleConvs_2_Downs_229 = load i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_229"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="7">
<![CDATA[
:141  %ShuffleConvs_2_Downs_230 = load i8* %ShuffleConvs_2_Downs_183, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_230"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="7">
<![CDATA[
:142  %ShuffleConvs_2_Downs_231 = load i8* %ShuffleConvs_2_Downs_174, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_231"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="7">
<![CDATA[
:143  %ShuffleConvs_2_Downs_232 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_232"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="7">
<![CDATA[
:144  %ShuffleConvs_2_Downs_233 = load i8* %ShuffleConvs_2_Downs_172, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_233"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
:145  %ShuffleConvs_2_Downs_234 = load i8* %ShuffleConvs_2_Downs_184, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_234"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="7">
<![CDATA[
:146  %ShuffleConvs_2_Downs_235 = load i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_235"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="7">
<![CDATA[
:147  %ShuffleConvs_2_Downs_236 = load i8* %ShuffleConvs_2_Downs_185, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_236"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
:148  %ShuffleConvs_2_Downs_237 = load i8* %ShuffleConvs_2_Downs_190, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_237"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="7">
<![CDATA[
:149  %ShuffleConvs_2_Downs_238 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_238"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="7">
<![CDATA[
:150  %ShuffleConvs_2_Downs_239 = load i8* %ShuffleConvs_2_Downs_186, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_239"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="7">
<![CDATA[
:151  %ShuffleConvs_2_Downs_240 = load i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_240"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
:152  %ShuffleConvs_2_Downs_241 = load i8* %ShuffleConvs_2_Downs_177, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_241"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="7">
<![CDATA[
:153  %ShuffleConvs_2_Downs_242 = load i8* %ShuffleConvs_2_Downs_175, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_242"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="7">
<![CDATA[
:154  %ShuffleConvs_2_Downs_243 = load i8* %ShuffleConvs_2_Downs_187, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_243"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="7">
<![CDATA[
:155  %ShuffleConvs_2_Downs_244 = load i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_244"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="7">
<![CDATA[
:156  %ShuffleConvs_2_Downs_245 = load i8* %ShuffleConvs_2_Downs, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_245"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="7">
<![CDATA[
:157  %ShuffleConvs_2_Downs_246 = load i8* %ShuffleConvs_2_Downs_127, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_246"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="7">
<![CDATA[
:158  %ShuffleConvs_2_Downs_247 = load i8* %ShuffleConvs_2_Downs_132, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_247"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
:159  %ShuffleConvs_2_Downs_248 = load i8* %ShuffleConvs_2_Downs_129, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_248"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="7">
<![CDATA[
:160  %ShuffleConvs_2_Downs_249 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_249"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="7">
<![CDATA[
:161  %ShuffleConvs_2_Downs_250 = load i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_250"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="7">
<![CDATA[
:162  %ShuffleConvs_2_Downs_251 = load i8* %ShuffleConvs_2_Downs_188, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_251"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="7">
<![CDATA[
:163  %ShuffleConvs_2_Downs_252 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_252"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="7">
<![CDATA[
:164  %ShuffleConvs_2_Downs_253 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_253"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
:165  %ShuffleConvs_2_Downs_254 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_254"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="7">
<![CDATA[
:166  %ShuffleConvs_2_Downs_255 = load i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_255"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="7">
<![CDATA[
:167  %ShuffleConvs_2_Downs_256 = load i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_256"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="7">
<![CDATA[
:168  %ShuffleConvs_2_Downs_257 = load i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_257"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="7">
<![CDATA[
:169  %ShuffleConvs_2_Downs_258 = load i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_258"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="7">
<![CDATA[
:170  %ShuffleConvs_2_Downs_259 = load i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_259"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="7">
<![CDATA[
:171  %ShuffleConvs_2_Downs_260 = load i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_260"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="7">
<![CDATA[
:172  %ShuffleConvs_2_Downs_261 = load i8* %ShuffleConvs_2_Downs_126, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_261"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="7">
<![CDATA[
:173  %ShuffleConvs_2_Downs_262 = load i8* %ShuffleConvs_2_Downs_128, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_262"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="7">
<![CDATA[
:174  %ShuffleConvs_2_Downs_263 = load i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_263"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
:175  %ShuffleConvs_2_Downs_264 = load i8* %ShuffleConvs_2_Downs_130, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_264"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="7">
<![CDATA[
:176  %ShuffleConvs_2_Downs_265 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_265"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="7">
<![CDATA[
:177  %ShuffleConvs_2_Downs_266 = load i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_266"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="7">
<![CDATA[
:178  %ShuffleConvs_2_Downs_267 = load i8* %ShuffleConvs_2_Downs_133, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_267"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="7">
<![CDATA[
:179  %ShuffleConvs_2_Downs_268 = load i8* %ShuffleConvs_2_Downs_138, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_268"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="7">
<![CDATA[
:180  %ShuffleConvs_2_Downs_269 = load i8* %ShuffleConvs_2_Downs_119, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_269"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="7">
<![CDATA[
:181  %ShuffleConvs_2_Downs_270 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_270"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="7">
<![CDATA[
:182  %ShuffleConvs_2_Downs_271 = load i8* %ShuffleConvs_2_Downs_139, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_271"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="7">
<![CDATA[
:183  %ShuffleConvs_2_Downs_272 = load i8* %ShuffleConvs_2_Downs_141, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_272"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="7">
<![CDATA[
:184  %ShuffleConvs_2_Downs_273 = load i8* %ShuffleConvs_2_Downs_123, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_273"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="7">
<![CDATA[
:185  %ShuffleConvs_2_Downs_274 = load i8* %ShuffleConvs_2_Downs_171, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_274"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="7">
<![CDATA[
:186  %ShuffleConvs_2_Downs_275 = load i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_275"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="7">
<![CDATA[
:187  %ShuffleConvs_2_Downs_276 = load i8* %ShuffleConvs_2_Downs_122, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_276"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="7">
<![CDATA[
:188  %ShuffleConvs_2_Downs_277 = load i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_277"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="7">
<![CDATA[
:189  %ShuffleConvs_2_Downs_278 = load i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_278"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="7">
<![CDATA[
:190  %ShuffleConvs_2_Downs_279 = load i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_279"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="7">
<![CDATA[
:191  %ShuffleConvs_2_Downs_280 = load i8* %ShuffleConvs_2_Downs_178, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_280"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="7">
<![CDATA[
:192  %ShuffleConvs_2_Downs_281 = load i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_281"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="7">
<![CDATA[
:193  %ShuffleConvs_2_Downs_282 = load i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_282"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="7">
<![CDATA[
:194  %ShuffleConvs_2_Downs_283 = load i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_283"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
:195  %ShuffleConvs_2_Downs_284 = load i8* %ShuffleConvs_2_Downs_182, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_284"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="7">
<![CDATA[
:196  %ShuffleConvs_2_Downs_285 = load i8* %ShuffleConvs_2_Downs_131, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_285"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="7">
<![CDATA[
:197  %ShuffleConvs_2_Downs_286 = load i8* %ShuffleConvs_2_Downs_176, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_286"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="7">
<![CDATA[
:198  %ShuffleConvs_2_Downs_287 = load i8* %ShuffleConvs_2_Downs_140, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_287"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="7">
<![CDATA[
:199  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.96i8.i7(i8 %ShuffleConvs_2_Downs_192, i8 %ShuffleConvs_2_Downs_193, i8 %ShuffleConvs_2_Downs_194, i8 %ShuffleConvs_2_Downs_195, i8 %ShuffleConvs_2_Downs_196, i8 %ShuffleConvs_2_Downs_197, i8 %ShuffleConvs_2_Downs_198, i8 %ShuffleConvs_2_Downs_199, i8 %ShuffleConvs_2_Downs_200, i8 %ShuffleConvs_2_Downs_201, i8 %ShuffleConvs_2_Downs_202, i8 %ShuffleConvs_2_Downs_203, i8 %ShuffleConvs_2_Downs_204, i8 %ShuffleConvs_2_Downs_205, i8 %ShuffleConvs_2_Downs_206, i8 %ShuffleConvs_2_Downs_207, i8 %ShuffleConvs_2_Downs_208, i8 %ShuffleConvs_2_Downs_209, i8 %ShuffleConvs_2_Downs_210, i8 %ShuffleConvs_2_Downs_211, i8 %ShuffleConvs_2_Downs_212, i8 %ShuffleConvs_2_Downs_213, i8 %ShuffleConvs_2_Downs_214, i8 %ShuffleConvs_2_Downs_215, i8 %ShuffleConvs_2_Downs_216, i8 %ShuffleConvs_2_Downs_217, i8 %ShuffleConvs_2_Downs_218, i8 %ShuffleConvs_2_Downs_219, i8 %ShuffleConvs_2_Downs_220, i8 %ShuffleConvs_2_Downs_221, i8 %ShuffleConvs_2_Downs_222, i8 %ShuffleConvs_2_Downs_223, i8 %ShuffleConvs_2_Downs_224, i8 %ShuffleConvs_2_Downs_225, i8 %ShuffleConvs_2_Downs_226, i8 %ShuffleConvs_2_Downs_227, i8 %ShuffleConvs_2_Downs_228, i8 %ShuffleConvs_2_Downs_229, i8 %ShuffleConvs_2_Downs_230, i8 %ShuffleConvs_2_Downs_231, i8 %ShuffleConvs_2_Downs_232, i8 %ShuffleConvs_2_Downs_233, i8 %ShuffleConvs_2_Downs_234, i8 %ShuffleConvs_2_Downs_235, i8 %ShuffleConvs_2_Downs_236, i8 %ShuffleConvs_2_Downs_237, i8 %ShuffleConvs_2_Downs_238, i8 %ShuffleConvs_2_Downs_239, i8 %ShuffleConvs_2_Downs_240, i8 %ShuffleConvs_2_Downs_241, i8 %ShuffleConvs_2_Downs_242, i8 %ShuffleConvs_2_Downs_243, i8 %ShuffleConvs_2_Downs_244, i8 %ShuffleConvs_2_Downs_245, i8 %ShuffleConvs_2_Downs_246, i8 %ShuffleConvs_2_Downs_247, i8 %ShuffleConvs_2_Downs_248, i8 %ShuffleConvs_2_Downs_249, i8 %ShuffleConvs_2_Downs_250, i8 %ShuffleConvs_2_Downs_251, i8 %ShuffleConvs_2_Downs_252, i8 %ShuffleConvs_2_Downs_253, i8 %ShuffleConvs_2_Downs_254, i8 %ShuffleConvs_2_Downs_255, i8 %ShuffleConvs_2_Downs_256, i8 %ShuffleConvs_2_Downs_257, i8 %ShuffleConvs_2_Downs_258, i8 %ShuffleConvs_2_Downs_259, i8 %ShuffleConvs_2_Downs_260, i8 %ShuffleConvs_2_Downs_261, i8 %ShuffleConvs_2_Downs_262, i8 %ShuffleConvs_2_Downs_263, i8 %ShuffleConvs_2_Downs_264, i8 %ShuffleConvs_2_Downs_265, i8 %ShuffleConvs_2_Downs_266, i8 %ShuffleConvs_2_Downs_267, i8 %ShuffleConvs_2_Downs_268, i8 %ShuffleConvs_2_Downs_269, i8 %ShuffleConvs_2_Downs_270, i8 %ShuffleConvs_2_Downs_271, i8 %ShuffleConvs_2_Downs_272, i8 %ShuffleConvs_2_Downs_273, i8 %ShuffleConvs_2_Downs_274, i8 %ShuffleConvs_2_Downs_275, i8 %ShuffleConvs_2_Downs_276, i8 %ShuffleConvs_2_Downs_277, i8 %ShuffleConvs_2_Downs_278, i8 %ShuffleConvs_2_Downs_279, i8 %ShuffleConvs_2_Downs_280, i8 %ShuffleConvs_2_Downs_281, i8 %ShuffleConvs_2_Downs_282, i8 %ShuffleConvs_2_Downs_283, i8 %ShuffleConvs_2_Downs_284, i8 %ShuffleConvs_2_Downs_285, i8 %ShuffleConvs_2_Downs_286, i8 %ShuffleConvs_2_Downs_287, i7 %co)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="385" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:200  %tmp_9 = mul i8 %tmp_1, %weight_V_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:201  %sum_V = add i8 %p_09_1, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:202  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="388" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="7">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:2  store i8 %result_V, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
