
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/GAMEtimer/ov_base_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/GAMEtimer/Deng_MingWei_Dual_Laser'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/GAMEtimer/glue_timer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 320.824 ; gain = 84.266
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 410.176 ; gain = 202.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:150' bound to instance 'U0' of component 'axi_uartlite' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:170]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'baudrate' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (1#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (3#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (4#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (5#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (6#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (7#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (8#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (8#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (9#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (10#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (12#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (13#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (14#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (15#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (16#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_DUAL_LASER_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/synth/design_1_camera_DUAL_LASER_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (17#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'marker_detectionR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:22]
INFO: [Synth 8-256] done synthesizing module 'marker_detectionR' (18#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:22]
INFO: [Synth 8-638] synthesizing module 'markerCoordinates' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:22]
INFO: [Synth 8-256] done synthesizing module 'markerCoordinates' (19#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:22]
INFO: [Synth 8-638] synthesizing module 'vga444' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/vga444.v:25]
INFO: [Synth 8-256] done synthesizing module 'vga444' (20#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/vga444.v:25]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (31#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:22]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (32#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'avg_X' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:130]
WARNING: [Synth 8-689] width (32) of port connection 'avg_Y' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:131]
WARNING: [Synth 8-689] width (32) of port connection 'avg_Xg' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:132]
WARNING: [Synth 8-689] width (32) of port connection 'avg_Yg' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'target_x' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:135]
WARNING: [Synth 8-689] width (32) of port connection 'target_y' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:136]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v:103]
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (33#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (34#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (35#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v:16]
WARNING: [Synth 8-3848] Net LED in module/entity ov7670_top does not have driver. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:34]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (36#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_DUAL_LASER_0_0' (37#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/synth/design_1_camera_DUAL_LASER_0_0.v:56]
WARNING: [Synth 8-350] instance 'camera_DUAL_LASER_0' of module 'design_1_camera_DUAL_LASER_0_0' requires 24 connections, but only 23 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:310]
INFO: [Synth 8-638] synthesizing module 'design_1_compositor_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_0/synth/design_1_compositor_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'compositor' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/compositor.v:23]
INFO: [Synth 8-256] done synthesizing module 'compositor' (38#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/compositor.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_compositor_0_0' (39#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_0/synth/design_1_compositor_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (40#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (41#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (42#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (43#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (44#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'design_1_gg_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_gg_display_0_0/synth/design_1_gg_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'gg_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/gg_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'gg_display' (45#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/gg_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_gg_display_0_0' (46#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_gg_display_0_0/synth/design_1_gg_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_glue_dual_port_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_glue_dual_port_0_1/synth/design_1_glue_dual_port_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'glue_v1_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'glue_v1_0_S00_AXI' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:269]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:506]
INFO: [Synth 8-256] done synthesizing module 'glue_v1_0_S00_AXI' (47#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'glue_v1_0' (48#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_glue_dual_port_0_1' (49#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_glue_dual_port_0_1/synth/design_1_glue_dual_port_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/synth/design_1_mdm_1_1.vhd:73]
INFO: [Synth 8-3491] module 'MDM' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:104' bound to instance 'U0' of component 'MDM' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/synth/design_1_mdm_1_1.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'MDM' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2046]
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2113]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2237]
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:95' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:94' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:351]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:425]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:437]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:439]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:451]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:452]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:453]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:454]
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:612]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:681]
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:712]
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:726]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:789]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:931]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (50#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (51#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'MDM' (52#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_1' (53#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/synth/design_1_mdm_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_menu_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_menu_0_0/synth/design_1_menu_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'menu' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'menu' (54#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_menu_0_0' (55#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_menu_0_0/synth/design_1_menu_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:115]
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/microblaze_v9_6/hdl/microblaze_v9_6_vh_rfs.vhd:151684' bound to instance 'U0' of component 'MicroBlaze' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:769]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (107#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-3491] module 'axi_intc' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:217' bound to instance 'U0' of component 'axi_intc' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:263]
INFO: [Synth 8-638] synthesizing module 'intc_core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:226]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (108#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:165]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:1417]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (110#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (111#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:767]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1379]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (112#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1379]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1511]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (113#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1511]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1657]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (114#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1657]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:2023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (115#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:2023]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (116#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (117#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (117#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (117#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (118#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (119#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (120#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (121#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (121#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (123#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (123#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (124#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (125#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (126#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (9) of module 'design_1_xbar_0' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1340]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (9) of module 'design_1_xbar_0' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1344]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (127#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:767]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1789]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:93' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:433]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (128#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (129#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (130#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (131#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/synth/design_1_dlmb_v10_1.vhd:89]
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:92' bound to instance 'U0' of component 'lmb_v10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/synth/design_1_dlmb_v10_1.vhd:160]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088' bound to instance 'POR_FF_I' of component 'FDS' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-256] done synthesizing module 'FDS' (132#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (133#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/synth/design_1_dlmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1935]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/synth/design_1_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:93' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/synth/design_1_ilmb_bram_if_cntlr_1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:433]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (135#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/synth/design_1_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/synth/design_1_ilmb_v10_1.vhd:89]
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:92' bound to instance 'U0' of component 'lmb_v10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/synth/design_1_ilmb_v10_1.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_1' (136#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/synth/design_1_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1981]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (137#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (138#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1789]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (139#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (140#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_pause_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_pause_display_0_0/synth/design_1_pause_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'pause_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/pause_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'pause_display' (141#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/pause_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_pause_display_0_0' (142#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_pause_display_0_0/synth/design_1_pause_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_player_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_player_0_0/synth/design_1_player_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'player' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:263]
INFO: [Synth 8-256] done synthesizing module 'player' (143#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_player_0_0' (144#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_player_0_0/synth/design_1_player_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (145#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (145#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (145#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (146#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (147#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (148#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (149#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (150#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:620]
INFO: [Synth 8-638] synthesizing module 'design_1_div_gen_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_0/synth/design_1_div_gen_0_0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/div_gen_v5_1/hdl/div_gen_v5_1.vhd:57' bound to instance 'U0' of component 'div_gen_v5_1_10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_0/synth/design_1_div_gen_0_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_div_gen_0_0' (162#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_0/synth/design_1_div_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_score_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_1/synth/design_1_camera_score_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_score_1' (163#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_1/synth/design_1_camera_score_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_score1_divider_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score1_divider_0/synth/design_1_score1_divider_0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/div_gen_v5_1/hdl/div_gen_v5_1.vhd:57' bound to instance 'U0' of component 'div_gen_v5_1_10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score1_divider_0/synth/design_1_score1_divider_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_score1_divider_0' (164#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score1_divider_0/synth/design_1_score1_divider_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_score_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_0/synth/design_1_camera_score_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_score_0' (165#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_0/synth/design_1_camera_score_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_score_display2_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display2_0_0/synth/design_1_score_display2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'score_display2' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'score_display2' (166#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_display2_0_0' (167#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display2_0_0/synth/design_1_score_display2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_score_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display_0_0/synth/design_1_score_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'score_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'score_display' (168#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_display_0_0' (169#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display_0_0/synth/design_1_score_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_compositor_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_1/synth/design_1_compositor_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_compositor_0_1' (170#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_1/synth/design_1_compositor_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_screen_select_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_screen_select_0_0/synth/design_1_screen_select_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'screen_select' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/screen_select.v:23]
INFO: [Synth 8-226] default block is never used [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/screen_select.v:59]
INFO: [Synth 8-256] done synthesizing module 'screen_select' (171#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/screen_select.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_screen_select_0_0' (172#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_screen_select_0_0/synth/design_1_screen_select_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (173#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (174#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_timer_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_timer_display_0_0/synth/design_1_timer_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'timer_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/timer_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'timer_display' (175#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/timer_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_timer_display_0_0' (176#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_timer_display_0_0/synth/design_1_timer_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_div_gen_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_1/synth/design_1_div_gen_0_1.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/div_gen_v5_1/hdl/div_gen_v5_1.vhd:57' bound to instance 'U0' of component 'div_gen_v5_1_10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_1/synth/design_1_div_gen_0_1.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_div_gen_0_1' (177#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_1/synth/design_1_div_gen_0_1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (177#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (178#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (179#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (180#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port ce
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port aclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port aset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port ainit
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port sclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port sset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port sinit
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port ainit
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port c_out
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port ainit
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 818.094 ; gain = 610.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:13 . Memory (MB): peak = 818.094 ; gain = 610.078
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc:50]
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc] for cell 'design_1_i/camera_DUAL_LASER_0/inst'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: design_1_i/camera_DUAL_LASER_0/inst/OV7670_PCLK). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:27]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc] for cell 'design_1_i/camera_DUAL_LASER_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/imports/player.xdc]
Finished Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/imports/player.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/imports/player.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 433 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 144 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 138 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 940.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:18 ; elapsed = 00:02:39 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:18 ; elapsed = 00:02:39 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 141).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 157).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 165).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 172).
Applied set_property DONT_TOUCH = true for design_1_i/camera_DUAL_LASER_0/inst. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/camera_DUAL_LASER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/camera_DUAL_LASER_0/inst/u_frame_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/camera_score. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gg_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/glue_dual_port_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/menu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pause_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/player_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score1_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score1_score2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score2_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_camera_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_display2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_display_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_gg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/screen_select_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ten. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timer_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timer_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/valid. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:39 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_Y_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_X_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_Y_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_X_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:42]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:94]
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'blue_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/gg_display.v:56]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'blue_reg[3:0]' into 'red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:57]
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:58]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iar" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_idle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Irq_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'blue_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/pause_display.v:57]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_6MHz" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_4Hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-4471] merging register 'vga_blue_reg[3:0]' into 'vga_red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:59]
INFO: [Synth 8-4471] merging register 'vga_green_reg[3:0]' into 'vga_red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:60]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'vga_blue_reg[3:0]' into 'vga_red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:58]
INFO: [Synth 8-4471] merging register 'vga_green_reg[3:0]' into 'vga_red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:59]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:28 ; elapsed = 00:02:51 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     18456|
|2     |ov7670_top__GB1                   |           1|     19304|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     35366|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:29 ; elapsed = 00:02:52 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_vga/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_debounce/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/clk_4Hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/audio_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:57 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:34 ; elapsed = 00:02:57 . Memory (MB): peak = 940.863 ; gain = 732.848

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     43835|
|2     |ov7670_top__GB1                   |           1|     43790|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     34084|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/blue_reg[0]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/blue_reg[1]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/blue_reg[2]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/blue_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/gg_display_0/\inst/blue_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/red_reg[0]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/red_reg[1]' (FDSE) to 'design_1_i/i_0/gg_display_0/inst/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/gg_display_0/\inst/red_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/red_reg[3]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[1]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[0]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[3]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[2]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[1]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[0]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/glue_dual_port_0/\inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/glue_dual_port_0/\inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/mdm_1/U0/\MDM_Core_I1/Config_Reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Config_Reg_reg[31]) is unused and will be removed from module MDM.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/menu_0/inst/red_reg[0]' (FDE) to 'design_1_i/i_0/menu_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/menu_0/inst/red_reg[1]' (FDE) to 'design_1_i/i_0/menu_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/menu_0/inst/red_reg[2]' (FDE) to 'design_1_i/i_0/menu_0/inst/red_reg[3]'
INFO: [Synth 8-3332] Sequential element (inst/red_reg[2]) is unused and will be removed from module design_1_menu_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[1]) is unused and will be removed from module design_1_menu_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[0]) is unused and will be removed from module design_1_menu_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[21]' (FDCE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[640]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[639]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[638]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[637]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[636]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[635]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[634]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[633]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[632]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_EE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_EE_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Left_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_potential_exception_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_fpu_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_SPR_PVR_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_load_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_MEM_Res_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EA_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_write_icache_done_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_store_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_SW_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_word_access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Word_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_EX_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[4]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[5]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[6]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[7]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[8]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[9]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[10]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[11]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[12]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[13]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[14]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[15]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[16]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[17]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[18]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[19]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[20]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[21]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[22]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[23]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[24]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[25]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[26]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[27]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[28]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[29]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[30]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/blue_reg[0]' (FDE) to 'design_1_i/i_0/pause_display_0/inst/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/blue_reg[1]' (FDE) to 'design_1_i/i_0/pause_display_0/inst/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/red_reg[0]' (FDSE) to 'design_1_i/i_0/pause_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/red_reg[1]' (FDSE) to 'design_1_i/i_0/pause_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/red_reg[2]' (FDSE) to 'design_1_i/i_0/pause_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_red_reg[0]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_red_reg[1]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_red_reg[2]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_red_reg[0]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_red_reg[1]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_red_reg[2]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[722]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[717]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[713]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[712]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[539]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:43 . Memory (MB): peak = 940.863 ; gain = 732.848
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:18 ; elapsed = 00:03:43 . Memory (MB): peak = 940.863 ; gain = 732.848

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     18275|
|2     |ov7670_top__GB1                   |           1|     18603|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     18666|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_0_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:26 ; elapsed = 00:03:51 . Memory (MB): peak = 950.250 ; gain = 742.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:04:07 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     18275|
|2     |ov7670_top__GB1                   |           1|     18603|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     18680|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:52 ; elapsed = 00:04:18 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:52 ; elapsed = 00:04:18 . Memory (MB): peak = 1088.910 ; gain = 880.895

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:52 ; elapsed = 00:04:18 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:04:20 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:20 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 00:04:22 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 00:04:22 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:57 ; elapsed = 00:04:23 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:57 ; elapsed = 00:04:23 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     8|
|4     |CARRY4     |  2870|
|5     |LUT1       |  1204|
|6     |LUT2       |  2481|
|7     |LUT3       |  7669|
|8     |LUT4       |  2843|
|9     |LUT5       |   967|
|10    |LUT6       |  3197|
|11    |LUT6_2     |    80|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     1|
|14    |MUXCY      |   867|
|15    |MUXCY_L    |   136|
|16    |MUXF7      |   214|
|17    |MUXF8      |    36|
|18    |RAM16X1D   |    32|
|19    |RAM32M     |    16|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_1 |     2|
|22    |RAMB18E1_2 |     1|
|23    |RAMB36E1   |     7|
|24    |RAMB36E1_1 |     7|
|25    |RAMB36E1_2 |     1|
|26    |RAMB36E1_3 |    19|
|27    |RAMB36E1_4 |    16|
|28    |SRL16      |     1|
|29    |SRL16E     |   114|
|30    |SRLC16E    |     8|
|31    |SRLC32E    |     9|
|32    |XORCY      |   961|
|33    |FDCE       |   285|
|34    |FDC_1      |     1|
|35    |FDE        |    32|
|36    |FDPE       |    13|
|37    |FDR        |   101|
|38    |FDRE       |  6449|
|39    |FDRE_1     |     1|
|40    |FDS        |     3|
|41    |FDSE       |    74|
|42    |IBUF       |    15|
|43    |IOBUF      |     1|
|44    |OBUF       |    21|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 1088.910 ; gain = 880.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:03:53 . Memory (MB): peak = 1088.910 ; gain = 632.801
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 1088.910 ; gain = 880.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 563 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 293 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 101 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
834 Infos, 147 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:00 ; elapsed = 00:04:24 . Memory (MB): peak = 1088.910 ; gain = 768.086
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.910 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1088.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:48:47 2017...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/GAMEtimer/ov_base_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/GAMEtimer/Deng_MingWei_Dual_Laser'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/GAMEtimer/glue_timer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.332 ; gain = 84.293
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 410.301 ; gain = 202.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:150' bound to instance 'U0' of component 'axi_uartlite' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:170]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'baudrate' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (1#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (3#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (4#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (5#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (6#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (7#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (8#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (8#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (9#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (10#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (11#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (12#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (13#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (14#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (15#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (16#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_DUAL_LASER_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/synth/design_1_camera_DUAL_LASER_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (17#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'marker_detectionR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:22]
INFO: [Synth 8-256] done synthesizing module 'marker_detectionR' (18#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:22]
INFO: [Synth 8-638] synthesizing module 'markerCoordinates' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:22]
INFO: [Synth 8-256] done synthesizing module 'markerCoordinates' (19#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:22]
INFO: [Synth 8-638] synthesizing module 'vga444' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/vga444.v:25]
INFO: [Synth 8-256] done synthesizing module 'vga444' (20#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/vga444.v:25]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (31#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:22]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (32#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'avg_X' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:130]
WARNING: [Synth 8-689] width (32) of port connection 'avg_Y' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:131]
WARNING: [Synth 8-689] width (32) of port connection 'avg_Xg' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:132]
WARNING: [Synth 8-689] width (32) of port connection 'avg_Yg' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'target_x' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:135]
WARNING: [Synth 8-689] width (32) of port connection 'target_y' does not match port width (17) of module 'ov7670_capture' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:136]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v:103]
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (33#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (34#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (35#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/I2C_AV_Config.v:16]
WARNING: [Synth 8-3848] Net LED in module/entity ov7670_top does not have driver. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:34]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (36#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_DUAL_LASER_0_0' (37#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/synth/design_1_camera_DUAL_LASER_0_0.v:56]
WARNING: [Synth 8-350] instance 'camera_DUAL_LASER_0' of module 'design_1_camera_DUAL_LASER_0_0' requires 24 connections, but only 23 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:310]
INFO: [Synth 8-638] synthesizing module 'design_1_compositor_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_0/synth/design_1_compositor_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'compositor' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/compositor.v:23]
INFO: [Synth 8-256] done synthesizing module 'compositor' (38#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/compositor.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_compositor_0_0' (39#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_0/synth/design_1_compositor_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (40#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (41#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (42#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (43#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (44#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'design_1_gg_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_gg_display_0_0/synth/design_1_gg_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'gg_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/gg_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'gg_display' (45#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/gg_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_gg_display_0_0' (46#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_gg_display_0_0/synth/design_1_gg_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_glue_dual_port_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_glue_dual_port_0_1/synth/design_1_glue_dual_port_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'glue_v1_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'glue_v1_0_S00_AXI' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:269]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:506]
INFO: [Synth 8-256] done synthesizing module 'glue_v1_0_S00_AXI' (47#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'glue_v1_0' (48#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/glue_dual_port_v3_0/src/glue_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_glue_dual_port_0_1' (49#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_glue_dual_port_0_1/synth/design_1_glue_dual_port_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/synth/design_1_mdm_1_1.vhd:73]
INFO: [Synth 8-3491] module 'MDM' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:104' bound to instance 'U0' of component 'MDM' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/synth/design_1_mdm_1_1.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'MDM' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2046]
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2113]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2237]
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:95' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:94' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:351]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:425]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:437]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:439]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:451]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:452]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:453]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:454]
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:612]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:616]
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:681]
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:712]
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:726]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:789]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:931]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (50#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (51#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'MDM' (52#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_1' (53#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/synth/design_1_mdm_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_menu_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_menu_0_0/synth/design_1_menu_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'menu' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'menu' (54#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_menu_0_0' (55#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_menu_0_0/synth/design_1_menu_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:115]
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/microblaze_v9_6/hdl/microblaze_v9_6_vh_rfs.vhd:151684' bound to instance 'U0' of component 'MicroBlaze' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:769]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (107#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-3491] module 'axi_intc' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:217' bound to instance 'U0' of component 'axi_intc' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:263]
INFO: [Synth 8-638] synthesizing module 'intc_core' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:226]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (108#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:165]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:1417]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (109#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (110#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (111#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:767]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1379]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (112#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1379]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1511]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (113#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1511]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1657]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (114#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1657]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:2023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (115#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:2023]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (116#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (117#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (117#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (117#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (118#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (119#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (120#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (121#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (121#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (122#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (123#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (123#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (124#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (125#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (126#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (9) of module 'design_1_xbar_0' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1340]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (9) of module 'design_1_xbar_0' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1344]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (127#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:767]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1789]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:93' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:433]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (128#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (129#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (130#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (131#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/synth/design_1_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/synth/design_1_dlmb_v10_1.vhd:89]
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:92' bound to instance 'U0' of component 'lmb_v10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/synth/design_1_dlmb_v10_1.vhd:160]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088' bound to instance 'POR_FF_I' of component 'FDS' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-256] done synthesizing module 'FDS' (132#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (133#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/synth/design_1_dlmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1935]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/synth/design_1_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:93' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/synth/design_1_ilmb_bram_if_cntlr_1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:433]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (134#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (135#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/synth/design_1_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/synth/design_1_ilmb_v10_1.vhd:89]
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:92' bound to instance 'U0' of component 'lmb_v10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/synth/design_1_ilmb_v10_1.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_1' (136#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/synth/design_1_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1981]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (137#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (138#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:1789]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (139#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (140#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_pause_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_pause_display_0_0/synth/design_1_pause_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'pause_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/pause_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'pause_display' (141#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/pause_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_pause_display_0_0' (142#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_pause_display_0_0/synth/design_1_pause_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_player_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_player_0_0/synth/design_1_player_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'player' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:263]
INFO: [Synth 8-256] done synthesizing module 'player' (143#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/imports/player.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_player_0_0' (144#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_player_0_0/synth/design_1_player_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (145#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (145#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (145#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (146#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (147#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (148#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (149#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (150#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:620]
INFO: [Synth 8-638] synthesizing module 'design_1_div_gen_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_0/synth/design_1_div_gen_0_0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/div_gen_v5_1/hdl/div_gen_v5_1.vhd:57' bound to instance 'U0' of component 'div_gen_v5_1_10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_0/synth/design_1_div_gen_0_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_div_gen_0_0' (162#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_0/synth/design_1_div_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_score_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_1/synth/design_1_camera_score_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_score_1' (163#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_1/synth/design_1_camera_score_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_score1_divider_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score1_divider_0/synth/design_1_score1_divider_0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/div_gen_v5_1/hdl/div_gen_v5_1.vhd:57' bound to instance 'U0' of component 'div_gen_v5_1_10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score1_divider_0/synth/design_1_score1_divider_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_score1_divider_0' (164#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score1_divider_0/synth/design_1_score1_divider_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_score_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_0/synth/design_1_camera_score_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_score_0' (165#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_score_0/synth/design_1_camera_score_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_score_display2_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display2_0_0/synth/design_1_score_display2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'score_display2' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'score_display2' (166#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_display2_0_0' (167#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display2_0_0/synth/design_1_score_display2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_score_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display_0_0/synth/design_1_score_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'score_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'score_display' (168#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_display_0_0' (169#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_score_display_0_0/synth/design_1_score_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_compositor_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_1/synth/design_1_compositor_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_compositor_0_1' (170#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_compositor_0_1/synth/design_1_compositor_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_screen_select_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_screen_select_0_0/synth/design_1_screen_select_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'screen_select' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/screen_select.v:23]
INFO: [Synth 8-226] default block is never used [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/screen_select.v:59]
INFO: [Synth 8-256] done synthesizing module 'screen_select' (171#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/screen_select.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_screen_select_0_0' (172#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_screen_select_0_0/synth/design_1_screen_select_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (173#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (174#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_timer_display_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_timer_display_0_0/synth/design_1_timer_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'timer_display' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/timer_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'timer_display' (175#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/timer_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_timer_display_0_0' (176#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_timer_display_0_0/synth/design_1_timer_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_div_gen_0_1' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_1/synth/design_1_div_gen_0_1.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_10' declared at 'w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/div_gen_v5_1/hdl/div_gen_v5_1.vhd:57' bound to instance 'U0' of component 'div_gen_v5_1_10' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_1/synth/design_1_div_gen_0_1.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_div_gen_0_1' (177#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_div_gen_0_1/synth/design_1_div_gen_0_1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (177#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (178#1) [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (179#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (180#1) [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port ce
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port aclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port aset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port ainit
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port sclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port sset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized2 has unconnected port sinit
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port ainit
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port c_out
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_lut6 has unconnected port ainit
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 00:02:08 . Memory (MB): peak = 817.969 ; gain = 609.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 817.969 ; gain = 609.770
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc:50]
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc] for cell 'design_1_i/camera_DUAL_LASER_0/inst'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: design_1_i/camera_DUAL_LASER_0/inst/OV7670_PCLK). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:27]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc] for cell 'design_1_i/camera_DUAL_LASER_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_camera_DUAL_LASER_0_0/src/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/imports/player.xdc]
Finished Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/imports/player.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/constrs_1/imports/player.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 433 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 144 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 138 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 940.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:37 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:37 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 141).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 157).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 165).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0/U0. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 172).
Applied set_property DONT_TOUCH = true for design_1_i/camera_DUAL_LASER_0/inst. (constraint file  W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/camera_DUAL_LASER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/camera_DUAL_LASER_0/inst/u_frame_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/camera_score. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gg_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/glue_dual_port_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/menu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pause_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/player_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score1_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score1_score2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score2_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_camera_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_display2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_display_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/score_gg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/screen_select_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ten. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timer_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timer_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/valid. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:37 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_Y_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_X_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detectionR.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_Y_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'frame_avg_X_reg' and it is trimmed from '54' to '17' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/marker_detection.v:42]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/utoronto.ca/camera_dual_laser_v6_0/src/ov7670_capture.v:94]
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'blue_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/gg_display.v:56]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'blue_reg[3:0]' into 'red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:57]
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'red_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/menu_display.v:58]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iar" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_idle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Irq_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'blue_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/pause_display.v:57]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_6MHz" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_4Hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-4471] merging register 'vga_red_reg[3:0]' into 'vga_blue_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score2_display.v:58]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'vga_green_reg[3:0]' into 'vga_blue_reg[3:0]' [W:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/new/score_display.v:59]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:49 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     18456|
|2     |ov7670_top__GB1                   |           1|     19304|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     35358|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:27 ; elapsed = 00:02:50 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_vga/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_debounce/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [w:/GAMEtimer/ver1.6_multiscore/ver1.6_multiscore.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/clk_4Hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/audio_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:55 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:32 ; elapsed = 00:02:55 . Memory (MB): peak = 940.133 ; gain = 731.934

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     43835|
|2     |ov7670_top__GB1                   |           1|     43790|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     34078|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/blue_reg[0]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/blue_reg[1]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/blue_reg[2]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/blue_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/gg_display_0/\inst/blue_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/red_reg[0]' (FDRE) to 'design_1_i/i_0/gg_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/gg_display_0/inst/red_reg[1]' (FDSE) to 'design_1_i/i_0/gg_display_0/inst/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/gg_display_0/\inst/red_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/red_reg[3]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[1]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[0]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[3]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[2]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[1]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[0]) is unused and will be removed from module design_1_gg_display_0_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/glue_dual_port_0/\inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/i_0/glue_dual_port_0/inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/glue_dual_port_0/\inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3332] Sequential element (inst/glue_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module design_1_glue_dual_port_0_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/mdm_1/U0/\MDM_Core_I1/Config_Reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Config_Reg_reg[31]) is unused and will be removed from module MDM.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/menu_0/inst/red_reg[0]' (FDE) to 'design_1_i/i_0/menu_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/menu_0/inst/red_reg[1]' (FDE) to 'design_1_i/i_0/menu_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/menu_0/inst/red_reg[2]' (FDE) to 'design_1_i/i_0/menu_0/inst/red_reg[3]'
INFO: [Synth 8-3332] Sequential element (inst/red_reg[2]) is unused and will be removed from module design_1_menu_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[1]) is unused and will be removed from module design_1_menu_0_0.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[0]) is unused and will be removed from module design_1_menu_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[21]' (FDCE) to 'design_1_i/i_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[640]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[639]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[638]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[637]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[636]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[635]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[634]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[633]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[632]' (FDR) to 'design_1_i/i_0/microblaze_0/U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Op_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_EE_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_EE_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Left_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_div_instr_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Cond_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_potential_exception_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_fpu_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_SPR_PVR_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_load_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_MEM_Res_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_PVR_Select_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EA_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_write_icache_done_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_store_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_SW_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_word_access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Word_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_EX_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[4]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[5]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[6]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[7]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[8]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[9]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[10]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[11]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[12]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[13]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[14]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[15]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[16]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[17]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[18]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[19]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[20]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[21]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[22]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[23]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[24]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[25]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[26]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[27]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[28]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[29]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[30]' (FDR) to 'design_1_i/i_0/microblaze_0_axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/blue_reg[0]' (FDE) to 'design_1_i/i_0/pause_display_0/inst/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/blue_reg[1]' (FDE) to 'design_1_i/i_0/pause_display_0/inst/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/red_reg[0]' (FDSE) to 'design_1_i/i_0/pause_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/red_reg[1]' (FDSE) to 'design_1_i/i_0/pause_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/pause_display_0/inst/red_reg[2]' (FDSE) to 'design_1_i/i_0/pause_display_0/inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/i_0/rst_clk_wiz_0_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_green_reg[0]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_green_reg[1]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_green_reg[2]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_blue_reg[0]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_blue_reg[1]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display2_0/inst/vga_blue_reg[2]' (FDRE) to 'design_1_i/i_0/score_display2_0/inst/vga_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_blue_reg[0]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_blue_reg[1]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_blue_reg[2]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/score_display_1/inst/vga_red_reg[0]' (FDRE) to 'design_1_i/i_0/score_display_1/inst/vga_red_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:15 ; elapsed = 00:03:41 . Memory (MB): peak = 940.133 ; gain = 731.934
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:15 ; elapsed = 00:03:41 . Memory (MB): peak = 940.133 ; gain = 731.934

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     18275|
|2     |ov7670_top__GB1                   |           1|     18603|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     18673|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_0_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:49 . Memory (MB): peak = 949.492 ; gain = 741.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:04:05 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ov7670_top__GB0                   |           1|     18275|
|2     |ov7670_top__GB1                   |           1|     18603|
|3     |design_1_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |design_1__GC0                     |           1|     18687|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:50 ; elapsed = 00:04:16 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:50 ; elapsed = 00:04:16 . Memory (MB): peak = 1087.445 ; gain = 879.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:50 ; elapsed = 00:04:16 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:51 ; elapsed = 00:04:18 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:04:18 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:54 ; elapsed = 00:04:20 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:54 ; elapsed = 00:04:20 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:54 ; elapsed = 00:04:21 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:55 ; elapsed = 00:04:21 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     8|
|4     |CARRY4     |  2870|
|5     |LUT1       |  1204|
|6     |LUT2       |  2482|
|7     |LUT3       |  7666|
|8     |LUT4       |  2842|
|9     |LUT5       |   963|
|10    |LUT6       |  3195|
|11    |LUT6_2     |    80|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     1|
|14    |MUXCY      |   867|
|15    |MUXCY_L    |   136|
|16    |MUXF7      |   214|
|17    |MUXF8      |    36|
|18    |RAM16X1D   |    32|
|19    |RAM32M     |    16|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_1 |     2|
|22    |RAMB18E1_2 |     1|
|23    |RAMB36E1   |     7|
|24    |RAMB36E1_1 |     7|
|25    |RAMB36E1_2 |     1|
|26    |RAMB36E1_3 |    19|
|27    |RAMB36E1_4 |    16|
|28    |SRL16      |     1|
|29    |SRL16E     |   114|
|30    |SRLC16E    |     8|
|31    |SRLC32E    |     9|
|32    |XORCY      |   961|
|33    |FDCE       |   285|
|34    |FDC_1      |     1|
|35    |FDE        |    32|
|36    |FDPE       |    13|
|37    |FDR        |   101|
|38    |FDRE       |  6449|
|39    |FDRE_1     |     1|
|40    |FDS        |     3|
|41    |FDSE       |    74|
|42    |IBUF       |    15|
|43    |IOBUF      |     1|
|44    |OBUF       |    21|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:55 ; elapsed = 00:04:21 . Memory (MB): peak = 1087.445 ; gain = 879.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:03:51 . Memory (MB): peak = 1087.445 ; gain = 631.426
Synthesis Optimization Complete : Time (s): cpu = 00:03:55 ; elapsed = 00:04:21 . Memory (MB): peak = 1087.445 ; gain = 879.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 563 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 293 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 101 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
832 Infos, 147 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:58 ; elapsed = 00:04:22 . Memory (MB): peak = 1087.445 ; gain = 767.113
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1087.445 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1087.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 14:34:48 2017...
