0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/Memory/lut_ram_5_bit/lut_ram_8.v,1752292510,verilog,,F:/Sillycon/Code/RTL/Memory/lut_ram_8_bit/tb.v,,lut_ram_8,,,,,,,,
F:/Sillycon/Code/RTL/Memory/lut_ram_8_bit/lut_ram_8_bit.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Memory/lut_ram_8_bit/tb.v,1752295516,verilog,,,,lut_ram_tb,,,,,,,,
