CAS_OFFSET,VAR_0
CHAN_1_CONTROL,VAR_1
CHAN_2_CONTROL,VAR_2
DBELL_ADDR,VAR_3
DBELL_PCI_MASK,VAR_4
DBELL_RESET_ARM,VAR_5
DBELL_SA_MASK,VAR_6
DC21285_ARMCSR_BASE,VAR_7
DC21285_DRAM_A0MR,VAR_8
DC21285_DRAM_A1MR,VAR_9
DC21285_DRAM_A2MR,VAR_10
DC21285_DRAM_A3MR,VAR_11
DOORBELL,VAR_12
DRAM_ADDR_SIZE_0,VAR_13
DRAM_ADDR_SIZE_1,VAR_14
DRAM_ADDR_SIZE_2,VAR_15
DRAM_ADDR_SIZE_3,VAR_16
DRAM_AD_SZ_DEF0,VAR_17
DRAM_AD_SZ_NULL,VAR_18
DRAM_TIMING,VAR_19
DRAM_TIMING_DEF,VAR_20
HZ,VAR_21
INIT_XBUS_CYCLE,VAR_22
INIT_XBUS_STROBE,VAR_23
MAILBOX_0,VAR_24
PCI_OUT_INT_MASK,VAR_25
SA_CONTROL,VAR_26
SA_CTL_ALLRIGHT,VAR_27
XBUS_CYCLE,VAR_28
XBUS_STROBE,VAR_29
c4_peek,FUNC_0
c4_poke,FUNC_1
c4inmeml,FUNC_2
c4outmeml,FUNC_3
jiffies,VAR_30
mb,FUNC_4
mdelay,FUNC_5
time_before,FUNC_6
c4_detect,FUNC_7
card,VAR_31
stop,VAR_32
dummy,VAR_33
