
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.522567                       # Number of seconds simulated
sim_ticks                                522567495000                       # Number of ticks simulated
final_tick                               522567495000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 486286                       # Simulator instruction rate (inst/s)
host_op_rate                                   801390                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5711659572                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664256                       # Number of bytes of host memory used
host_seconds                                    91.49                       # Real time elapsed on the host
sim_insts                                    44490958                       # Number of instructions simulated
sim_ops                                      73320242                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          415104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             441728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80693504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80693504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1260836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1260836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              50948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             794355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                845303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         50948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       154417381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154417381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       154417381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             50948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            794355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155262684                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20878045                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816733                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           169                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59518508                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            42                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1045134990                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44490958                       # Number of instructions committed
system.cpu.committedOps                      73320242                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72798305                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1981                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944950                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232663                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72798305                       # number of integer instructions
system.cpu.num_fp_insts                          1981                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163696258                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63588314                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3803                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1504                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27637979                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933767                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694773                       # number of memory refs
system.cpu.num_load_insts                    20878041                       # Number of load instructions
system.cpu.num_store_insts                    5816732                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1045134990                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5575014                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175849      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45445643     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1003001      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       76      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      110      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     216      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877971     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816305      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  70      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73320242                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.422063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45459                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.227568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.422063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53435015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53435015                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643479                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643479                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38754                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012545                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5051299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5051299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5051299                       # number of overall misses
system.cpu.dcache.overall_misses::total       5051299                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    941904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    941904000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 440356029500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 440356029500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 441297933500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 441297933500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 441297933500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 441297933500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20878045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20878045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694778                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861746                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189224                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189224                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24304.691129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24304.691129                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87850.788272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87850.788272                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87363.257154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87363.257154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87363.257154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87363.257154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11124                       # number of writebacks
system.cpu.dcache.writebacks::total             11124                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38754                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012545                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5051299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5051299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5051299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5051299                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    903150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    903150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 435343484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 435343484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 436246634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 436246634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 436246634500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 436246634500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189224                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189224                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189224                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189224                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23304.691129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23304.691129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86850.788272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86850.788272                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86363.257154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86363.257154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86363.257154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86363.257154                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44947                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.447812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59518508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          142388.775120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.447812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119037434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119037434                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59518090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59518090                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59518090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59518090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59518090                       # number of overall hits
system.cpu.icache.overall_hits::total        59518090                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           418                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total           418                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    107998000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107998000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    107998000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107998000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    107998000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107998000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59518508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59518508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59518508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59518508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59518508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59518508                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 258368.421053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 258368.421053                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 258368.421053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 258368.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 258368.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 258368.421053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    107580000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107580000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    107580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    107580000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107580000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 257368.421053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 257368.421053                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 257368.421053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 257368.421053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 257368.421053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 257368.421053                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2021.598633                       # Cycle average of tags in use
system.l2.tags.total_refs                    10110669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24280                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    416.419646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.326186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.531223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2010.741225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987109                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1783                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  80909664                       # Number of tag accesses
system.l2.tags.data_accesses                 80909664                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11124                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11124                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5013938                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5013938                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2501827                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2501827                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   136                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21370                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21506                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21508                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data                21506                       # number of overall hits
system.l2.overall_hits::total                   21508                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2504013                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2504013                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6569                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17384                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23953                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24369                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                416                       # number of overall misses
system.l2.overall_misses::cpu.data              23953                       # number of overall misses
system.l2.overall_misses::total                 24369                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 395459062500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 395459062500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3449827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3449827500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    106920500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106920500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    599262500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    599262500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     106920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4049090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4156010500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    106920500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4049090000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4156010500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5013938                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5013938                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005840                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45877                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45877                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.500218                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500218                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.979717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979717                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995215                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448573                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995215                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.526914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.531181                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995215                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.526914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.531181                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 157930.115578                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 157930.115578                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 525167.833765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 525167.833765                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 257020.432692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 257020.432692                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 34472.072020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 34472.072020                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 257020.432692                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 169043.126122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 170544.975173                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 257020.432692                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 169043.126122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 170544.975173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21856                       # number of writebacks
system.l2.writebacks::total                     21856                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2504013                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2504013                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6569                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17384                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24369                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 370419015500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 370419015500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3384137500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3384137500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    102760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    425422500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    425422500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    102760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3809560000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3912320500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    102760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3809560000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3912320500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.500218                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500218                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.979717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448573                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.526914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.531181                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.526914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.531181                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 147930.148725                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 147930.148725                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 515167.833765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 515167.833765                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 247020.432692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 247020.432692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 24472.072020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 24472.072020                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 247020.432692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 159043.126122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 160544.975173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 247020.432692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 159043.126122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 160544.975173                       # average overall mshr miss latency
system.l2.replacements                          22232                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6375.624287                       # Cycle average of tags in use
system.l3.tags.total_refs                     5064755                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6902                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    733.809765                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        315.440210                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6060.184076                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.038506                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.739769                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.778274                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6902                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6781                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.842529                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               41490479862                       # Number of tag accesses
system.l3.tags.data_accesses              41490479862                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21856                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21856                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2514420                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2514420                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1250835                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1250835                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 44                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    44                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17279                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17279                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17323                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17323                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17323                       # number of overall hits
system.l3.overall_hits::total                   17323                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1253303                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1253303                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6400                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6400                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          416                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          105                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             521                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6505                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6921                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                416                       # number of overall misses
system.l3.overall_misses::cpu.data               6505                       # number of overall misses
system.l3.overall_misses::total                  6921                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 327240214500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 327240214500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   3301725000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3301725000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     97768500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     35385000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    133153500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      97768500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    3337110000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3434878500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     97768500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   3337110000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3434878500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21856                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21856                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2514420                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2514420                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2504138                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2504138                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6444                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6444                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          416                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17384                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17800                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               416                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23828                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24244                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              416                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23828                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24244                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500493                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500493                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993172                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993172                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.006040                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.029270                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272998                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.285473                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272998                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.285473                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 261102.235054                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 261102.235054                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 515894.531250                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 515894.531250                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 235020.432692                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data       337000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 255572.936660                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 235020.432692                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 513006.917756                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 496298.006068                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 235020.432692                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 513006.917756                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 496298.006068                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.UpgradeReq_mshr_misses::cpu.data      1253303                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1253303                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6400                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6400                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          416                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          105                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          521                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6505                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6921                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6505                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6921                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 314707184500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 314707184500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3237725000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3237725000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     93608500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     34335000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    127943500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     93608500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   3272060000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3365668500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     93608500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   3272060000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3365668500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500493                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500493                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993172                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993172                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.006040                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.029270                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272998                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.285473                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272998                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.285473                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 251102.235054                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 251102.235054                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 505894.531250                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 505894.531250                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 225020.432692                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data       327000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 245572.936660                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 225020.432692                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 503006.917756                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 486298.006068                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 225020.432692                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 503006.917756                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 486298.006068                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests       1260224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1253322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                521                       # Transaction distribution
system.membus.trans_dist::WriteClean          1260836                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1253322                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6381                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           521                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2527962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2527962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2527962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81135232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81135232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81135232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1260224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1260224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1260224                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9239194000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36217500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8789194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34199                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005840                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15161483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15162390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    324513344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              324544640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3797488                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243015168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8894223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.426961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                5096735     57.30%     57.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                3797488     42.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8894223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10080469500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2571108500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2550335                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2526091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1260836                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1260836                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 522567495000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17800                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21856                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3775256                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              97                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2504138                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2504138                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6444                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6444                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17800                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7593137                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    163873280                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1260836                       # Total snoops (count)
system.tol3bus.snoopTraffic                  80693504                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3789218                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.332743                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471195                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2528382     66.73%     66.73% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1260836     33.27%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3789218                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5068653500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1288435000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
