{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE0_nano_system.qsys DE0_nano_system.BAK.qsys " "Backing up file \"DE0_nano_system.qsys\" to \"DE0_nano_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1511453186848 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE0_nano_system/synthesis/DE0_nano_system.vhd DE0_nano_system.BAK.vhd " "Backing up file \"DE0_nano_system/synthesis/DE0_nano_system.vhd\" to \"DE0_nano_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1511453186853 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE0_nano_system.qsys " "Started upgrading IP component Qsys with file \"DE0_nano_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1511453186854 ""}
{ "Info" "" "" "2017.11.23.17:06:36 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2017.11.23.17:06:36 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1511453196872 ""}
{ "Info" "" "" "2017.11.23.17:06:36 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.11.23.17:06:36 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1511453196886 ""}
{ "Info" "DE0_nano_system_generation.rpt" "" "2017.11.23.17:06:46 Info: Saving generation log to G:/PRE/DE0_nano/DE0_nano_system" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Saving generation log to G:/PRE/DE0_nano/DE0_nano_system" 0 0 "Shell" 0 -1 1511453206526 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1511453206527 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: qsys-generate G:\\PRE\\DE0_nano\\DE0_nano_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=G:\\PRE\\DE0_nano\\DE0_nano_system\\simulation --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2017.11.23.17:06:46 Info: qsys-generate G:\\PRE\\DE0_nano\\DE0_nano_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=G:\\PRE\\DE0_nano\\DE0_nano_system\\simulation --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1511453206532 ""}
{ "Info" "DE0_nano_system.qsys" "" "2017.11.23.17:06:46 Info: Loading DE0_nano" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Loading DE0_nano" 0 0 "Shell" 0 -1 1511453206598 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Reading input file" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Reading input file" 0 0 "Shell" 0 -1 1511453206678 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding adc_spi_int \[altera_avalon_spi 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding adc_spi_int \[altera_avalon_spi 17.1\]" 0 0 "Shell" 0 -1 1511453206682 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module adc_spi_int" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module adc_spi_int" 0 0 "Shell" 0 -1 1511453206683 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding altpll_sys \[altpll 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding altpll_sys \[altpll 17.1\]" 0 0 "Shell" 0 -1 1511453206684 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module altpll_sys" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module altpll_sys" 0 0 "Shell" 0 -1 1511453206685 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1511453206687 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1511453206688 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding clock_crossing_bridge_IO \[altera_avalon_mm_clock_crossing_bridge 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding clock_crossing_bridge_IO \[altera_avalon_mm_clock_crossing_bridge 17.1\]" 0 0 "Shell" 0 -1 1511453206689 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module clock_crossing_bridge_IO" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module clock_crossing_bridge_IO" 0 0 "Shell" 0 -1 1511453206689 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" 0 0 "Shell" 0 -1 1511453206690 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module epcs" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module epcs" 0 0 "Shell" 0 -1 1511453206690 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding ext_sensor_int \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding ext_sensor_int \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206690 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module ext_sensor_int" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module ext_sensor_int" 0 0 "Shell" 0 -1 1511453206691 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding g_sensor_int \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding g_sensor_int \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206692 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module g_sensor_int" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module g_sensor_int" 0 0 "Shell" 0 -1 1511453206692 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding i2c_EXT_sda \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding i2c_EXT_sda \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206692 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module i2c_EXT_sda" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module i2c_EXT_sda" 0 0 "Shell" 0 -1 1511453206693 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding i2c_scl \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding i2c_scl \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206693 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module i2c_scl" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module i2c_scl" 0 0 "Shell" 0 -1 1511453206694 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding i2c_sda \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding i2c_sda \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206694 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module i2c_sda" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module i2c_sda" 0 0 "Shell" 0 -1 1511453206695 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1511453206695 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1511453206696 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding nios2_cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding nios2_cpu \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1511453206696 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module nios2_cpu" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module nios2_cpu" 0 0 "Shell" 0 -1 1511453206704 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1511453206706 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1511453206706 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding pio_key \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding pio_key \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206707 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module pio_key" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module pio_key" 0 0 "Shell" 0 -1 1511453206707 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding pio_leds \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding pio_leds \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206708 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module pio_leds" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module pio_leds" 0 0 "Shell" 0 -1 1511453206708 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding pio_switch \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding pio_switch \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453206709 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module pio_switch" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module pio_switch" 0 0 "Shell" 0 -1 1511453206709 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1511453206710 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1511453206710 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1511453206712 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1511453206712 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1511453206713 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module timer" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1511453206713 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Adding xbee_uart \[altera_avalon_uart 17.1\]" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Adding xbee_uart \[altera_avalon_uart 17.1\]" 0 0 "Shell" 0 -1 1511453206714 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing module xbee_uart" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing module xbee_uart" 0 0 "Shell" 0 -1 1511453206714 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Building connections" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Building connections" 0 0 "Shell" 0 -1 1511453206715 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Parameterizing connections" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1511453206721 ""}
{ "Info" "" "" "2017.11.23.17:06:46 Info: Validating" {  } {  } 0 0 "2017.11.23.17:06:46 Info: Validating" 0 0 "Shell" 0 -1 1511453206723 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: Done reading input file" {  } {  } 0 0 "2017.11.23.17:06:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1511453207097 ""}
{ "Info" "EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." "" "2017.11.23.17:06:47 Info: DE0_nano_system.epcs: Legacy EPCS" {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.epcs: Legacy EPCS" 0 0 "Shell" 0 -1 1511453207736 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453207737 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453207737 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453207737 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453207738 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1511453207738 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453207739 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453207739 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1511453207740 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1511453207740 ""}
{ "Info" "" "" "2017.11.23.17:06:47 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.11.23.17:06:47 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1511453207740 ""}
{ "Info" "" "" "2017.11.23.17:06:48 Info: DE0_nano_system: Generating DE0_nano_system \"DE0_nano_system\" for SIM_VHDL" {  } {  } 0 0 "2017.11.23.17:06:48 Info: DE0_nano_system: Generating DE0_nano_system \"DE0_nano_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1511453208503 ""}
{ "Info" "" "" "2017.11.23.17:06:50 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2017.11.23.17:06:50 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1511453210659 ""}
{ "Info" "" "" "2017.11.23.17:06:50 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2017.11.23.17:06:50 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1511453210680 ""}
{ "Info" "" "" "2017.11.23.17:06:57 Info: adc_spi_int: Starting RTL generation for module 'DE0_nano_system_adc_spi_int'" {  } {  } 0 0 "2017.11.23.17:06:57 Info: adc_spi_int: Starting RTL generation for module 'DE0_nano_system_adc_spi_int'" 0 0 "Shell" 0 -1 1511453217120 ""}
{ "Info" "  ]" "" "2017.11.23.17:06:57 Info: adc_spi_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_nano_system_adc_spi_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen//DE0_nano_system_adc_spi_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen" {  } {  } 0 0 "2017.11.23.17:06:57 Info: adc_spi_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_nano_system_adc_spi_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen//DE0_nano_system_adc_spi_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen" 0 0 "Shell" 0 -1 1511453217121 ""}
{ "Info" "" "" "2017.11.23.17:06:58 Info: adc_spi_int: Done RTL generation for module 'DE0_nano_system_adc_spi_int'" {  } {  } 0 0 "2017.11.23.17:06:58 Info: adc_spi_int: Done RTL generation for module 'DE0_nano_system_adc_spi_int'" 0 0 "Shell" 0 -1 1511453218175 ""}
{ "Info" "" "" "2017.11.23.17:06:58 Info: adc_spi_int: \"DE0_nano_system\" instantiated altera_avalon_spi \"adc_spi_int\"" {  } {  } 0 0 "2017.11.23.17:06:58 Info: adc_spi_int: \"DE0_nano_system\" instantiated altera_avalon_spi \"adc_spi_int\"" 0 0 "Shell" 0 -1 1511453218181 ""}
{ "Info" "" "" "2017.11.23.17:07:02 Info: altpll_sys: Generating VHDL simulation model" {  } {  } 0 0 "2017.11.23.17:07:02 Info: altpll_sys: Generating VHDL simulation model" 0 0 "Shell" 0 -1 1511453222706 ""}
{ "Warning" "" "" "2017.11.23.17:07:18 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2017.11.23.17:07:18 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1511453238208 ""}
{ "Warning" "DE0_nano_system_altpll_sys.vhd Line: 330" "" "2017.11.23.17:07:18 Warning: Verilog HDL or VHDL warning at DE0_nano_system_altpll_sys.vhd(330): object \"wire_w_address_range2w\" assigned a value but never read File: C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0005_sopcqmap" {  } {  } 0 0 "2017.11.23.17:07:18 Warning: Verilog HDL or VHDL warning at DE0_nano_system_altpll_sys.vhd(330): object \"wire_w_address_range2w\" assigned a value but never read File: C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0005_sopcqmap" 0 0 "Shell" 0 -1 1511453238209 ""}
{ "Info" "" "" "2017.11.23.17:07:18 Info: altpll_sys: Generated simulation model DE0_nano_system_altpll_sys.vho" {  } {  } 0 0 "2017.11.23.17:07:18 Info: altpll_sys: Generated simulation model DE0_nano_system_altpll_sys.vho" 0 0 "Shell" 0 -1 1511453238231 ""}
{ "Info" "" "" "2017.11.23.17:07:18 Info: altpll_sys: \"DE0_nano_system\" instantiated altpll \"altpll_sys\"" {  } {  } 0 0 "2017.11.23.17:07:18 Info: altpll_sys: \"DE0_nano_system\" instantiated altpll \"altpll_sys\"" 0 0 "Shell" 0 -1 1511453238236 ""}
{ "Info" "" "" "2017.11.23.17:07:18 Info: clock_crossing_bridge_IO: \"DE0_nano_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_bridge_IO\"" {  } {  } 0 0 "2017.11.23.17:07:18 Info: clock_crossing_bridge_IO: \"DE0_nano_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_bridge_IO\"" 0 0 "Shell" 0 -1 1511453238292 ""}
{ "Info" "" "" "2017.11.23.17:07:18 Info: epcs: Starting RTL generation for module 'DE0_nano_system_epcs'" {  } {  } 0 0 "2017.11.23.17:07:18 Info: epcs: Starting RTL generation for module 'DE0_nano_system_epcs'" 0 0 "Shell" 0 -1 1511453238354 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:18 Info: epcs:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_nano_system_epcs --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen//DE0_nano_system_epcs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen" {  } {  } 0 0 "2017.11.23.17:07:18 Info: epcs:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_nano_system_epcs --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen//DE0_nano_system_epcs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen" 0 0 "Shell" 0 -1 1511453238354 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: epcs: Done RTL generation for module 'DE0_nano_system_epcs'" {  } {  } 0 0 "2017.11.23.17:07:19 Info: epcs: Done RTL generation for module 'DE0_nano_system_epcs'" 0 0 "Shell" 0 -1 1511453239211 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: epcs: \"DE0_nano_system\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 0 "2017.11.23.17:07:19 Info: epcs: \"DE0_nano_system\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" 0 0 "Shell" 0 -1 1511453239215 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: ext_sensor_int: Starting RTL generation for module 'DE0_nano_system_ext_sensor_int'" {  } {  } 0 0 "2017.11.23.17:07:19 Info: ext_sensor_int: Starting RTL generation for module 'DE0_nano_system_ext_sensor_int'" 0 0 "Shell" 0 -1 1511453239256 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:19 Info: ext_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_ext_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen//DE0_nano_system_ext_sensor_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen" {  } {  } 0 0 "2017.11.23.17:07:19 Info: ext_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_ext_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen//DE0_nano_system_ext_sensor_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen" 0 0 "Shell" 0 -1 1511453239256 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: ext_sensor_int: Done RTL generation for module 'DE0_nano_system_ext_sensor_int'" {  } {  } 0 0 "2017.11.23.17:07:19 Info: ext_sensor_int: Done RTL generation for module 'DE0_nano_system_ext_sensor_int'" 0 0 "Shell" 0 -1 1511453239552 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: ext_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"ext_sensor_int\"" {  } {  } 0 0 "2017.11.23.17:07:19 Info: ext_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"ext_sensor_int\"" 0 0 "Shell" 0 -1 1511453239556 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: g_sensor_int: Starting RTL generation for module 'DE0_nano_system_g_sensor_int'" {  } {  } 0 0 "2017.11.23.17:07:19 Info: g_sensor_int: Starting RTL generation for module 'DE0_nano_system_g_sensor_int'" 0 0 "Shell" 0 -1 1511453239599 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:19 Info: g_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_g_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen//DE0_nano_system_g_sensor_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen" {  } {  } 0 0 "2017.11.23.17:07:19 Info: g_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_g_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen//DE0_nano_system_g_sensor_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen" 0 0 "Shell" 0 -1 1511453239599 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: g_sensor_int: Done RTL generation for module 'DE0_nano_system_g_sensor_int'" {  } {  } 0 0 "2017.11.23.17:07:19 Info: g_sensor_int: Done RTL generation for module 'DE0_nano_system_g_sensor_int'" 0 0 "Shell" 0 -1 1511453239871 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: g_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"g_sensor_int\"" {  } {  } 0 0 "2017.11.23.17:07:19 Info: g_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"g_sensor_int\"" 0 0 "Shell" 0 -1 1511453239874 ""}
{ "Info" "" "" "2017.11.23.17:07:19 Info: i2c_EXT_sda: Starting RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" {  } {  } 0 0 "2017.11.23.17:07:19 Info: i2c_EXT_sda: Starting RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" 0 0 "Shell" 0 -1 1511453239909 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:19 Info: i2c_EXT_sda:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_EXT_sda --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen//DE0_nano_system_i2c_EXT_sda_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen" {  } {  } 0 0 "2017.11.23.17:07:19 Info: i2c_EXT_sda:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_EXT_sda --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen//DE0_nano_system_i2c_EXT_sda_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen" 0 0 "Shell" 0 -1 1511453239909 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: i2c_EXT_sda: Done RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" {  } {  } 0 0 "2017.11.23.17:07:20 Info: i2c_EXT_sda: Done RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" 0 0 "Shell" 0 -1 1511453240157 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: i2c_EXT_sda: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_EXT_sda\"" {  } {  } 0 0 "2017.11.23.17:07:20 Info: i2c_EXT_sda: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_EXT_sda\"" 0 0 "Shell" 0 -1 1511453240160 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: i2c_scl: Starting RTL generation for module 'DE0_nano_system_i2c_scl'" {  } {  } 0 0 "2017.11.23.17:07:20 Info: i2c_scl: Starting RTL generation for module 'DE0_nano_system_i2c_scl'" 0 0 "Shell" 0 -1 1511453240215 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:20 Info: i2c_scl:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_scl --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen//DE0_nano_system_i2c_scl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen" {  } {  } 0 0 "2017.11.23.17:07:20 Info: i2c_scl:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_scl --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen//DE0_nano_system_i2c_scl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen" 0 0 "Shell" 0 -1 1511453240215 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: i2c_scl: Done RTL generation for module 'DE0_nano_system_i2c_scl'" {  } {  } 0 0 "2017.11.23.17:07:20 Info: i2c_scl: Done RTL generation for module 'DE0_nano_system_i2c_scl'" 0 0 "Shell" 0 -1 1511453240465 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: i2c_scl: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_scl\"" {  } {  } 0 0 "2017.11.23.17:07:20 Info: i2c_scl: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_scl\"" 0 0 "Shell" 0 -1 1511453240472 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: jtag_uart: Starting RTL generation for module 'DE0_nano_system_jtag_uart'" {  } {  } 0 0 "2017.11.23.17:07:20 Info: jtag_uart: Starting RTL generation for module 'DE0_nano_system_jtag_uart'" 0 0 "Shell" 0 -1 1511453240514 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:20 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_nano_system_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen//DE0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen" {  } {  } 0 0 "2017.11.23.17:07:20 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_nano_system_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen//DE0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen" 0 0 "Shell" 0 -1 1511453240514 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: jtag_uart: Done RTL generation for module 'DE0_nano_system_jtag_uart'" {  } {  } 0 0 "2017.11.23.17:07:20 Info: jtag_uart: Done RTL generation for module 'DE0_nano_system_jtag_uart'" 0 0 "Shell" 0 -1 1511453240918 ""}
{ "Info" "" "" "2017.11.23.17:07:20 Info: jtag_uart: \"DE0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.11.23.17:07:20 Info: jtag_uart: \"DE0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1511453240924 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: nios2_cpu: \"DE0_nano_system\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 0 "2017.11.23.17:07:21 Info: nios2_cpu: \"DE0_nano_system\" instantiated altera_nios2_gen2 \"nios2_cpu\"" 0 0 "Shell" 0 -1 1511453241074 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: onchip_mem: Starting RTL generation for module 'DE0_nano_system_onchip_mem'" {  } {  } 0 0 "2017.11.23.17:07:21 Info: onchip_mem: Starting RTL generation for module 'DE0_nano_system_onchip_mem'" 0 0 "Shell" 0 -1 1511453241102 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:21 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_nano_system_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen//DE0_nano_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen" {  } {  } 0 0 "2017.11.23.17:07:21 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_nano_system_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen//DE0_nano_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen" 0 0 "Shell" 0 -1 1511453241103 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: onchip_mem: Done RTL generation for module 'DE0_nano_system_onchip_mem'" {  } {  } 0 0 "2017.11.23.17:07:21 Info: onchip_mem: Done RTL generation for module 'DE0_nano_system_onchip_mem'" 0 0 "Shell" 0 -1 1511453241453 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: onchip_mem: \"DE0_nano_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 0 "2017.11.23.17:07:21 Info: onchip_mem: \"DE0_nano_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" 0 0 "Shell" 0 -1 1511453241459 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: pio_key: Starting RTL generation for module 'DE0_nano_system_pio_key'" {  } {  } 0 0 "2017.11.23.17:07:21 Info: pio_key: Starting RTL generation for module 'DE0_nano_system_pio_key'" 0 0 "Shell" 0 -1 1511453241512 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:21 Info: pio_key:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_key --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen//DE0_nano_system_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen" {  } {  } 0 0 "2017.11.23.17:07:21 Info: pio_key:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_key --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen//DE0_nano_system_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen" 0 0 "Shell" 0 -1 1511453241512 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: pio_key: Done RTL generation for module 'DE0_nano_system_pio_key'" {  } {  } 0 0 "2017.11.23.17:07:21 Info: pio_key: Done RTL generation for module 'DE0_nano_system_pio_key'" 0 0 "Shell" 0 -1 1511453241910 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: pio_key: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_key\"" {  } {  } 0 0 "2017.11.23.17:07:21 Info: pio_key: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_key\"" 0 0 "Shell" 0 -1 1511453241914 ""}
{ "Info" "" "" "2017.11.23.17:07:21 Info: pio_leds: Starting RTL generation for module 'DE0_nano_system_pio_leds'" {  } {  } 0 0 "2017.11.23.17:07:21 Info: pio_leds: Starting RTL generation for module 'DE0_nano_system_pio_leds'" 0 0 "Shell" 0 -1 1511453241955 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:21 Info: pio_leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen//DE0_nano_system_pio_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen" {  } {  } 0 0 "2017.11.23.17:07:21 Info: pio_leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen//DE0_nano_system_pio_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen" 0 0 "Shell" 0 -1 1511453241955 ""}
{ "Info" "" "" "2017.11.23.17:07:22 Info: pio_leds: Done RTL generation for module 'DE0_nano_system_pio_leds'" {  } {  } 0 0 "2017.11.23.17:07:22 Info: pio_leds: Done RTL generation for module 'DE0_nano_system_pio_leds'" 0 0 "Shell" 0 -1 1511453242269 ""}
{ "Info" "" "" "2017.11.23.17:07:22 Info: pio_leds: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_leds\"" {  } {  } 0 0 "2017.11.23.17:07:22 Info: pio_leds: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_leds\"" 0 0 "Shell" 0 -1 1511453242272 ""}
{ "Info" "" "" "2017.11.23.17:07:22 Info: pio_switch: Starting RTL generation for module 'DE0_nano_system_pio_switch'" {  } {  } 0 0 "2017.11.23.17:07:22 Info: pio_switch: Starting RTL generation for module 'DE0_nano_system_pio_switch'" 0 0 "Shell" 0 -1 1511453242311 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:22 Info: pio_switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_switch --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen//DE0_nano_system_pio_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen" {  } {  } 0 0 "2017.11.23.17:07:22 Info: pio_switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_switch --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen//DE0_nano_system_pio_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen" 0 0 "Shell" 0 -1 1511453242311 ""}
{ "Info" "" "" "2017.11.23.17:07:22 Info: pio_switch: Done RTL generation for module 'DE0_nano_system_pio_switch'" {  } {  } 0 0 "2017.11.23.17:07:22 Info: pio_switch: Done RTL generation for module 'DE0_nano_system_pio_switch'" 0 0 "Shell" 0 -1 1511453242584 ""}
{ "Info" "" "" "2017.11.23.17:07:22 Info: pio_switch: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_switch\"" {  } {  } 0 0 "2017.11.23.17:07:22 Info: pio_switch: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_switch\"" 0 0 "Shell" 0 -1 1511453242588 ""}
{ "Info" "" "" "2017.11.23.17:07:22 Info: sdram: Starting RTL generation for module 'DE0_nano_system_sdram'" {  } {  } 0 0 "2017.11.23.17:07:22 Info: sdram: Starting RTL generation for module 'DE0_nano_system_sdram'" 0 0 "Shell" 0 -1 1511453242616 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:22 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_nano_system_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen//DE0_nano_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen" {  } {  } 0 0 "2017.11.23.17:07:22 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_nano_system_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen//DE0_nano_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen" 0 0 "Shell" 0 -1 1511453242617 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: sdram: Done RTL generation for module 'DE0_nano_system_sdram'" {  } {  } 0 0 "2017.11.23.17:07:23 Info: sdram: Done RTL generation for module 'DE0_nano_system_sdram'" 0 0 "Shell" 0 -1 1511453243158 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: sdram: \"DE0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.11.23.17:07:23 Info: sdram: \"DE0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1511453243162 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: sysid_qsys: \"DE0_nano_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.11.23.17:07:23 Info: sysid_qsys: \"DE0_nano_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1511453243193 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: timer: Starting RTL generation for module 'DE0_nano_system_timer'" {  } {  } 0 0 "2017.11.23.17:07:23 Info: timer: Starting RTL generation for module 'DE0_nano_system_timer'" 0 0 "Shell" 0 -1 1511453243211 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:23 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_nano_system_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen//DE0_nano_system_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen" {  } {  } 0 0 "2017.11.23.17:07:23 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_nano_system_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen//DE0_nano_system_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen" 0 0 "Shell" 0 -1 1511453243211 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: timer: Done RTL generation for module 'DE0_nano_system_timer'" {  } {  } 0 0 "2017.11.23.17:07:23 Info: timer: Done RTL generation for module 'DE0_nano_system_timer'" 0 0 "Shell" 0 -1 1511453243519 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: timer: \"DE0_nano_system\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2017.11.23.17:07:23 Info: timer: \"DE0_nano_system\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1511453243523 ""}
{ "Info" "" "" "2017.11.23.17:07:23 Info: xbee_uart: Starting RTL generation for module 'DE0_nano_system_xbee_uart'" {  } {  } 0 0 "2017.11.23.17:07:23 Info: xbee_uart: Starting RTL generation for module 'DE0_nano_system_xbee_uart'" 0 0 "Shell" 0 -1 1511453243567 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:23 Info: xbee_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_nano_system_xbee_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen//DE0_nano_system_xbee_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen" {  } {  } 0 0 "2017.11.23.17:07:23 Info: xbee_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_nano_system_xbee_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen//DE0_nano_system_xbee_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen" 0 0 "Shell" 0 -1 1511453243568 ""}
{ "Info" "" "" "2017.11.23.17:07:24 Info: xbee_uart: Done RTL generation for module 'DE0_nano_system_xbee_uart'" {  } {  } 0 0 "2017.11.23.17:07:24 Info: xbee_uart: Done RTL generation for module 'DE0_nano_system_xbee_uart'" 0 0 "Shell" 0 -1 1511453244225 ""}
{ "Info" "" "" "2017.11.23.17:07:24 Info: xbee_uart: \"DE0_nano_system\" instantiated altera_avalon_uart \"xbee_uart\"" {  } {  } 0 0 "2017.11.23.17:07:24 Info: xbee_uart: \"DE0_nano_system\" instantiated altera_avalon_uart \"xbee_uart\"" 0 0 "Shell" 0 -1 1511453244232 ""}
{ "Info" "" "" "2017.11.23.17:07:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453245507 ""}
{ "Info" "" "" "2017.11.23.17:07:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453245669 ""}
{ "Info" "" "" "2017.11.23.17:07:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453245792 ""}
{ "Info" "" "" "2017.11.23.17:07:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453245907 ""}
{ "Info" "" "" "2017.11.23.17:07:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453246034 ""}
{ "Info" "" "" "2017.11.23.17:07:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453246147 ""}
{ "Info" "" "" "2017.11.23.17:07:26 Info: mm_interconnect_0: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.11.23.17:07:26 Info: mm_interconnect_0: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1511453246963 ""}
{ "Info" "" "" "2017.11.23.17:07:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453248539 ""}
{ "Info" "" "" "2017.11.23.17:07:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453248647 ""}
{ "Info" "" "" "2017.11.23.17:07:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453248762 ""}
{ "Info" "" "" "2017.11.23.17:07:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453248878 ""}
{ "Info" "" "" "2017.11.23.17:07:28 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:28 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453248981 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249101 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249201 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249312 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249418 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249527 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249626 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249746 ""}
{ "Info" "" "" "2017.11.23.17:07:29 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:07:29 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453249876 ""}
{ "Info" "" "" "2017.11.23.17:07:31 Info: mm_interconnect_1: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.11.23.17:07:31 Info: mm_interconnect_1: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1511453251539 ""}
{ "Info" "" "" "2017.11.23.17:07:31 Info: irq_mapper: \"DE0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.11.23.17:07:31 Info: irq_mapper: \"DE0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1511453251636 ""}
{ "Info" "" "" "2017.11.23.17:07:31 Info: irq_synchronizer: \"DE0_nano_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2017.11.23.17:07:31 Info: irq_synchronizer: \"DE0_nano_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1511453251641 ""}
{ "Info" "" "" "2017.11.23.17:07:31 Info: rst_controller: \"DE0_nano_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.11.23.17:07:31 Info: rst_controller: \"DE0_nano_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1511453251656 ""}
{ "Info" "" "" "2017.11.23.17:07:31 Info: cpu: Starting RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" {  } {  } 0 0 "2017.11.23.17:07:31 Info: cpu: Starting RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" 0 0 "Shell" 0 -1 1511453251706 ""}
{ "Info" "  ]" "" "2017.11.23.17:07:31 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_nano_system_nios2_cpu_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen//DE0_nano_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen" {  } {  } 0 0 "2017.11.23.17:07:31 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_nano_system_nios2_cpu_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen//DE0_nano_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen" 0 0 "Shell" 0 -1 1511453251706 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:33 (*) Starting Nios II generation" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:33 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1511453284155 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:33 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:33 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1511453284155 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1511453284156 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1511453284156 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1511453284156 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Plaintext license not found." {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1511453284157 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1511453284157 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1511453284157 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1511453284157 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1511453284158 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1511453284158 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1511453284158 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1511453284158 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)     Testbench" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)     Testbench" 0 0 "Shell" 0 -1 1511453284159 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)     Instruction decoding" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1511453284159 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)       Instruction fields" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)       Instruction fields" 0 0 "Shell" 0 -1 1511453284159 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)       Instruction decodes" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1511453284159 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1511453284160 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)       Instruction controls" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)       Instruction controls" 0 0 "Shell" 0 -1 1511453284160 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)     Pipeline frontend" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1511453284160 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)     Pipeline backend" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1511453284160 ""}
{ "Info" "DE0_nano_system_nios2_cpu_cpu_nios2_waves.do'" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:39 (*)   Creating 'C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen/" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:39 (*)   Creating 'C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen/" 0 0 "Shell" 0 -1 1511453284161 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:39 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:39 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1511453284161 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:42 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:42 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1511453284161 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:42 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:42 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1511453284161 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:08:04 (*) Done Nios II generation" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:08:04 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1511453284162 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: Done RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: Done RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" 0 0 "Shell" 0 -1 1511453284162 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1511453284195 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1511453284332 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1511453284362 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1511453284367 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1511453284385 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1511453284404 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1511453284417 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1511453284441 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1511453284454 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1511453284466 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1511453284478 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1511453284500 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284505 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1511453284546 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284571 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1511453284578 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1511453284585 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1511453284606 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1511453284642 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284648 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1511453284657 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1511453284670 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1511453284680 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1511453284701 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284705 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1511453284725 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284738 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1511453284744 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284747 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284748 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1511453284776 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284781 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453284781 ""}
{ "Info" "" "" "2017.11.23.17:08:04 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.11.23.17:08:04 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1511453284906 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" 0 0 "Shell" 0 -1 1511453285023 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1511453285035 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1511453285047 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1511453285055 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1511453285076 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:05 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:05 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453285078 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1511453285083 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1511453285102 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:05 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" {  } {  } 0 0 "2017.11.23.17:08:05 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules" 0 0 "Shell" 0 -1 1511453285105 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1511453285112 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.11.23.17:08:05 Info: error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1511453285118 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: DE0_nano_system: Done \"DE0_nano_system\" with 58 modules, 106 files" {  } {  } 0 0 "2017.11.23.17:08:05 Info: DE0_nano_system: Done \"DE0_nano_system\" with 58 modules, 106 files" 0 0 "Shell" 0 -1 1511453285134 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.11.23.17:08:05 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1511453285238 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.11.23.17:08:05 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1511453285239 ""}
{ "Info" "" "" "2017.11.23.17:08:05 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.11.23.17:08:05 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1511453285239 ""}
{ "Info" " --use-relative-paths=true" "" "2017.11.23.17:08:05 Info: sim-script-gen --spd=G:\\PRE\\DE0_nano\\DE0_nano_system\\DE0_nano_system.spd --output-directory=G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:05 Info: sim-script-gen --spd=G:\\PRE\\DE0_nano\\DE0_nano_system\\DE0_nano_system.spd --output-directory=G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453285239 ""}
{ "Info" " --use-relative-paths=true" "" "2017.11.23.17:08:05 Info: Doing: ip-make-simscript --spd=G:\\PRE\\DE0_nano\\DE0_nano_system\\DE0_nano_system.spd --output-directory=G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:05 Info: Doing: ip-make-simscript --spd=G:\\PRE\\DE0_nano\\DE0_nano_system\\DE0_nano_system.spd --output-directory=G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453285244 ""}
{ "Info" " directory:" "" "2017.11.23.17:08:06 Info: Generating the following file(s) for MODELSIM simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Generating the following file(s) for MODELSIM simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453286738 ""}
{ "Info" "msim_setup.tcl" "" "2017.11.23.17:08:06 Info:     mentor" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     mentor" 0 0 "Shell" 0 -1 1511453286741 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2017.11.23.17:08:06 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1511453286745 ""}
{ "Info" " directory:" "" "2017.11.23.17:08:06 Info: Generating the following file(s) for VCSMX simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Generating the following file(s) for VCSMX simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453286761 ""}
{ "Info" "synopsys_sim.setup" "" "2017.11.23.17:08:06 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1511453286762 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.11.23.17:08:06 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1511453286769 ""}
{ "Info" " directory:" "" "2017.11.23.17:08:06 Info: Generating the following file(s) for NCSIM simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Generating the following file(s) for NCSIM simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453286807 ""}
{ "Info" "cds.lib" "" "2017.11.23.17:08:06 Info:     cadence" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     cadence" 0 0 "Shell" 0 -1 1511453286848 ""}
{ "Info" "hdl.var" "" "2017.11.23.17:08:06 Info:     cadence" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     cadence" 0 0 "Shell" 0 -1 1511453286872 ""}
{ "Info" "ncsim_setup.sh" "" "2017.11.23.17:08:06 Info:     cadence" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     cadence" 0 0 "Shell" 0 -1 1511453286907 ""}
{ "Info" " directory" "" "2017.11.23.17:08:06 Info:     50 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     50 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1511453286907 ""}
{ "Info" " directory:" "" "2017.11.23.17:08:06 Info: Generating the following file(s) for RIVIERA simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Generating the following file(s) for RIVIERA simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453286913 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.11.23.17:08:06 Info:     aldec" {  } {  } 0 0 "2017.11.23.17:08:06 Info:     aldec" 0 0 "Shell" 0 -1 1511453286916 ""}
{ "Info" "." "" "2017.11.23.17:08:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/PRE/DE0_nano/DE0_nano_system/simulation" {  } {  } 0 0 "2017.11.23.17:08:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/PRE/DE0_nano/DE0_nano_system/simulation" 0 0 "Shell" 0 -1 1511453286916 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.11.23.17:08:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1511453286916 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.11.23.17:08:06 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1511453286917 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1511453286917 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: qsys-generate G:\\PRE\\DE0_nano\\DE0_nano_system.qsys --block-symbol-file --output-directory=G:\\PRE\\DE0_nano\\DE0_nano_system --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2017.11.23.17:08:06 Info: qsys-generate G:\\PRE\\DE0_nano\\DE0_nano_system.qsys --block-symbol-file --output-directory=G:\\PRE\\DE0_nano\\DE0_nano_system --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1511453286917 ""}
{ "Info" "DE0_nano_system.qsys" "" "2017.11.23.17:08:06 Info: Loading DE0_nano" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Loading DE0_nano" 0 0 "Shell" 0 -1 1511453286925 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Reading input file" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Reading input file" 0 0 "Shell" 0 -1 1511453286990 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding adc_spi_int \[altera_avalon_spi 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding adc_spi_int \[altera_avalon_spi 17.1\]" 0 0 "Shell" 0 -1 1511453286992 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module adc_spi_int" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module adc_spi_int" 0 0 "Shell" 0 -1 1511453286992 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding altpll_sys \[altpll 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding altpll_sys \[altpll 17.1\]" 0 0 "Shell" 0 -1 1511453286993 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module altpll_sys" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module altpll_sys" 0 0 "Shell" 0 -1 1511453286993 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1511453286994 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1511453286994 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding clock_crossing_bridge_IO \[altera_avalon_mm_clock_crossing_bridge 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding clock_crossing_bridge_IO \[altera_avalon_mm_clock_crossing_bridge 17.1\]" 0 0 "Shell" 0 -1 1511453286994 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module clock_crossing_bridge_IO" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module clock_crossing_bridge_IO" 0 0 "Shell" 0 -1 1511453286995 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" 0 0 "Shell" 0 -1 1511453286995 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module epcs" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module epcs" 0 0 "Shell" 0 -1 1511453286995 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding ext_sensor_int \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding ext_sensor_int \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453286995 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module ext_sensor_int" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module ext_sensor_int" 0 0 "Shell" 0 -1 1511453286996 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding g_sensor_int \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding g_sensor_int \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453286996 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module g_sensor_int" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module g_sensor_int" 0 0 "Shell" 0 -1 1511453286996 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding i2c_EXT_sda \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding i2c_EXT_sda \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453286997 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module i2c_EXT_sda" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module i2c_EXT_sda" 0 0 "Shell" 0 -1 1511453286997 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding i2c_scl \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding i2c_scl \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453286997 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module i2c_scl" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module i2c_scl" 0 0 "Shell" 0 -1 1511453286998 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding i2c_sda \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding i2c_sda \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453286998 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module i2c_sda" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module i2c_sda" 0 0 "Shell" 0 -1 1511453286998 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1511453286999 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1511453286999 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Adding nios2_cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Adding nios2_cpu \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1511453286999 ""}
{ "Info" "" "" "2017.11.23.17:08:06 Info: Parameterizing module nios2_cpu" {  } {  } 0 0 "2017.11.23.17:08:06 Info: Parameterizing module nios2_cpu" 0 0 "Shell" 0 -1 1511453286999 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1511453287001 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1511453287001 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding pio_key \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding pio_key \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453287002 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module pio_key" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module pio_key" 0 0 "Shell" 0 -1 1511453287002 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding pio_leds \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding pio_leds \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453287002 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module pio_leds" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module pio_leds" 0 0 "Shell" 0 -1 1511453287002 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding pio_switch \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding pio_switch \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453287003 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module pio_switch" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module pio_switch" 0 0 "Shell" 0 -1 1511453287003 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1511453287003 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1511453287004 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1511453287004 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1511453287004 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1511453287005 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module timer" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1511453287005 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Adding xbee_uart \[altera_avalon_uart 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Adding xbee_uart \[altera_avalon_uart 17.1\]" 0 0 "Shell" 0 -1 1511453287005 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing module xbee_uart" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing module xbee_uart" 0 0 "Shell" 0 -1 1511453287005 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Building connections" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Building connections" 0 0 "Shell" 0 -1 1511453287006 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Parameterizing connections" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1511453287008 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Validating" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Validating" 0 0 "Shell" 0 -1 1511453287009 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: Done reading input file" {  } {  } 0 0 "2017.11.23.17:08:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1511453287247 ""}
{ "Info" "EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." "" "2017.11.23.17:08:07 Info: DE0_nano_system.epcs: Legacy EPCS" {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.epcs: Legacy EPCS" 0 0 "Shell" 0 -1 1511453287673 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453287674 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453287674 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453287674 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453287674 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1511453287674 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453287675 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453287675 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1511453287675 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1511453287676 ""}
{ "Info" "" "" "2017.11.23.17:08:07 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.11.23.17:08:07 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1511453287676 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.11.23.17:08:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1511453288124 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1511453288124 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info:" {  } {  } 0 0 "2017.11.23.17:08:08 Info:" 0 0 "Shell" 0 -1 1511453288125 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1511453288125 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: qsys-generate G:\\PRE\\DE0_nano\\DE0_nano_system.qsys --synthesis=VHDL --output-directory=G:\\PRE\\DE0_nano\\DE0_nano_system\\synthesis --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2017.11.23.17:08:08 Info: qsys-generate G:\\PRE\\DE0_nano\\DE0_nano_system.qsys --synthesis=VHDL --output-directory=G:\\PRE\\DE0_nano\\DE0_nano_system\\synthesis --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1511453288125 ""}
{ "Info" "DE0_nano_system.qsys" "" "2017.11.23.17:08:08 Info: Loading DE0_nano" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Loading DE0_nano" 0 0 "Shell" 0 -1 1511453288128 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Reading input file" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Reading input file" 0 0 "Shell" 0 -1 1511453288207 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding adc_spi_int \[altera_avalon_spi 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding adc_spi_int \[altera_avalon_spi 17.1\]" 0 0 "Shell" 0 -1 1511453288209 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module adc_spi_int" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module adc_spi_int" 0 0 "Shell" 0 -1 1511453288209 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding altpll_sys \[altpll 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding altpll_sys \[altpll 17.1\]" 0 0 "Shell" 0 -1 1511453288220 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module altpll_sys" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module altpll_sys" 0 0 "Shell" 0 -1 1511453288220 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1511453288221 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1511453288221 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding clock_crossing_bridge_IO \[altera_avalon_mm_clock_crossing_bridge 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding clock_crossing_bridge_IO \[altera_avalon_mm_clock_crossing_bridge 17.1\]" 0 0 "Shell" 0 -1 1511453288222 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module clock_crossing_bridge_IO" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module clock_crossing_bridge_IO" 0 0 "Shell" 0 -1 1511453288222 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" 0 0 "Shell" 0 -1 1511453288222 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module epcs" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module epcs" 0 0 "Shell" 0 -1 1511453288223 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding ext_sensor_int \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding ext_sensor_int \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288223 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module ext_sensor_int" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module ext_sensor_int" 0 0 "Shell" 0 -1 1511453288223 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding g_sensor_int \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding g_sensor_int \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288224 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module g_sensor_int" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module g_sensor_int" 0 0 "Shell" 0 -1 1511453288224 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding i2c_EXT_sda \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding i2c_EXT_sda \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288224 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module i2c_EXT_sda" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module i2c_EXT_sda" 0 0 "Shell" 0 -1 1511453288225 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding i2c_scl \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding i2c_scl \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288226 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module i2c_scl" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module i2c_scl" 0 0 "Shell" 0 -1 1511453288226 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding i2c_sda \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding i2c_sda \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288226 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module i2c_sda" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module i2c_sda" 0 0 "Shell" 0 -1 1511453288227 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1511453288227 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1511453288227 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding nios2_cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding nios2_cpu \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1511453288228 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module nios2_cpu" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module nios2_cpu" 0 0 "Shell" 0 -1 1511453288228 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1511453288230 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1511453288231 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding pio_key \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding pio_key \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288231 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module pio_key" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module pio_key" 0 0 "Shell" 0 -1 1511453288232 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding pio_leds \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding pio_leds \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288232 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module pio_leds" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module pio_leds" 0 0 "Shell" 0 -1 1511453288232 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding pio_switch \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding pio_switch \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1511453288233 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module pio_switch\n2017.11.23.17:08:08 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]\n2017.11.23.17:08:08 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module pio_switch\n2017.11.23.17:08:08 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]\n2017.11.23.17:08:08 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1511453288234 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1511453288234 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1511453288234 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1511453288235 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module timer" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1511453288235 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Adding xbee_uart \[altera_avalon_uart 17.1\]" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Adding xbee_uart \[altera_avalon_uart 17.1\]" 0 0 "Shell" 0 -1 1511453288236 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing module xbee_uart" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing module xbee_uart" 0 0 "Shell" 0 -1 1511453288236 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Building connections" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Building connections" 0 0 "Shell" 0 -1 1511453288239 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Parameterizing connections" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1511453288243 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Validating" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Validating" 0 0 "Shell" 0 -1 1511453288244 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: Done reading input file" {  } {  } 0 0 "2017.11.23.17:08:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1511453288488 ""}
{ "Info" "EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." "" "2017.11.23.17:08:08 Info: DE0_nano_system.epcs: Legacy EPCS" {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.epcs: Legacy EPCS" 0 0 "Shell" 0 -1 1511453288925 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453288925 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453288925 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453288925 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453288926 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1511453288926 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453288926 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1511453288926 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1511453288926 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1511453288926 ""}
{ "Info" "" "" "2017.11.23.17:08:08 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.11.23.17:08:08 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1511453288927 ""}
{ "Info" "" "" "2017.11.23.17:08:09 Info: DE0_nano_system: Generating DE0_nano_system \"DE0_nano_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.11.23.17:08:09 Info: DE0_nano_system: Generating DE0_nano_system \"DE0_nano_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1511453289621 ""}
{ "Info" "" "" "2017.11.23.17:08:10 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2017.11.23.17:08:10 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1511453290462 ""}
{ "Info" "" "" "2017.11.23.17:08:10 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2017.11.23.17:08:10 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1511453290465 ""}
{ "Info" "" "" "2017.11.23.17:08:14 Info: adc_spi_int: Starting RTL generation for module 'DE0_nano_system_adc_spi_int'" {  } {  } 0 0 "2017.11.23.17:08:14 Info: adc_spi_int: Starting RTL generation for module 'DE0_nano_system_adc_spi_int'" 0 0 "Shell" 0 -1 1511453294592 ""}
{ "Info" "DE0_nano_system_adc_spi_int_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:14 Info: adc_spi_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_nano_system_adc_spi_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0058_adc_spi_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0058_adc_spi_int_gen/" {  } {  } 0 0 "2017.11.23.17:08:14 Info: adc_spi_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_nano_system_adc_spi_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0058_adc_spi_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0058_adc_spi_int_gen/" 0 0 "Shell" 0 -1 1511453294593 ""}
{ "Info" "" "" "2017.11.23.17:08:15 Info: adc_spi_int: Done RTL generation for module 'DE0_nano_system_adc_spi_int'" {  } {  } 0 0 "2017.11.23.17:08:15 Info: adc_spi_int: Done RTL generation for module 'DE0_nano_system_adc_spi_int'" 0 0 "Shell" 0 -1 1511453295033 ""}
{ "Info" "" "" "2017.11.23.17:08:15 Info: adc_spi_int: \"DE0_nano_system\" instantiated altera_avalon_spi \"adc_spi_int\"" {  } {  } 0 0 "2017.11.23.17:08:15 Info: adc_spi_int: \"DE0_nano_system\" instantiated altera_avalon_spi \"adc_spi_int\"" 0 0 "Shell" 0 -1 1511453295036 ""}
{ "Info" "" "" "2017.11.23.17:08:17 Info: altpll_sys: \"DE0_nano_system\" instantiated altpll \"altpll_sys\"" {  } {  } 0 0 "2017.11.23.17:08:17 Info: altpll_sys: \"DE0_nano_system\" instantiated altpll \"altpll_sys\"" 0 0 "Shell" 0 -1 1511453297452 ""}
{ "Info" "" "" "2017.11.23.17:08:17 Info: clock_crossing_bridge_IO: \"DE0_nano_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_bridge_IO\"" {  } {  } 0 0 "2017.11.23.17:08:17 Info: clock_crossing_bridge_IO: \"DE0_nano_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_bridge_IO\"" 0 0 "Shell" 0 -1 1511453297470 ""}
{ "Info" "" "" "2017.11.23.17:08:17 Info: epcs: Starting RTL generation for module 'DE0_nano_system_epcs'" {  } {  } 0 0 "2017.11.23.17:08:17 Info: epcs: Starting RTL generation for module 'DE0_nano_system_epcs'" 0 0 "Shell" 0 -1 1511453297547 ""}
{ "Info" "DE0_nano_system_epcs_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:17 Info: epcs:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_nano_system_epcs --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0062_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0062_epcs_gen/" {  } {  } 0 0 "2017.11.23.17:08:17 Info: epcs:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_nano_system_epcs --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0062_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0062_epcs_gen/" 0 0 "Shell" 0 -1 1511453297547 ""}
{ "Info" "" "" "2017.11.23.17:08:17 Info: epcs: Done RTL generation for module 'DE0_nano_system_epcs'" {  } {  } 0 0 "2017.11.23.17:08:17 Info: epcs: Done RTL generation for module 'DE0_nano_system_epcs'" 0 0 "Shell" 0 -1 1511453297982 ""}
{ "Info" "" "" "2017.11.23.17:08:17 Info: epcs: \"DE0_nano_system\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 0 "2017.11.23.17:08:17 Info: epcs: \"DE0_nano_system\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" 0 0 "Shell" 0 -1 1511453297986 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: ext_sensor_int: Starting RTL generation for module 'DE0_nano_system_ext_sensor_int'" {  } {  } 0 0 "2017.11.23.17:08:18 Info: ext_sensor_int: Starting RTL generation for module 'DE0_nano_system_ext_sensor_int'" 0 0 "Shell" 0 -1 1511453298023 ""}
{ "Info" "DE0_nano_system_ext_sensor_int_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:18 Info: ext_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_ext_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0063_ext_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0063_ext_sensor_int_gen/" {  } {  } 0 0 "2017.11.23.17:08:18 Info: ext_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_ext_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0063_ext_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0063_ext_sensor_int_gen/" 0 0 "Shell" 0 -1 1511453298023 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: ext_sensor_int: Done RTL generation for module 'DE0_nano_system_ext_sensor_int'" {  } {  } 0 0 "2017.11.23.17:08:18 Info: ext_sensor_int: Done RTL generation for module 'DE0_nano_system_ext_sensor_int'" 0 0 "Shell" 0 -1 1511453298362 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: ext_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"ext_sensor_int\"" {  } {  } 0 0 "2017.11.23.17:08:18 Info: ext_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"ext_sensor_int\"" 0 0 "Shell" 0 -1 1511453298366 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: g_sensor_int: Starting RTL generation for module 'DE0_nano_system_g_sensor_int'" {  } {  } 0 0 "2017.11.23.17:08:18 Info: g_sensor_int: Starting RTL generation for module 'DE0_nano_system_g_sensor_int'" 0 0 "Shell" 0 -1 1511453298411 ""}
{ "Info" "DE0_nano_system_g_sensor_int_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:18 Info: g_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_g_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0064_g_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0064_g_sensor_int_gen/" {  } {  } 0 0 "2017.11.23.17:08:18 Info: g_sensor_int:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_g_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0064_g_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0064_g_sensor_int_gen/" 0 0 "Shell" 0 -1 1511453298412 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: g_sensor_int: Done RTL generation for module 'DE0_nano_system_g_sensor_int'" {  } {  } 0 0 "2017.11.23.17:08:18 Info: g_sensor_int: Done RTL generation for module 'DE0_nano_system_g_sensor_int'" 0 0 "Shell" 0 -1 1511453298676 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: g_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"g_sensor_int\"" {  } {  } 0 0 "2017.11.23.17:08:18 Info: g_sensor_int: \"DE0_nano_system\" instantiated altera_avalon_pio \"g_sensor_int\"" 0 0 "Shell" 0 -1 1511453298679 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: i2c_EXT_sda: Starting RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" {  } {  } 0 0 "2017.11.23.17:08:18 Info: i2c_EXT_sda: Starting RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" 0 0 "Shell" 0 -1 1511453298712 ""}
{ "Info" "DE0_nano_system_i2c_EXT_sda_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:18 Info: i2c_EXT_sda:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_EXT_sda --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0065_i2c_EXT_sda_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0065_i2c_EXT_sda_gen/" {  } {  } 0 0 "2017.11.23.17:08:18 Info: i2c_EXT_sda:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_EXT_sda --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0065_i2c_EXT_sda_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0065_i2c_EXT_sda_gen/" 0 0 "Shell" 0 -1 1511453298713 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: i2c_EXT_sda: Done RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" {  } {  } 0 0 "2017.11.23.17:08:18 Info: i2c_EXT_sda: Done RTL generation for module 'DE0_nano_system_i2c_EXT_sda'" 0 0 "Shell" 0 -1 1511453298962 ""}
{ "Info" "" "" "2017.11.23.17:08:18 Info: i2c_EXT_sda: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_EXT_sda\"" {  } {  } 0 0 "2017.11.23.17:08:18 Info: i2c_EXT_sda: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_EXT_sda\"" 0 0 "Shell" 0 -1 1511453298965 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: i2c_scl: Starting RTL generation for module 'DE0_nano_system_i2c_scl'" {  } {  } 0 0 "2017.11.23.17:08:19 Info: i2c_scl: Starting RTL generation for module 'DE0_nano_system_i2c_scl'" 0 0 "Shell" 0 -1 1511453299005 ""}
{ "Info" "DE0_nano_system_i2c_scl_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:19 Info: i2c_scl:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_scl --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0066_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0066_i2c_scl_gen/" {  } {  } 0 0 "2017.11.23.17:08:19 Info: i2c_scl:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_scl --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0066_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0066_i2c_scl_gen/" 0 0 "Shell" 0 -1 1511453299005 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: i2c_scl: Done RTL generation for module 'DE0_nano_system_i2c_scl'" {  } {  } 0 0 "2017.11.23.17:08:19 Info: i2c_scl: Done RTL generation for module 'DE0_nano_system_i2c_scl'" 0 0 "Shell" 0 -1 1511453299252 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: i2c_scl: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_scl\"" {  } {  } 0 0 "2017.11.23.17:08:19 Info: i2c_scl: \"DE0_nano_system\" instantiated altera_avalon_pio \"i2c_scl\"" 0 0 "Shell" 0 -1 1511453299256 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: jtag_uart: Starting RTL generation for module 'DE0_nano_system_jtag_uart'" {  } {  } 0 0 "2017.11.23.17:08:19 Info: jtag_uart: Starting RTL generation for module 'DE0_nano_system_jtag_uart'" 0 0 "Shell" 0 -1 1511453299289 ""}
{ "Info" "DE0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:19 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_nano_system_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0067_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0067_jtag_uart_gen/" {  } {  } 0 0 "2017.11.23.17:08:19 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_nano_system_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0067_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0067_jtag_uart_gen/" 0 0 "Shell" 0 -1 1511453299289 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: jtag_uart: Done RTL generation for module 'DE0_nano_system_jtag_uart'" {  } {  } 0 0 "2017.11.23.17:08:19 Info: jtag_uart: Done RTL generation for module 'DE0_nano_system_jtag_uart'" 0 0 "Shell" 0 -1 1511453299680 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: jtag_uart: \"DE0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.11.23.17:08:19 Info: jtag_uart: \"DE0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1511453299685 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: nios2_cpu: \"DE0_nano_system\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 0 "2017.11.23.17:08:19 Info: nios2_cpu: \"DE0_nano_system\" instantiated altera_nios2_gen2 \"nios2_cpu\"" 0 0 "Shell" 0 -1 1511453299814 ""}
{ "Info" "" "" "2017.11.23.17:08:19 Info: onchip_mem: Starting RTL generation for module 'DE0_nano_system_onchip_mem'" {  } {  } 0 0 "2017.11.23.17:08:19 Info: onchip_mem: Starting RTL generation for module 'DE0_nano_system_onchip_mem'" 0 0 "Shell" 0 -1 1511453299843 ""}
{ "Info" "DE0_nano_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:19 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_nano_system_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0068_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0068_onchip_mem_gen/" {  } {  } 0 0 "2017.11.23.17:08:19 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_nano_system_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0068_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0068_onchip_mem_gen/" 0 0 "Shell" 0 -1 1511453299843 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: onchip_mem: Done RTL generation for module 'DE0_nano_system_onchip_mem'" {  } {  } 0 0 "2017.11.23.17:08:20 Info: onchip_mem: Done RTL generation for module 'DE0_nano_system_onchip_mem'" 0 0 "Shell" 0 -1 1511453300170 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: onchip_mem: \"DE0_nano_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 0 "2017.11.23.17:08:20 Info: onchip_mem: \"DE0_nano_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" 0 0 "Shell" 0 -1 1511453300177 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_key: Starting RTL generation for module 'DE0_nano_system_pio_key'" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_key: Starting RTL generation for module 'DE0_nano_system_pio_key'" 0 0 "Shell" 0 -1 1511453300218 ""}
{ "Info" "DE0_nano_system_pio_key_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:20 Info: pio_key:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_key --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0069_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0069_pio_key_gen/" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_key:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_key --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0069_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0069_pio_key_gen/" 0 0 "Shell" 0 -1 1511453300218 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_key: Done RTL generation for module 'DE0_nano_system_pio_key'" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_key: Done RTL generation for module 'DE0_nano_system_pio_key'" 0 0 "Shell" 0 -1 1511453300496 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_key: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_key\"" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_key: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_key\"" 0 0 "Shell" 0 -1 1511453300499 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_leds: Starting RTL generation for module 'DE0_nano_system_pio_leds'" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_leds: Starting RTL generation for module 'DE0_nano_system_pio_leds'" 0 0 "Shell" 0 -1 1511453300536 ""}
{ "Info" "DE0_nano_system_pio_leds_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:20 Info: pio_leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0070_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0070_pio_leds_gen/" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0070_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0070_pio_leds_gen/" 0 0 "Shell" 0 -1 1511453300536 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_leds: Done RTL generation for module 'DE0_nano_system_pio_leds'" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_leds: Done RTL generation for module 'DE0_nano_system_pio_leds'" 0 0 "Shell" 0 -1 1511453300779 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_leds: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_leds\"" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_leds: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_leds\"" 0 0 "Shell" 0 -1 1511453300782 ""}
{ "Info" "" "" "2017.11.23.17:08:20 Info: pio_switch: Starting RTL generation for module 'DE0_nano_system_pio_switch'" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_switch: Starting RTL generation for module 'DE0_nano_system_pio_switch'" 0 0 "Shell" 0 -1 1511453300820 ""}
{ "Info" "DE0_nano_system_pio_switch_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:20 Info: pio_switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_switch --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0071_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0071_pio_switch_gen/" {  } {  } 0 0 "2017.11.23.17:08:20 Info: pio_switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_switch --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0071_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0071_pio_switch_gen/" 0 0 "Shell" 0 -1 1511453300820 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: pio_switch: Done RTL generation for module 'DE0_nano_system_pio_switch'" {  } {  } 0 0 "2017.11.23.17:08:21 Info: pio_switch: Done RTL generation for module 'DE0_nano_system_pio_switch'" 0 0 "Shell" 0 -1 1511453301064 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: pio_switch: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_switch\"" {  } {  } 0 0 "2017.11.23.17:08:21 Info: pio_switch: \"DE0_nano_system\" instantiated altera_avalon_pio \"pio_switch\"" 0 0 "Shell" 0 -1 1511453301068 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: sdram: Starting RTL generation for module 'DE0_nano_system_sdram'" {  } {  } 0 0 "2017.11.23.17:08:21 Info: sdram: Starting RTL generation for module 'DE0_nano_system_sdram'" 0 0 "Shell" 0 -1 1511453301091 ""}
{ "Info" "DE0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:21 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_nano_system_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0072_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0072_sdram_gen/" {  } {  } 0 0 "2017.11.23.17:08:21 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_nano_system_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0072_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0072_sdram_gen/" 0 0 "Shell" 0 -1 1511453301092 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: sdram: Done RTL generation for module 'DE0_nano_system_sdram'" {  } {  } 0 0 "2017.11.23.17:08:21 Info: sdram: Done RTL generation for module 'DE0_nano_system_sdram'" 0 0 "Shell" 0 -1 1511453301602 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: sdram: \"DE0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.11.23.17:08:21 Info: sdram: \"DE0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1511453301606 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: sysid_qsys: \"DE0_nano_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.11.23.17:08:21 Info: sysid_qsys: \"DE0_nano_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1511453301611 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: timer: Starting RTL generation for module 'DE0_nano_system_timer'" {  } {  } 0 0 "2017.11.23.17:08:21 Info: timer: Starting RTL generation for module 'DE0_nano_system_timer'" 0 0 "Shell" 0 -1 1511453301615 ""}
{ "Info" "DE0_nano_system_timer_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:21 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_nano_system_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0074_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0074_timer_gen/" {  } {  } 0 0 "2017.11.23.17:08:21 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_nano_system_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0074_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0074_timer_gen/" 0 0 "Shell" 0 -1 1511453301616 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: timer: Done RTL generation for module 'DE0_nano_system_timer'" {  } {  } 0 0 "2017.11.23.17:08:21 Info: timer: Done RTL generation for module 'DE0_nano_system_timer'" 0 0 "Shell" 0 -1 1511453301943 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: timer: \"DE0_nano_system\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2017.11.23.17:08:21 Info: timer: \"DE0_nano_system\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1511453301947 ""}
{ "Info" "" "" "2017.11.23.17:08:21 Info: xbee_uart: Starting RTL generation for module 'DE0_nano_system_xbee_uart'" {  } {  } 0 0 "2017.11.23.17:08:21 Info: xbee_uart: Starting RTL generation for module 'DE0_nano_system_xbee_uart'" 0 0 "Shell" 0 -1 1511453301983 ""}
{ "Info" "DE0_nano_system_xbee_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:21 Info: xbee_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_nano_system_xbee_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0075_xbee_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0075_xbee_uart_gen/" {  } {  } 0 0 "2017.11.23.17:08:21 Info: xbee_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_nano_system_xbee_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0075_xbee_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0075_xbee_uart_gen/" 0 0 "Shell" 0 -1 1511453301983 ""}
{ "Info" "" "" "2017.11.23.17:08:22 Info: xbee_uart: Done RTL generation for module 'DE0_nano_system_xbee_uart'" {  } {  } 0 0 "2017.11.23.17:08:22 Info: xbee_uart: Done RTL generation for module 'DE0_nano_system_xbee_uart'" 0 0 "Shell" 0 -1 1511453302531 ""}
{ "Info" "" "" "2017.11.23.17:08:22 Info: xbee_uart: \"DE0_nano_system\" instantiated altera_avalon_uart \"xbee_uart\"" {  } {  } 0 0 "2017.11.23.17:08:22 Info: xbee_uart: \"DE0_nano_system\" instantiated altera_avalon_uart \"xbee_uart\"" 0 0 "Shell" 0 -1 1511453302534 ""}
{ "Info" "" "" "2017.11.23.17:08:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453303450 ""}
{ "Info" "" "" "2017.11.23.17:08:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453303555 ""}
{ "Info" "" "" "2017.11.23.17:08:23 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:23 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453303642 ""}
{ "Info" "" "" "2017.11.23.17:08:23 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:23 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453303747 ""}
{ "Info" "" "" "2017.11.23.17:08:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453303843 ""}
{ "Info" "" "" "2017.11.23.17:08:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453303938 ""}
{ "Info" "" "" "2017.11.23.17:08:24 Info: mm_interconnect_0: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.11.23.17:08:24 Info: mm_interconnect_0: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1511453304695 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306215 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306311 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306422 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306519 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306604 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306701 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306788 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306888 ""}
{ "Info" "" "" "2017.11.23.17:08:26 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:26 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453306980 ""}
{ "Info" "" "" "2017.11.23.17:08:27 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:27 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453307070 ""}
{ "Info" "" "" "2017.11.23.17:08:27 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:27 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453307155 ""}
{ "Info" "" "" "2017.11.23.17:08:27 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:27 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453307242 ""}
{ "Info" "" "" "2017.11.23.17:08:27 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.11.23.17:08:27 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1511453307338 ""}
{ "Info" "" "" "2017.11.23.17:08:28 Info: mm_interconnect_1: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.11.23.17:08:28 Info: mm_interconnect_1: \"DE0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1511453308759 ""}
{ "Info" "" "" "2017.11.23.17:08:28 Info: irq_mapper: \"DE0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.11.23.17:08:28 Info: irq_mapper: \"DE0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1511453308768 ""}
{ "Info" "" "" "2017.11.23.17:08:28 Info: irq_synchronizer: \"DE0_nano_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2017.11.23.17:08:28 Info: irq_synchronizer: \"DE0_nano_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1511453308780 ""}
{ "Info" "" "" "2017.11.23.17:08:28 Info: rst_controller: \"DE0_nano_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.11.23.17:08:28 Info: rst_controller: \"DE0_nano_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1511453308808 ""}
{ "Info" "" "" "2017.11.23.17:08:28 Info: cpu: Starting RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" {  } {  } 0 0 "2017.11.23.17:08:28 Info: cpu: Starting RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" 0 0 "Shell" 0 -1 1511453308825 ""}
{ "Info" "DE0_nano_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.11.23.17:08:28 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_nano_system_nios2_cpu_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0079_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0079_cpu_gen/" {  } {  } 0 0 "2017.11.23.17:08:28 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_nano_system_nios2_cpu_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0079_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0079_cpu_gen/" 0 0 "Shell" 0 -1 1511453308825 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:29 (*) Starting Nios II generation" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:29 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1511453319551 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:29 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:29 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1511453319551 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1511453319551 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1511453319551 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1511453319551 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Plaintext license not found." {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1511453319551 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1511453319552 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1511453319552 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1511453319552 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1511453319552 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1511453319553 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1511453319553 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1511453319554 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)     Testbench" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)     Testbench" 0 0 "Shell" 0 -1 1511453319555 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)     Instruction decoding" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1511453319555 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)       Instruction fields" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)       Instruction fields" 0 0 "Shell" 0 -1 1511453319555 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)       Instruction decodes" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1511453319556 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1511453319556 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)       Instruction controls" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)       Instruction controls" 0 0 "Shell" 0 -1 1511453319556 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)     Pipeline frontend" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1511453319556 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)     Pipeline backend" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1511453319556 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:36 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:36 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1511453319556 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:38 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:38 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1511453319557 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:39 (*) Done Nios II generation" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:39 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1511453319557 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: Done RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: Done RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'" 0 0 "Shell" 0 -1 1511453319557 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1511453319577 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1511453319597 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1511453319601 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1511453319611 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1511453319615 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1511453319619 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1511453319634 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1511453319647 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1511453319666 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1511453319684 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1511453319703 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1511453319731 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319740 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1511453319746 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319760 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1511453319777 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1511453319783 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1511453319799 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1511453319815 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319818 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1511453319822 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1511453319828 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1511453319833 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1511453319848 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319861 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1511453319875 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319876 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1511453319879 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319885 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319886 ""}
{ "Info" "" "" "2017.11.23.17:08:39 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2017.11.23.17:08:39 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1511453319890 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319893 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453319893 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1511453320011 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" 0 0 "Shell" 0 -1 1511453320124 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1511453320135 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1511453320147 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1511453320153 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1511453320166 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:40 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:40 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453320167 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1511453320171 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1511453320188 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.11.23.17:08:40 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" {  } {  } 0 0 "2017.11.23.17:08:40 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules" 0 0 "Shell" 0 -1 1511453320204 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1511453320209 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.11.23.17:08:40 Info: error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1511453320214 ""}
{ "Info" "" "" "2017.11.23.17:08:40 Info: DE0_nano_system: Done \"DE0_nano_system\" with 58 modules, 95 files" {  } {  } 0 0 "2017.11.23.17:08:40 Info: DE0_nano_system: Done \"DE0_nano_system\" with 58 modules, 95 files" 0 0 "Shell" 0 -1 1511453320215 ""}
{ "Info" "" "" "2017.11.23.17:08:41 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.11.23.17:08:41 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1511453321049 ""}
{ "Info" "" "" "2017.11.23.17:08:41 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.11.23.17:08:41 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1511453321049 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys DE0_nano_system.qsys " "Completed upgrading IP component Qsys with file \"DE0_nano_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1511453321631 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1511453326950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511453326951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 17:08:46 2017 " "Processing ended: Thu Nov 23 17:08:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511453326951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511453326951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511453326951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1511453326951 ""}
