$date
	Thu Oct 20 08:53:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 4 ! g [3:0] $end
$var reg 4 " b [3:0] $end
$scope module m1 $end
$var wire 4 # b [3:0] $end
$var wire 4 $ w0 [3:0] $end
$var wire 1 % x $end
$var wire 4 & w3 [3:0] $end
$var wire 4 ' w2 [3:0] $end
$var wire 4 ( w1 [3:0] $end
$var wire 4 ) g [3:0] $end
$scope module stage0 $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [3:0] $end
$var reg 1 , f $end
$upscope $end
$scope module stage1 $end
$var wire 2 - s [1:0] $end
$var wire 4 . w [3:0] $end
$var reg 1 / f $end
$upscope $end
$scope module stage2 $end
$var wire 2 0 s [1:0] $end
$var wire 4 1 w [3:0] $end
$var reg 1 2 f $end
$upscope $end
$scope module stage3 $end
$var wire 2 3 s [1:0] $end
$var wire 4 4 w [3:0] $end
$var reg 1 5 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
15
b1111 4
b10 3
12
b1111 1
b10 0
1/
b1100 .
b10 -
1,
b110 +
b10 *
b1111 )
b1100 (
b1111 '
b1111 &
1%
b110 $
b1010 #
b1010 "
b1111 !
$end
#20
02
b0 '
b0 1
0%
b1010 !
b1010 )
0,
b11 (
b11 .
b0 *
b0 -
b0 0
b0 3
b1100 "
b1100 #
#40
12
b1111 '
b1111 1
1%
1,
b1101 !
b1101 )
0/
b1100 (
b1100 .
b1 *
b1 -
b1 0
b1 3
b1001 "
b1001 #
#60
1/
b111 !
b111 )
05
b11 (
b11 .
b0 &
b0 4
b101 "
b101 #
#80
