{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 21:53:01 2021 " "Info: Processing started: Thu Apr 15 21:53:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../GaoYue/selector/selector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../GaoYue/selector/selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "../../GaoYue/selector/selector.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../GaoYue/counter/counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../GaoYue/counter/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR-16/IR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR-16/IR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR-8 " "Info: Found entity 1: IR-8" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../THREE-STATE-GATE/THREE-STATE-GATE.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 THREE-STATE-GATE " "Info: Found entity 1: THREE-STATE-GATE" {  } { { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../START-CP/START-CP.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../START-CP/START-CP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 START-CP " "Info: Found entity 1: START-CP" {  } { { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FANGCUN-SYSTEM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FANGCUN-SYSTEM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FANGCUN-SYSTEM " "Info: Found entity 1: FANGCUN-SYSTEM" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FANGCUN-SYSTEM " "Info: Elaborating entity \"FANGCUN-SYSTEM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Warning: Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -96 760 808 -64 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Warning: Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 192 56 104 224 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst\"" {  } { { "FANGCUN-SYSTEM.bdf" "inst" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 304 384 480 656 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:PC " "Info: Elaborating entity \"counter\" for hierarchy \"counter:PC\"" {  } { { "FANGCUN-SYSTEM.bdf" "PC" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 168 704 800 360 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START-CP START-CP:inst7 " "Info: Elaborating entity \"START-CP\" for hierarchy \"START-CP:inst7\"" {  } { { "FANGCUN-SYSTEM.bdf" "inst7" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 128 160 384 256 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR-8 IR-8:MAR " "Info: Elaborating entity \"IR-8\" for hierarchy \"IR-8:MAR\"" {  } { { "FANGCUN-SYSTEM.bdf" "MAR" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 448 704 800 672 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THREE-STATE-GATE THREE-STATE-GATE:inst8 " "Info: Elaborating entity \"THREE-STATE-GATE\" for hierarchy \"THREE-STATE-GATE:inst8\"" {  } { { "FANGCUN-SYSTEM.bdf" "inst8" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1032 440 536 1256 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name17 RAMD7 " "Warning: Output pin \"pin_name17\" driven by bidirectional pin \"RAMD7\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1000 408 584 1016 "pin_name17" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 952 112 288 968 "RAMD7" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name16 RAMD6 " "Warning: Output pin \"pin_name16\" driven by bidirectional pin \"RAMD6\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1368 408 584 1384 "pin_name16" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 936 112 288 952 "RAMD6" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name15 RAMD5 " "Warning: Output pin \"pin_name15\" driven by bidirectional pin \"RAMD5\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1352 408 584 1368 "pin_name15" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 920 112 288 936 "RAMD5" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name14 RAMD4 " "Warning: Output pin \"pin_name14\" driven by bidirectional pin \"RAMD4\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1336 408 584 1352 "pin_name14" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 904 112 288 920 "RAMD4" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name13 RAMD3 " "Warning: Output pin \"pin_name13\" driven by bidirectional pin \"RAMD3\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1320 408 584 1336 "pin_name13" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 888 112 288 904 "RAMD3" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name12 RAMD2 " "Warning: Output pin \"pin_name12\" driven by bidirectional pin \"RAMD2\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1304 408 584 1320 "pin_name12" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 872 112 288 888 "RAMD2" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name11 RAMD1 " "Warning: Output pin \"pin_name11\" driven by bidirectional pin \"RAMD1\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1288 408 584 1304 "pin_name11" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 856 112 288 872 "RAMD1" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pin_name RAMD0 " "Warning: Output pin \"pin_name\" driven by bidirectional pin \"RAMD0\" cannot be tri-stated" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1272 408 584 1288 "pin_name" "" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 840 112 288 856 "RAMD0" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Info: Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 21:53:05 2021 " "Info: Processing ended: Thu Apr 15 21:53:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 21:53:07 2021 " "Info: Processing started: Thu Apr 15 21:53:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "FANGCUN-SYSTEM EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"FANGCUN-SYSTEM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 46 " "Warning: No exact pin location assignment(s) for 8 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1272 408 584 1288 "pin_name" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name11 " "Info: Pin pin_name11 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name11 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1288 408 584 1304 "pin_name11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name12 " "Info: Pin pin_name12 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name12 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1304 408 584 1320 "pin_name12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name13 " "Info: Pin pin_name13 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name13 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1320 408 584 1336 "pin_name13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name14 " "Info: Pin pin_name14 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name14 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1336 408 584 1352 "pin_name14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name15 " "Info: Pin pin_name15 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name15 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1352 408 584 1368 "pin_name15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name16 " "Info: Pin pin_name16 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name16 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1368 408 584 1384 "pin_name16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name17 " "Info: Pin pin_name17 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pin_name17 } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 1000 408 584 1016 "pin_name17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "START-CP:inst7\|inst4  " "Info: Automatically promoted node START-CP:inst7\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:uPC\|inst3 " "Info: Destination node counter:uPC\|inst3" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:uPC|inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst19 " "Info: Destination node inst19" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -8 920 1096 8 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 24 928 1104 40 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START-CP:inst7|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 11 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 33 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.630 ns register register " "Info: Estimated most critical path is register to register delay of 0.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:MDR\|inst1 1 REG LAB_X9_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y18; Fanout = 1; REG Node = 'IR-8:MDR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:MDR|inst1 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.096 ns) 0.630 ns THREE-STATE-GATE:inst8\|inst9 2 REG LAB_X9_Y18 1 " "Info: 2: + IC(0.534 ns) + CELL(0.096 ns) = 0.630 ns; Loc. = LAB_X9_Y18; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.096 ns ( 15.24 % ) " "Info: Total cell delay = 0.096 ns ( 15.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 84.76 % ) " "Info: Total interconnect delay = 0.534 ns ( 84.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 134 " "Info: 1 (of 134) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Warning: Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD7 0 " "Info: Pin \"RAMD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD6 0 " "Info: Pin \"RAMD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD5 0 " "Info: Pin \"RAMD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD4 0 " "Info: Pin \"RAMD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD3 0 " "Info: Pin \"RAMD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD2 0 " "Info: Pin \"RAMD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD1 0 " "Info: Pin \"RAMD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD0 0 " "Info: Pin \"RAMD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA7 0 " "Info: Pin \"RAMA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA6 0 " "Info: Pin \"RAMA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA5 0 " "Info: Pin \"RAMA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA4 0 " "Info: Pin \"RAMA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA3 0 " "Info: Pin \"RAMA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA2 0 " "Info: Pin \"RAMA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA1 0 " "Info: Pin \"RAMA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA0 0 " "Info: Pin \"RAMA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA7 0 " "Info: Pin \"ROMA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA6 0 " "Info: Pin \"ROMA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA0 0 " "Info: Pin \"ROMA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA1 0 " "Info: Pin \"ROMA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA2 0 " "Info: Pin \"ROMA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA3 0 " "Info: Pin \"ROMA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA4 0 " "Info: Pin \"ROMA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA5 0 " "Info: Pin \"ROMA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRN 0 " "Info: Pin \"WRN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDN 0 " "Info: Pin \"RDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name 0 " "Info: Pin \"pin_name\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name11 0 " "Info: Pin \"pin_name11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name12 0 " "Info: Pin \"pin_name12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name13 0 " "Info: Pin \"pin_name13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name14 0 " "Info: Pin \"pin_name14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name15 0 " "Info: Pin \"pin_name15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name16 0 " "Info: Pin \"pin_name16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name17 0 " "Info: Pin \"pin_name17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "WR " "Info: Following pins have the same output enable: WR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD7 3.3-V LVTTL " "Info: Type bi-directional pin RAMD7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD7" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 952 112 288 968 "RAMD7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD6 3.3-V LVTTL " "Info: Type bi-directional pin RAMD6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD6" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 936 112 288 952 "RAMD6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD5 3.3-V LVTTL " "Info: Type bi-directional pin RAMD5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD5" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 920 112 288 936 "RAMD5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD4 3.3-V LVTTL " "Info: Type bi-directional pin RAMD4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD4" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 904 112 288 920 "RAMD4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD3 3.3-V LVTTL " "Info: Type bi-directional pin RAMD3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD3" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 888 112 288 904 "RAMD3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD2 3.3-V LVTTL " "Info: Type bi-directional pin RAMD2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD2" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 872 112 288 888 "RAMD2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD1 3.3-V LVTTL " "Info: Type bi-directional pin RAMD1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD1" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 856 112 288 872 "RAMD1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD0 3.3-V LVTTL " "Info: Type bi-directional pin RAMD0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMD0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD0" } } } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 840 112 288 856 "RAMD0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 21:53:12 2021 " "Info: Processing ended: Thu Apr 15 21:53:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 21:53:19 2021 " "Info: Processing started: Thu Apr 15 21:53:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 21:53:21 2021 " "Info: Processing ended: Thu Apr 15 21:53:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 21:53:22 2021 " "Info: Processing started: Thu Apr 15 21:53:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMAR " "Info: Assuming node \"CPMAR\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -200 624 792 -184 "CPMAR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMDR " "Info: Assuming node \"CPMDR\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -152 624 792 -136 "CPMDR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMDR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPPC " "Info: Assuming node \"CPPC\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -104 624 792 -88 "CPPC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst3 " "Info: Detected ripple clock \"counter:uPC\|inst3\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst8 " "Info: Detected ripple clock \"counter:uPC\|inst8\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst9 " "Info: Detected ripple clock \"counter:uPC\|inst9\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst10 " "Info: Detected ripple clock \"counter:uPC\|inst10\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst11 " "Info: Detected ripple clock \"counter:uPC\|inst11\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst12 " "Info: Detected ripple clock \"counter:uPC\|inst12\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst13 " "Info: Detected ripple clock \"counter:uPC\|inst13\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst3 " "Info: Detected ripple clock \"counter:PC\|inst3\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst8 " "Info: Detected ripple clock \"counter:PC\|inst8\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst9 " "Info: Detected ripple clock \"counter:PC\|inst9\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst10 " "Info: Detected ripple clock \"counter:PC\|inst10\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst11 " "Info: Detected ripple clock \"counter:PC\|inst11\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst12 " "Info: Detected ripple clock \"counter:PC\|inst12\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst13 " "Info: Detected ripple clock \"counter:PC\|inst13\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START-CP:inst7\|inst6 " "Info: Detected ripple clock \"START-CP:inst7\|inst6\" as buffer" {  } { { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START-CP:inst7\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START-CP:inst7\|inst4 " "Info: Detected gated clock \"START-CP:inst7\|inst4\" as buffer" {  } { { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START-CP:inst7\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "START register register counter:PC\|inst14 counter:PC\|inst14 380.08 MHz Internal " "Info: Clock \"START\" Internal fmax is restricted to 380.08 MHz between source register \"counter:PC\|inst14\" and destination register \"counter:PC\|inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X30_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:PC\|inst14~2 2 COMB LCCOMB_X30_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'counter:PC\|inst14~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:PC|inst14 counter:PC|inst14~2 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:PC\|inst14 3 REG LCFF_X30_Y13_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.506 ns - Smallest " "Info: - Smallest clock skew is -1.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 13.947 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 13.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.483 ns) 2.598 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X30_Y11_N28 7 " "Info: 2: + IC(1.039 ns) + CELL(0.483 ns) = 2.598 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { START START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.177 ns) 3.092 ns inst19 3 COMB LCCOMB_X30_Y11_N24 1 " "Info: 3: + IC(0.317 ns) + CELL(0.177 ns) = 3.092 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 4.459 ns counter:PC\|inst3 4 REG LCFF_X29_Y11_N3 3 " "Info: 4: + IC(0.488 ns) + CELL(0.879 ns) = 4.459 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 5.671 ns counter:PC\|inst8 5 REG LCFF_X29_Y11_N9 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 5.671 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 7.456 ns counter:PC\|inst9 6 REG LCFF_X28_Y14_N19 3 " "Info: 6: + IC(0.906 ns) + CELL(0.879 ns) = 7.456 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.668 ns counter:PC\|inst10 7 REG LCFF_X28_Y14_N17 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 8.668 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 10.105 ns counter:PC\|inst11 8 REG LCFF_X29_Y14_N3 3 " "Info: 8: + IC(0.558 ns) + CELL(0.879 ns) = 10.105 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 11.317 ns counter:PC\|inst12 9 REG LCFF_X29_Y14_N17 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 11.317 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 13.012 ns counter:PC\|inst13 10 REG LCFF_X30_Y13_N3 3 " "Info: 10: + IC(0.816 ns) + CELL(0.879 ns) = 13.012 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 13.947 ns counter:PC\|inst14 11 REG LCFF_X30_Y13_N1 2 " "Info: 11: + IC(0.333 ns) + CELL(0.602 ns) = 13.947 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.491 ns ( 60.88 % ) " "Info: Total cell delay = 8.491 ns ( 60.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.456 ns ( 39.12 % ) " "Info: Total interconnect delay = 5.456 ns ( 39.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.947 ns" { START START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.947 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.039ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.483ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.453 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.879 ns) 2.999 ns START-CP:inst7\|inst6 2 REG LCFF_X30_Y14_N9 1 " "Info: 2: + IC(1.044 ns) + CELL(0.879 ns) = 2.999 ns; Loc. = LCFF_X30_Y14_N9; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 4.104 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X30_Y11_N28 7 " "Info: 3: + IC(0.927 ns) + CELL(0.178 ns) = 4.104 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.177 ns) 4.598 ns inst19 4 COMB LCCOMB_X30_Y11_N24 1 " "Info: 4: + IC(0.317 ns) + CELL(0.177 ns) = 4.598 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 5.965 ns counter:PC\|inst3 5 REG LCFF_X29_Y11_N3 3 " "Info: 5: + IC(0.488 ns) + CELL(0.879 ns) = 5.965 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 7.177 ns counter:PC\|inst8 6 REG LCFF_X29_Y11_N9 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 7.177 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 8.962 ns counter:PC\|inst9 7 REG LCFF_X28_Y14_N19 3 " "Info: 7: + IC(0.906 ns) + CELL(0.879 ns) = 8.962 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 10.174 ns counter:PC\|inst10 8 REG LCFF_X28_Y14_N17 3 " "Info: 8: + IC(0.333 ns) + CELL(0.879 ns) = 10.174 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 11.611 ns counter:PC\|inst11 9 REG LCFF_X29_Y14_N3 3 " "Info: 9: + IC(0.558 ns) + CELL(0.879 ns) = 11.611 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 12.823 ns counter:PC\|inst12 10 REG LCFF_X29_Y14_N17 3 " "Info: 10: + IC(0.333 ns) + CELL(0.879 ns) = 12.823 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 14.518 ns counter:PC\|inst13 11 REG LCFF_X30_Y13_N3 3 " "Info: 11: + IC(0.816 ns) + CELL(0.879 ns) = 14.518 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.453 ns counter:PC\|inst14 12 REG LCFF_X30_Y13_N1 2 " "Info: 12: + IC(0.333 ns) + CELL(0.602 ns) = 15.453 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.065 ns ( 58.66 % ) " "Info: Total cell delay = 9.065 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.388 ns ( 41.34 % ) " "Info: Total interconnect delay = 6.388 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.453 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.453 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.947 ns" { START START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.947 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.039ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.483ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.453 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.453 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.947 ns" { START START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.947 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.039ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.483ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.453 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.453 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter:PC|inst14 {} } {  } {  } "" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register counter:PC\|inst14 counter:PC\|inst14 405.02 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 405.02 MHz between source register \"counter:PC\|inst14\" and destination register \"counter:PC\|inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X30_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:PC\|inst14~2 2 COMB LCCOMB_X30_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'counter:PC\|inst14~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:PC|inst14 counter:PC|inst14~2 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:PC\|inst14 3 REG LCFF_X30_Y13_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 14.187 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 14.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.322 ns) 2.838 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X30_Y11_N28 7 " "Info: 2: + IC(1.613 ns) + CELL(0.322 ns) = 2.838 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.177 ns) 3.332 ns inst19 3 COMB LCCOMB_X30_Y11_N24 1 " "Info: 3: + IC(0.317 ns) + CELL(0.177 ns) = 3.332 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 4.699 ns counter:PC\|inst3 4 REG LCFF_X29_Y11_N3 3 " "Info: 4: + IC(0.488 ns) + CELL(0.879 ns) = 4.699 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 5.911 ns counter:PC\|inst8 5 REG LCFF_X29_Y11_N9 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 5.911 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 7.696 ns counter:PC\|inst9 6 REG LCFF_X28_Y14_N19 3 " "Info: 6: + IC(0.906 ns) + CELL(0.879 ns) = 7.696 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.908 ns counter:PC\|inst10 7 REG LCFF_X28_Y14_N17 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 8.908 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 10.345 ns counter:PC\|inst11 8 REG LCFF_X29_Y14_N3 3 " "Info: 8: + IC(0.558 ns) + CELL(0.879 ns) = 10.345 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 11.557 ns counter:PC\|inst12 9 REG LCFF_X29_Y14_N17 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 11.557 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 13.252 ns counter:PC\|inst13 10 REG LCFF_X30_Y13_N3 3 " "Info: 10: + IC(0.816 ns) + CELL(0.879 ns) = 13.252 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 14.187 ns counter:PC\|inst14 11 REG LCFF_X30_Y13_N1 2 " "Info: 11: + IC(0.333 ns) + CELL(0.602 ns) = 14.187 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.157 ns ( 57.50 % ) " "Info: Total cell delay = 8.157 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.030 ns ( 42.50 % ) " "Info: Total interconnect delay = 6.030 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.187 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.187 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.613ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.903ns 0.322ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 14.187 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 14.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.322 ns) 2.838 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X30_Y11_N28 7 " "Info: 2: + IC(1.613 ns) + CELL(0.322 ns) = 2.838 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.177 ns) 3.332 ns inst19 3 COMB LCCOMB_X30_Y11_N24 1 " "Info: 3: + IC(0.317 ns) + CELL(0.177 ns) = 3.332 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 4.699 ns counter:PC\|inst3 4 REG LCFF_X29_Y11_N3 3 " "Info: 4: + IC(0.488 ns) + CELL(0.879 ns) = 4.699 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 5.911 ns counter:PC\|inst8 5 REG LCFF_X29_Y11_N9 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 5.911 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 7.696 ns counter:PC\|inst9 6 REG LCFF_X28_Y14_N19 3 " "Info: 6: + IC(0.906 ns) + CELL(0.879 ns) = 7.696 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.908 ns counter:PC\|inst10 7 REG LCFF_X28_Y14_N17 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 8.908 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 10.345 ns counter:PC\|inst11 8 REG LCFF_X29_Y14_N3 3 " "Info: 8: + IC(0.558 ns) + CELL(0.879 ns) = 10.345 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 11.557 ns counter:PC\|inst12 9 REG LCFF_X29_Y14_N17 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 11.557 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 13.252 ns counter:PC\|inst13 10 REG LCFF_X30_Y13_N3 3 " "Info: 10: + IC(0.816 ns) + CELL(0.879 ns) = 13.252 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 14.187 ns counter:PC\|inst14 11 REG LCFF_X30_Y13_N1 2 " "Info: 11: + IC(0.333 ns) + CELL(0.602 ns) = 14.187 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.157 ns ( 57.50 % ) " "Info: Total cell delay = 8.157 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.030 ns ( 42.50 % ) " "Info: Total interconnect delay = 6.030 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.187 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.187 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.613ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.903ns 0.322ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.187 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.187 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.613ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.903ns 0.322ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.187 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.187 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.613ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.903ns 0.322ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter:PC|inst14 {} } {  } {  } "" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMAR " "Info: No valid register-to-register data paths exist for clock \"CPMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMDR " "Info: No valid register-to-register data paths exist for clock \"CPMDR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CPPC register register counter:PC\|inst14 counter:PC\|inst14 405.02 MHz Internal " "Info: Clock \"CPPC\" Internal fmax is restricted to 405.02 MHz between source register \"counter:PC\|inst14\" and destination register \"counter:PC\|inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X30_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:PC\|inst14~2 2 COMB LCCOMB_X30_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'counter:PC\|inst14~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:PC|inst14 counter:PC|inst14~2 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:PC\|inst14 3 REG LCFF_X30_Y13_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC destination 13.933 ns + Shortest register " "Info: + Shortest clock path from clock \"CPPC\" to destination register is 13.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPPC 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -104 624 792 -88 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.545 ns) 3.078 ns inst19 2 COMB LCCOMB_X30_Y11_N24 1 " "Info: 2: + IC(1.620 ns) + CELL(0.545 ns) = 3.078 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { CPPC inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 4.445 ns counter:PC\|inst3 3 REG LCFF_X29_Y11_N3 3 " "Info: 3: + IC(0.488 ns) + CELL(0.879 ns) = 4.445 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 5.657 ns counter:PC\|inst8 4 REG LCFF_X29_Y11_N9 3 " "Info: 4: + IC(0.333 ns) + CELL(0.879 ns) = 5.657 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 7.442 ns counter:PC\|inst9 5 REG LCFF_X28_Y14_N19 3 " "Info: 5: + IC(0.906 ns) + CELL(0.879 ns) = 7.442 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.654 ns counter:PC\|inst10 6 REG LCFF_X28_Y14_N17 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 8.654 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 10.091 ns counter:PC\|inst11 7 REG LCFF_X29_Y14_N3 3 " "Info: 7: + IC(0.558 ns) + CELL(0.879 ns) = 10.091 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 11.303 ns counter:PC\|inst12 8 REG LCFF_X29_Y14_N17 3 " "Info: 8: + IC(0.333 ns) + CELL(0.879 ns) = 11.303 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 12.998 ns counter:PC\|inst13 9 REG LCFF_X30_Y13_N3 3 " "Info: 9: + IC(0.816 ns) + CELL(0.879 ns) = 12.998 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 13.933 ns counter:PC\|inst14 10 REG LCFF_X30_Y13_N1 2 " "Info: 10: + IC(0.333 ns) + CELL(0.602 ns) = 13.933 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.213 ns ( 58.95 % ) " "Info: Total cell delay = 8.213 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.720 ns ( 41.05 % ) " "Info: Total interconnect delay = 5.720 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.933 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.933 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.620ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.913ns 0.545ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC source 13.933 ns - Longest register " "Info: - Longest clock path from clock \"CPPC\" to source register is 13.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPPC 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -104 624 792 -88 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.545 ns) 3.078 ns inst19 2 COMB LCCOMB_X30_Y11_N24 1 " "Info: 2: + IC(1.620 ns) + CELL(0.545 ns) = 3.078 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { CPPC inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 4.445 ns counter:PC\|inst3 3 REG LCFF_X29_Y11_N3 3 " "Info: 3: + IC(0.488 ns) + CELL(0.879 ns) = 4.445 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 5.657 ns counter:PC\|inst8 4 REG LCFF_X29_Y11_N9 3 " "Info: 4: + IC(0.333 ns) + CELL(0.879 ns) = 5.657 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 7.442 ns counter:PC\|inst9 5 REG LCFF_X28_Y14_N19 3 " "Info: 5: + IC(0.906 ns) + CELL(0.879 ns) = 7.442 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.654 ns counter:PC\|inst10 6 REG LCFF_X28_Y14_N17 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 8.654 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 10.091 ns counter:PC\|inst11 7 REG LCFF_X29_Y14_N3 3 " "Info: 7: + IC(0.558 ns) + CELL(0.879 ns) = 10.091 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 11.303 ns counter:PC\|inst12 8 REG LCFF_X29_Y14_N17 3 " "Info: 8: + IC(0.333 ns) + CELL(0.879 ns) = 11.303 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 12.998 ns counter:PC\|inst13 9 REG LCFF_X30_Y13_N3 3 " "Info: 9: + IC(0.816 ns) + CELL(0.879 ns) = 12.998 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 13.933 ns counter:PC\|inst14 10 REG LCFF_X30_Y13_N1 2 " "Info: 10: + IC(0.333 ns) + CELL(0.602 ns) = 13.933 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.213 ns ( 58.95 % ) " "Info: Total cell delay = 8.213 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.720 ns ( 41.05 % ) " "Info: Total interconnect delay = 5.720 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.933 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.933 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.620ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.913ns 0.545ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.933 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.933 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.620ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.913ns 0.545ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.933 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.933 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.620ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 0.913ns 0.545ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter:PC|inst14 {} } {  } {  } "" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR-8:MDR\|inst1 THREE-STATE-GATE:inst8\|inst9 START 6.754 ns " "Info: Found hold time violation between source  pin or register \"IR-8:MDR\|inst1\" and destination pin or register \"THREE-STATE-GATE:inst8\|inst9\" for clock \"START\" (Hold time is 6.754 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.369 ns + Largest " "Info: + Largest clock skew is 7.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 13.423 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 13.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.879 ns) 2.999 ns START-CP:inst7\|inst6 2 REG LCFF_X30_Y14_N9 1 " "Info: 2: + IC(1.044 ns) + CELL(0.879 ns) = 2.999 ns; Loc. = LCFF_X30_Y14_N9; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 4.104 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X30_Y11_N28 7 " "Info: 3: + IC(0.927 ns) + CELL(0.178 ns) = 4.104 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.860 ns) + CELL(0.000 ns) 11.964 ns START-CP:inst7\|inst4~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(7.860 ns) + CELL(0.000 ns) = 11.964 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'START-CP:inst7\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.860 ns" { START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.602 ns) 13.423 ns THREE-STATE-GATE:inst8\|inst9 5 REG LCFF_X9_Y18_N7 1 " "Info: 5: + IC(0.857 ns) + CELL(0.602 ns) = 13.423 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 20.38 % ) " "Info: Total cell delay = 2.735 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.688 ns ( 79.62 % ) " "Info: Total interconnect delay = 10.688 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.423 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.423 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 7.860ns 0.857ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 6.054 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 6.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.483 ns) 2.598 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X30_Y11_N28 7 " "Info: 2: + IC(1.039 ns) + CELL(0.483 ns) = 2.598 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { START START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.427 ns) 3.348 ns inst18 3 COMB LCCOMB_X30_Y11_N10 1 " "Info: 3: + IC(0.323 ns) + CELL(0.427 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { START-CP:inst7|inst4 inst18 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.000 ns) 4.595 ns inst18~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.247 ns) + CELL(0.000 ns) = 4.595 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.602 ns) 6.054 ns IR-8:MDR\|inst1 5 REG LCFF_X9_Y18_N23 1 " "Info: 5: + IC(0.857 ns) + CELL(0.602 ns) = 6.054 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 1; REG Node = 'IR-8:MDR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 42.75 % ) " "Info: Total cell delay = 2.588 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.466 ns ( 57.25 % ) " "Info: Total interconnect delay = 3.466 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { START START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst1 {} } { 0.000ns 0.000ns 1.039ns 0.323ns 1.247ns 0.857ns } { 0.000ns 1.076ns 0.483ns 0.427ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.423 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.423 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 7.860ns 0.857ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { START START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst1 {} } { 0.000ns 0.000ns 1.039ns 0.323ns 1.247ns 0.857ns } { 0.000ns 1.076ns 0.483ns 0.427ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.624 ns - Shortest register register " "Info: - Shortest register to register delay is 0.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:MDR\|inst1 1 REG LCFF_X9_Y18_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 1; REG Node = 'IR-8:MDR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:MDR|inst1 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.178 ns) 0.528 ns THREE-STATE-GATE:inst8\|inst9~feeder 2 COMB LCCOMB_X9_Y18_N6 1 " "Info: 2: + IC(0.350 ns) + CELL(0.178 ns) = 0.528 ns; Loc. = LCCOMB_X9_Y18_N6; Fanout = 1; COMB Node = 'THREE-STATE-GATE:inst8\|inst9~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9~feeder } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.624 ns THREE-STATE-GATE:inst8\|inst9 3 REG LCFF_X9_Y18_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.624 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { THREE-STATE-GATE:inst8|inst9~feeder THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.91 % ) " "Info: Total cell delay = 0.274 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.350 ns ( 56.09 % ) " "Info: Total interconnect delay = 0.350 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9~feeder THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.624 ns" { IR-8:MDR|inst1 {} THREE-STATE-GATE:inst8|inst9~feeder {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.350ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.423 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.423 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 7.860ns 0.857ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { START START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst1 {} } { 0.000ns 0.000ns 1.039ns 0.323ns 1.247ns 0.857ns } { 0.000ns 1.076ns 0.483ns 0.427ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9~feeder THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.624 ns" { IR-8:MDR|inst1 {} THREE-STATE-GATE:inst8|inst9~feeder {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.350ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "HALT 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"HALT\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR-8:MDR\|inst1 THREE-STATE-GATE:inst8\|inst9 HALT 5.248 ns " "Info: Found hold time violation between source  pin or register \"IR-8:MDR\|inst1\" and destination pin or register \"THREE-STATE-GATE:inst8\|inst9\" for clock \"HALT\" (Hold time is 5.248 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.863 ns + Largest " "Info: + Largest clock skew is 5.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 12.157 ns + Longest register " "Info: + Longest clock path from clock \"HALT\" to destination register is 12.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.322 ns) 2.838 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X30_Y11_N28 7 " "Info: 2: + IC(1.613 ns) + CELL(0.322 ns) = 2.838 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.860 ns) + CELL(0.000 ns) 10.698 ns START-CP:inst7\|inst4~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(7.860 ns) + CELL(0.000 ns) = 10.698 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'START-CP:inst7\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.860 ns" { START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.602 ns) 12.157 ns THREE-STATE-GATE:inst8\|inst9 4 REG LCFF_X9_Y18_N7 1 " "Info: 4: + IC(0.857 ns) + CELL(0.602 ns) = 12.157 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.827 ns ( 15.03 % ) " "Info: Total cell delay = 1.827 ns ( 15.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.330 ns ( 84.97 % ) " "Info: Total interconnect delay = 10.330 ns ( 84.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.157 ns" { HALT START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.157 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.000ns 1.613ns 7.860ns 0.857ns } { 0.000ns 0.903ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 6.294 ns - Shortest register " "Info: - Shortest clock path from clock \"HALT\" to source register is 6.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.322 ns) 2.838 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X30_Y11_N28 7 " "Info: 2: + IC(1.613 ns) + CELL(0.322 ns) = 2.838 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.427 ns) 3.588 ns inst18 3 COMB LCCOMB_X30_Y11_N10 1 " "Info: 3: + IC(0.323 ns) + CELL(0.427 ns) = 3.588 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { START-CP:inst7|inst4 inst18 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.000 ns) 4.835 ns inst18~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.247 ns) + CELL(0.000 ns) = 4.835 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.602 ns) 6.294 ns IR-8:MDR\|inst1 5 REG LCFF_X9_Y18_N23 1 " "Info: 5: + IC(0.857 ns) + CELL(0.602 ns) = 6.294 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 1; REG Node = 'IR-8:MDR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 35.81 % ) " "Info: Total cell delay = 2.254 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.040 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.040 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { HALT START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.294 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst1 {} } { 0.000ns 0.000ns 1.613ns 0.323ns 1.247ns 0.857ns } { 0.000ns 0.903ns 0.322ns 0.427ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.157 ns" { HALT START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.157 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.000ns 1.613ns 7.860ns 0.857ns } { 0.000ns 0.903ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { HALT START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.294 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst1 {} } { 0.000ns 0.000ns 1.613ns 0.323ns 1.247ns 0.857ns } { 0.000ns 0.903ns 0.322ns 0.427ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.624 ns - Shortest register register " "Info: - Shortest register to register delay is 0.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:MDR\|inst1 1 REG LCFF_X9_Y18_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 1; REG Node = 'IR-8:MDR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:MDR|inst1 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.178 ns) 0.528 ns THREE-STATE-GATE:inst8\|inst9~feeder 2 COMB LCCOMB_X9_Y18_N6 1 " "Info: 2: + IC(0.350 ns) + CELL(0.178 ns) = 0.528 ns; Loc. = LCCOMB_X9_Y18_N6; Fanout = 1; COMB Node = 'THREE-STATE-GATE:inst8\|inst9~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9~feeder } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.624 ns THREE-STATE-GATE:inst8\|inst9 3 REG LCFF_X9_Y18_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.624 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { THREE-STATE-GATE:inst8|inst9~feeder THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.91 % ) " "Info: Total cell delay = 0.274 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.350 ns ( 56.09 % ) " "Info: Total interconnect delay = 0.350 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9~feeder THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.624 ns" { IR-8:MDR|inst1 {} THREE-STATE-GATE:inst8|inst9~feeder {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.350ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1312 512 576 1392 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.157 ns" { HALT START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.157 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.000ns 1.613ns 7.860ns 0.857ns } { 0.000ns 0.903ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { HALT START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.294 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst1 {} } { 0.000ns 0.000ns 1.613ns 0.323ns 1.247ns 0.857ns } { 0.000ns 0.903ns 0.322ns 0.427ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { IR-8:MDR|inst1 THREE-STATE-GATE:inst8|inst9~feeder THREE-STATE-GATE:inst8|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.624 ns" { IR-8:MDR|inst1 {} THREE-STATE-GATE:inst8|inst9~feeder {} THREE-STATE-GATE:inst8|inst9 {} } { 0.000ns 0.350ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-8:MAR\|inst3 RAMD6 CPMAR 2.392 ns register " "Info: tsu for register \"IR-8:MAR\|inst3\" (data pin = \"RAMD6\", clock pin = \"CPMAR\") is 2.392 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.081 ns + Longest pin register " "Info: + Longest pin to register delay is 8.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMD6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMD6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD6 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 936 112 288 952 "RAMD6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns RAMD6~0 2 COMB IOC_X3_Y19_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = IOC_X3_Y19_N1; Fanout = 3; COMB Node = 'RAMD6~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { RAMD6 RAMD6~0 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 936 112 288 952 "RAMD6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.745 ns) + CELL(0.413 ns) 8.081 ns IR-8:MAR\|inst3 3 REG LCFF_X30_Y14_N11 1 " "Info: 3: + IC(6.745 ns) + CELL(0.413 ns) = 8.081 ns; Loc. = LCFF_X30_Y14_N11; Fanout = 1; REG Node = 'IR-8:MAR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { RAMD6~0 IR-8:MAR|inst3 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 16.53 % ) " "Info: Total cell delay = 1.336 ns ( 16.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.745 ns ( 83.47 % ) " "Info: Total interconnect delay = 6.745 ns ( 83.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.081 ns" { RAMD6 RAMD6~0 IR-8:MAR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.081 ns" { RAMD6 {} RAMD6~0 {} IR-8:MAR|inst3 {} } { 0.000ns 0.000ns 6.745ns } { 0.000ns 0.923ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPMAR destination 5.651 ns - Shortest register " "Info: - Shortest clock path from clock \"CPMAR\" to destination register is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPMAR 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'CPMAR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPMAR } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -200 624 792 -184 "CPMAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.521 ns) 3.002 ns inst17 2 COMB LCCOMB_X30_Y11_N22 1 " "Info: 2: + IC(1.568 ns) + CELL(0.521 ns) = 3.002 ns; Loc. = LCCOMB_X30_Y11_N22; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CPMAR inst17 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 4.202 ns inst17~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.200 ns) + CELL(0.000 ns) = 4.202 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.602 ns) 5.651 ns IR-8:MAR\|inst3 4 REG LCFF_X30_Y14_N11 1 " "Info: 4: + IC(0.847 ns) + CELL(0.602 ns) = 5.651 ns; Loc. = LCFF_X30_Y14_N11; Fanout = 1; REG Node = 'IR-8:MAR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { inst17~clkctrl IR-8:MAR|inst3 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.036 ns ( 36.03 % ) " "Info: Total cell delay = 2.036 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.615 ns ( 63.97 % ) " "Info: Total interconnect delay = 3.615 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { CPMAR inst17 inst17~clkctrl IR-8:MAR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { CPMAR {} CPMAR~combout {} inst17 {} inst17~clkctrl {} IR-8:MAR|inst3 {} } { 0.000ns 0.000ns 1.568ns 1.200ns 0.847ns } { 0.000ns 0.913ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.081 ns" { RAMD6 RAMD6~0 IR-8:MAR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.081 ns" { RAMD6 {} RAMD6~0 {} IR-8:MAR|inst3 {} } { 0.000ns 0.000ns 6.745ns } { 0.000ns 0.923ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { CPMAR inst17 inst17~clkctrl IR-8:MAR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { CPMAR {} CPMAR~combout {} inst17 {} inst17~clkctrl {} IR-8:MAR|inst3 {} } { 0.000ns 0.000ns 1.568ns 1.200ns 0.847ns } { 0.000ns 0.913ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START RAMA7 counter:PC\|inst14 21.203 ns register " "Info: tco from clock \"START\" to destination pin \"RAMA7\" through register \"counter:PC\|inst14\" is 21.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.453 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 15.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.879 ns) 2.999 ns START-CP:inst7\|inst6 2 REG LCFF_X30_Y14_N9 1 " "Info: 2: + IC(1.044 ns) + CELL(0.879 ns) = 2.999 ns; Loc. = LCFF_X30_Y14_N9; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 4.104 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X30_Y11_N28 7 " "Info: 3: + IC(0.927 ns) + CELL(0.178 ns) = 4.104 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.177 ns) 4.598 ns inst19 4 COMB LCCOMB_X30_Y11_N24 1 " "Info: 4: + IC(0.317 ns) + CELL(0.177 ns) = 4.598 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.879 ns) 5.965 ns counter:PC\|inst3 5 REG LCFF_X29_Y11_N3 3 " "Info: 5: + IC(0.488 ns) + CELL(0.879 ns) = 5.965 ns; Loc. = LCFF_X29_Y11_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 7.177 ns counter:PC\|inst8 6 REG LCFF_X29_Y11_N9 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 7.177 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 8.962 ns counter:PC\|inst9 7 REG LCFF_X28_Y14_N19 3 " "Info: 7: + IC(0.906 ns) + CELL(0.879 ns) = 8.962 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 10.174 ns counter:PC\|inst10 8 REG LCFF_X28_Y14_N17 3 " "Info: 8: + IC(0.333 ns) + CELL(0.879 ns) = 10.174 ns; Loc. = LCFF_X28_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 11.611 ns counter:PC\|inst11 9 REG LCFF_X29_Y14_N3 3 " "Info: 9: + IC(0.558 ns) + CELL(0.879 ns) = 11.611 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 12.823 ns counter:PC\|inst12 10 REG LCFF_X29_Y14_N17 3 " "Info: 10: + IC(0.333 ns) + CELL(0.879 ns) = 12.823 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.879 ns) 14.518 ns counter:PC\|inst13 11 REG LCFF_X30_Y13_N3 3 " "Info: 11: + IC(0.816 ns) + CELL(0.879 ns) = 14.518 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.453 ns counter:PC\|inst14 12 REG LCFF_X30_Y13_N1 2 " "Info: 12: + IC(0.333 ns) + CELL(0.602 ns) = 15.453 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.065 ns ( 58.66 % ) " "Info: Total cell delay = 9.065 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.388 ns ( 41.34 % ) " "Info: Total interconnect delay = 6.388 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.453 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.453 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.473 ns + Longest register pin " "Info: + Longest register to pin delay is 5.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X30_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.178 ns) 0.811 ns selector:inst\|inst46 2 COMB LCCOMB_X30_Y14_N0 1 " "Info: 2: + IC(0.633 ns) + CELL(0.178 ns) = 0.811 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 1; COMB Node = 'selector:inst\|inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter:PC|inst14 selector:inst|inst46 } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 192 608 672 240 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(3.046 ns) 5.473 ns RAMA7 3 PIN PIN_179 0 " "Info: 3: + IC(1.616 ns) + CELL(3.046 ns) = 5.473 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'RAMA7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 328 192 368 344 "RAMA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.224 ns ( 58.91 % ) " "Info: Total cell delay = 3.224 ns ( 58.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.249 ns ( 41.09 % ) " "Info: Total interconnect delay = 2.249 ns ( 41.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { counter:PC|inst14 selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { counter:PC|inst14 {} selector:inst|inst46 {} RAMA7 {} } { 0.000ns 0.633ns 1.616ns } { 0.000ns 0.178ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.453 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.453 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.317ns 0.488ns 0.333ns 0.906ns 0.333ns 0.558ns 0.333ns 0.816ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.177ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { counter:PC|inst14 selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { counter:PC|inst14 {} selector:inst|inst46 {} RAMA7 {} } { 0.000ns 0.633ns 1.616ns } { 0.000ns 0.178ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MARY RAMA7 12.199 ns Longest " "Info: Longest tpd from source pin \"MARY\" to destination pin \"RAMA7\" is 12.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns MARY 1 PIN PIN_96 8 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_96; Fanout = 8; PIN Node = 'MARY'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MARY } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 56 288 456 72 "MARY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.079 ns) + CELL(0.545 ns) 7.537 ns selector:inst\|inst46 2 COMB LCCOMB_X30_Y14_N0 1 " "Info: 2: + IC(6.079 ns) + CELL(0.545 ns) = 7.537 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 1; COMB Node = 'selector:inst\|inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { MARY selector:inst|inst46 } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 192 608 672 240 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(3.046 ns) 12.199 ns RAMA7 3 PIN PIN_179 0 " "Info: 3: + IC(1.616 ns) + CELL(3.046 ns) = 12.199 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'RAMA7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 328 192 368 344 "RAMA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.504 ns ( 36.92 % ) " "Info: Total cell delay = 4.504 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.695 ns ( 63.08 % ) " "Info: Total interconnect delay = 7.695 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.199 ns" { MARY selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.199 ns" { MARY {} MARY~combout {} selector:inst|inst46 {} RAMA7 {} } { 0.000ns 0.000ns 6.079ns 1.616ns } { 0.000ns 0.913ns 0.545ns 3.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-8:MDR\|inst6 RAMD0 START 1.417 ns register " "Info: th for register \"IR-8:MDR\|inst6\" (data pin = \"RAMD0\", clock pin = \"START\") is 1.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 7.560 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 7.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.879 ns) 2.999 ns START-CP:inst7\|inst6 2 REG LCFF_X30_Y14_N9 1 " "Info: 2: + IC(1.044 ns) + CELL(0.879 ns) = 2.999 ns; Loc. = LCFF_X30_Y14_N9; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.178 ns) 4.104 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X30_Y11_N28 7 " "Info: 3: + IC(0.927 ns) + CELL(0.178 ns) = 4.104 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.427 ns) 4.854 ns inst18 4 COMB LCCOMB_X30_Y11_N10 1 " "Info: 4: + IC(0.323 ns) + CELL(0.427 ns) = 4.854 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { START-CP:inst7|inst4 inst18 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.000 ns) 6.101 ns inst18~clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(1.247 ns) + CELL(0.000 ns) = 6.101 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.602 ns) 7.560 ns IR-8:MDR\|inst6 6 REG LCFF_X9_Y18_N9 1 " "Info: 6: + IC(0.857 ns) + CELL(0.602 ns) = 7.560 ns; Loc. = LCFF_X9_Y18_N9; Fanout = 1; REG Node = 'IR-8:MDR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { inst18~clkctrl IR-8:MDR|inst6 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.162 ns ( 41.83 % ) " "Info: Total cell delay = 3.162 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.398 ns ( 58.17 % ) " "Info: Total interconnect delay = 4.398 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst6 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.323ns 1.247ns 0.857ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.427ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.429 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMD0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAMD0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD0 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 840 112 288 856 "RAMD0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAMD0~0 2 COMB IOC_X9_Y19_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N0; Fanout = 3; COMB Node = 'RAMD0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAMD0 RAMD0~0 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 840 112 288 856 "RAMD0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.242 ns) + CELL(0.178 ns) 6.333 ns IR-8:MDR\|inst6~feeder 3 COMB LCCOMB_X9_Y18_N8 1 " "Info: 3: + IC(5.242 ns) + CELL(0.178 ns) = 6.333 ns; Loc. = LCCOMB_X9_Y18_N8; Fanout = 1; COMB Node = 'IR-8:MDR\|inst6~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.420 ns" { RAMD0~0 IR-8:MDR|inst6~feeder } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.429 ns IR-8:MDR\|inst6 4 REG LCFF_X9_Y18_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.429 ns; Loc. = LCFF_X9_Y18_N9; Fanout = 1; REG Node = 'IR-8:MDR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { IR-8:MDR|inst6~feeder IR-8:MDR|inst6 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 920 464 528 1000 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 18.46 % ) " "Info: Total cell delay = 1.187 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.242 ns ( 81.54 % ) " "Info: Total interconnect delay = 5.242 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { RAMD0 RAMD0~0 IR-8:MDR|inst6~feeder IR-8:MDR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { RAMD0 {} RAMD0~0 {} IR-8:MDR|inst6~feeder {} IR-8:MDR|inst6 {} } { 0.000ns 0.000ns 5.242ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst6 {} } { 0.000ns 0.000ns 1.044ns 0.927ns 0.323ns 1.247ns 0.857ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.427ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { RAMD0 RAMD0~0 IR-8:MDR|inst6~feeder IR-8:MDR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { RAMD0 {} RAMD0~0 {} IR-8:MDR|inst6~feeder {} IR-8:MDR|inst6 {} } { 0.000ns 0.000ns 5.242ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 21:53:25 2021 " "Info: Processing ended: Thu Apr 15 21:53:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info: Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
