!SESSION 2019-12-24 17:34:03.176 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/tommy/src/tomarus/midirouter/midirouter.sdk

This is a continuation of log file /home/tommy/src/tomarus/midirouter/midirouter.sdk/.metadata/.bak_0.log
Created Time: 2019-12-24 17:35:23.885

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.885
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.899
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.901
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.905
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.908
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.910
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.910
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.912
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.912
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.913
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.913
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.914
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.914
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.915
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.915
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.916
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.916
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.917
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.917
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.918
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.928
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.928
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.935
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.936
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.957
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.957
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.985
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.985
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.994
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.994
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.995
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:23.995
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.002
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.003
!MESSAGE XSCT Command: [version -server], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.004
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.004
!MESSAGE XSCT Command: [version], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.005
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.006
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.012
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.012
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.033
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.033
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.039
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.039
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.060
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.061
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.067
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.067
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.087
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.087
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.093
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.094
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.114
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.114
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.134
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.135
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.138
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.138
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.141
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.142
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.143
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.144
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.180
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.180
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.191
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.191
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.225
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.226
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.262
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.313
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.351
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.352
!MESSAGE XSCT Command: [con], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 17:35:24.359
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:14.578
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:14.582
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:14.583
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:14.585
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:14.586
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:14.587
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.545
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.558
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.561
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.568
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.570
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.572
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.574
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.576
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.578
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.580
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.583
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.585
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.587
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.591
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.798
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.799
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:16.799
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.239
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.242
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.244
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.245
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.435
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.437
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.438
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.640
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.642
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.642
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.674
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.676
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.676
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.703
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.704
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.704
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.705
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.705
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.705
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.705
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.721
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:08:17.748
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:20.078
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:20.080
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:20.080
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:20.082
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:20.082
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:20.083
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:23.916
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-326

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:23.920
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-326

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:08:24.927
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.927
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.933
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.933
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.946
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.946
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.954
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.955
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.982
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:24.983
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.016
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.017
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.049
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.050
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.051
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.051
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.060
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.060
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.061
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.062
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.062
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.062
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.071
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.071
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.094
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.095
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.102
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.102
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.123
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.124
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.130
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.130
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.151
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.151
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.158
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.178
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.178
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.198
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.199
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.199
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.200
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.201
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.201
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.235
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.235
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.256
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.257
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.292
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.292
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.327
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.392
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.393
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:08:25.400
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:21.409
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:21.412
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:21.412
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:21.414
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:21.414
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:21.415
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:23.265
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-449

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:23.268
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-449

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:18:24.268
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.268
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.274
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.274
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.288
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.288
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.296
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.296
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.323
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.324
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.358
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.359
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.390
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.391
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.392
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.392
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.401
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.401
!MESSAGE XSCT Command: [version -server], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.402
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.402
!MESSAGE XSCT Command: [version], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.403
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.403
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.410
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.410
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.436
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.443
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.444
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.467
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.468
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.474
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.474
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.497
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.497
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.503
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.504
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.525
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.525
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.546
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.546
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.547
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.547
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.548
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.548
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.586
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.586
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.608
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.608
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.644
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.645
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.686
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.700
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.743
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.743
!MESSAGE XSCT Command: [con], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:18:24.749
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:10.763
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:10.765
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:10.765
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:10.767
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:10.767
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:10.768
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:12.812
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-494

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:12.817
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-494

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:20:13.818
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.819
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.825
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.826
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.845
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.845
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.855
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.855
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.889
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.889
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.929
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.929
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.957
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.959
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.961
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.976
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.976
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.977
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.978
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.978
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.991
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:13.992
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.018
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.018
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.025
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.026
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.051
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.052
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.058
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.059
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.081
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.082
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.088
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.089
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.109
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.110
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.132
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.132
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.134
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.134
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.135
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.136
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.170
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.171
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.194
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.195
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.230
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.230
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.262
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.275
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.314
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.315
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:20:14.321
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:55.222
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:55.224
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:55.225
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:55.226
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:55.226
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:55.227
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:58.525
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-545

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:58.529
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-545

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:21:59.527
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.527
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.537
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.537
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.555
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.564
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.565
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.598
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.598
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.640
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.640
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.667
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.668
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.669
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.670
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.678
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.678
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.679
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.680
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.680
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.681
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.689
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.689
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.715
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.715
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.723
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.723
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.748
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.749
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.755
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.756
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.777
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.777
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.783
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.783
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.803
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.804
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.824
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.825
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.826
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.826
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.827
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.828
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.863
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.864
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.885
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.885
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.922
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.922
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.955
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:21:59.974
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:22:00.013
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:22:00.013
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:22:00.022
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:17.820
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:17.822
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:17.823
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:17.824
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:17.825
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:17.825
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:20.894
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-603

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:20.896
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-603

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:23:21.896
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.896
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.903
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.903
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.921
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.921
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.931
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.931
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.966
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:21.967
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.009
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.010
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.034
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.035
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.037
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.037
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.050
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.050
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.052
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.052
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.052
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.053
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.061
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.061
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.090
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.090
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.099
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.099
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.125
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.125
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.132
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.133
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.157
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.157
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.163
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.163
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.184
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.185
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.206
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.206
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.207
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.212
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.214
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.214
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.248
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.248
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.270
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.271
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.307
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.308
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.359
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.372
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.413
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.413
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:23:22.419
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:40.717
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:40.719
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:40.719
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:40.722
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:40.722
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:40.723
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:43.417
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-659

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:43.418
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-659

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:24:44.418
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.419
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.426
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.427
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.445
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.445
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.455
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.455
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.490
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.490
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.534
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.534
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.561
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.562
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.563
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.563
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.571
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.572
!MESSAGE XSCT Command: [version -server], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.573
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.573
!MESSAGE XSCT Command: [version], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.574
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.574
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.582
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.582
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.608
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.608
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.615
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.616
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.640
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.641
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.647
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.648
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.672
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.673
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.680
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.680
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.703
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.703
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.725
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.725
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.726
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.726
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.727
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.727
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.763
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.763
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.786
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.786
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.830
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.830
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.881
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.895
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.935
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.935
!MESSAGE XSCT Command: [con], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:24:44.943
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:51.270
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:51.272
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:51.273
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:51.274
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:51.274
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:51.275
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:53.175
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-713

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:53.177
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-713

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:25:54.177
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.178
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.184
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.185
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.202
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.203
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.213
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.213
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.248
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.249
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.290
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.290
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.316
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.317
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.318
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.318
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.327
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.327
!MESSAGE XSCT Command: [version -server], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.328
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.329
!MESSAGE XSCT Command: [version], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.329
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.329
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.337
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.338
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.365
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.366
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.373
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.373
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.398
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.398
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.405
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.405
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.427
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.428
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.441
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.442
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.462
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.463
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.483
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.483
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.484
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.484
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.485
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.486
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.521
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.521
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.543
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.544
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.579
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.579
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.615
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.630
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.670
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.670
!MESSAGE XSCT Command: [con], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:25:54.676
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.978
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.980
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.980
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.982
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.989
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.994
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:03.994
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.165
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.167
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/system3329584206605950095.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.292
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/system3329584206605950095.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.292
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.300
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.301
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/system3329584206605950095.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:04.310
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/system3329584206605950095.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:05.072
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system3329584206605950095.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:05.271
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system3329584206605950095.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.042
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.045
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.045
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.047
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.047
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.049
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.049
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.050
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.051
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.052
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.052
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.054
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.054
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.055
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.056
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:36:06.057
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.577
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.589
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.591
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.603
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.606
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.606
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.608
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.609
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.612
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.614
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.616
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.618
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.619
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.821
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.821
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:06.822
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.288
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.291
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.293
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.293
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.480
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.481
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.482
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.699
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.701
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.701
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.733
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.734
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.735
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.762
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.763
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.763
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.763
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.763
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.763
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.764
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.780
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:36:07.780
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:38.952
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:38.955
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:38.956
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:38.958
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a15t",
"family": "artix7",
"timestamp": "Tue Dec 24 18:26:50 2019",
"vivado_version": "2018.2",
"part": "xc7a15tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:40.273
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:40.276
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:40.276
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:40.277
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.389
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.390
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.391
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.397
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.398
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.405
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.405
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.424
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.425
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.445
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.446
!MESSAGE XSCT Command: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:50.919
!MESSAGE XSCT command with result: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:51.719
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:51.722
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:54.192
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:54.194
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:54.194
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:54.197
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:54.197
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:54.198
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:57.434
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-824

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:57.436
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-824

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:39:58.436
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.437
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.444
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.445
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.605
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_10": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_11": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_12": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_13": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_14": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_15": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_16": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_5": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_6": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_7": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_8": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_9": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"led_shift_594_driver_0": {},
"mdm_1": {"UART Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"UART Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"fields": {"RX FIFO Valid Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX FIFO Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"Reset TX FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset RX FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.610
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.620
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.621
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.625
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.625
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.627
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.627
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.628
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.629
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.630
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.630
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.631
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.631
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.631
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.632
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.632
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.633
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.633
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.637
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.640
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.673
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.673
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.679
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.680
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.699
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.700
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.725
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.725
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.735
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.736
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.737
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.737
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.743
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.743
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.744
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.744
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.745
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.745
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.750
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.751
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.770
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.770
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.777
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.778
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.798
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.798
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.805
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.805
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.825
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.825
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.831
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.831
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.850
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.850
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.869
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.869
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.871
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.871
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.873
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.873
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.875
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.876
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.909
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.910
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.921
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.921
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.966
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:58.966
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:59.003
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:59.014
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:59.052
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:59.052
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:39:59.060
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:12.828
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:12.830
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:12.830
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:12.831
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:12.832
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:12.832
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:15.559
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-885

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:15.568
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-885

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:40:16.561
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.562
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.568
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.569
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.587
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.587
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.597
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.597
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.631
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.631
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.671
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.672
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.699
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.700
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.701
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.702
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.713
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.713
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.715
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.715
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.716
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.726
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.726
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.760
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.761
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.769
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.770
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.798
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.799
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.806
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.806
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.832
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.839
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.839
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.863
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.863
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.886
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.886
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.888
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.888
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.889
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.889
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.927
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.928
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.950
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.950
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.987
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:16.988
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:17.022
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:17.036
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:17.091
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:17.091
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:17.097
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:33.077
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:33.079
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:33.079
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:33.081
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:33.081
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:33.082
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:35.666
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-933

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:35.670
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-933

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:40:36.667
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.668
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.674
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.675
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.695
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.695
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.706
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.706
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.742
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.742
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.784
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.784
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.811
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.811
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.812
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.812
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.821
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.821
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.823
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.823
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.823
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.824
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.831
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.831
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.858
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.858
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.865
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.865
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.903
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.904
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.912
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.913
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.942
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.942
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.953
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.953
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.979
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:36.980
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.005
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.005
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.006
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.007
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.008
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.008
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.047
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.048
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.073
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.073
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.112
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.112
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.148
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.159
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.195
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.196
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:37.202
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:48.057
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:48.058
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:48.059
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:48.060
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:48.060
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:48.060
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:49.984
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-980

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:49.986
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-980

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:40:50.986
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:50.987
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:50.993
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:50.993
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.011
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.011
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.022
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.022
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.054
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.055
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.094
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.097
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.123
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.123
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.125
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.125
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.134
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.134
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.136
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.136
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.136
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.137
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.144
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.145
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.172
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.173
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.181
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.181
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.206
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.206
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.213
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.213
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.236
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.236
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.242
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.243
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.263
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.264
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.284
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.284
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.287
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.288
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.289
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.289
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.337
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.338
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.362
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.362
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.398
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.398
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.433
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.444
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.481
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.481
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:40:51.490
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:09.200
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:09.201
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:09.204
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:09.206
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:09.206
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:09.207
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:11.454
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-1024

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:11.457
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-1024

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:42:12.458
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.459
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.466
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.466
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.483
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.483
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.493
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.493
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.526
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.526
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.565
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.565
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.594
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.594
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.596
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.596
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.605
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.605
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.608
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.608
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.609
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.609
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.617
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.617
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.645
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.645
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.652
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.652
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.677
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.678
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.685
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.685
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.708
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.708
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.714
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.714
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.735
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.735
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.756
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.757
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.760
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.760
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.761
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.762
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.796
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.797
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.818
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.819
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.853
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.854
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.897
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.909
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.952
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.952
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:42:12.959
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.945
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.946
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.946
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.947
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.949
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.953
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:10.953
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.108
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.109
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/system8819214772422792861.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.241
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/system8819214772422792861.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.241
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.250
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.250
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/system8819214772422792861.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:11.259
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/system8819214772422792861.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.023
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system8819214772422792861.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.217
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system8819214772422792861.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.987
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.988
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.988
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.989
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.989
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.990
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.990
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.991
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.992
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.993
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.993
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.994
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.994
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.995
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:12.996
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.465
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.483
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.485
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.492
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.495
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.497
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.500
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.502
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.505
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.506
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.510
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.513
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.516
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.517
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:13.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.206
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.210
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.212
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.212
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.410
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.412
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.412
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.634
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.636
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.636
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.669
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.671
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.671
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.697
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.698
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.698
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.698
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.699
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.699
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.699
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.715
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 18:52:14.718
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:17.316
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:17.318
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:17.319
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:17.320
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a15t",
"family": "artix7",
"timestamp": "Tue Dec 24 18:43:38 2019",
"vivado_version": "2018.2",
"part": "xc7a15tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:20.591
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:20.594
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:20.594
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:20.596
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.240
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.242
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.242
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.249
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.249
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.256
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.256
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.276
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.276
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.300
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.300
!MESSAGE XSCT Command: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:32.824
!MESSAGE XSCT command with result: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:33.624
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:33.626
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:35.237
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:35.239
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:35.239
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:35.241
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:35.241
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:35.241
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:38.949
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-1095

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:38.951
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-1095

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:52:39.951
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:39.952
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:39.956
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:39.956
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.077
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_10": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_11": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_12": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_13": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_14": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_15": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_16": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_5": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_6": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_7": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_8": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_9": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"led_shift_594_driver_0": {},
"mdm_1": {"UART Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"UART Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"fields": {"RX FIFO Valid Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX FIFO Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"Reset TX FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset RX FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.080
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.090
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.091
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.094
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.094
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.095
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.096
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.097
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.097
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.098
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.098
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.099
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.099
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.099
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.099
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.100
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.100
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.101
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.101
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.105
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.114
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A (closed)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.114
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.120
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A (closed)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:40.120
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A (closed)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:43.141
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A (closed)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:46.142
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A (closed)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:52:49.167
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A (closed)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:09.687
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:09.689
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:09.689
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:09.691
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:09.691
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:09.692
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 18:53:12.463
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.463
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.464
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.464
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.470
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.471
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.476
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.477
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.497
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.497
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.525
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.525
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.533
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.533
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.534
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.534
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.540
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.540
!MESSAGE XSCT Command: [version -server], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.541
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.541
!MESSAGE XSCT Command: [version], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.541
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.542
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.549
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.569
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.569
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.575
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.575
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.596
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.596
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.602
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.602
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.623
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.624
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.630
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.630
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.658
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.659
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.680
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.680
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.681
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.682
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.683
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.683
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.684
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.685
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.719
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.720
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.730
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.730
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.767
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.768
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.804
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.822
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.869
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.870
!MESSAGE XSCT Command: [con], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 18:53:12.876
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.750
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.752
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.752
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.754
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.760
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.765
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.765
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.950
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:42.952
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/system2366721663694270742.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:43.079
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/system2366721663694270742.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:43.080
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:43.088
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:43.088
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/system2366721663694270742.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:43.096
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/system2366721663694270742.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:43.859
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system2366721663694270742.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.071
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system2366721663694270742.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.847
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.849
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.849
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.850
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.850
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.851
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.852
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.852
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.853
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.853
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.854
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.855
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.855
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.856
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.856
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:44.857
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.400
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.418
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.421
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.428
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.433
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.435
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.438
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.442
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.445
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.452
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.454
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.455
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.459
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.460
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.682
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.683
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:45.683
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.129
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.132
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.134
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.134
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.336
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.338
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.338
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.542
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.543
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.544
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.577
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.579
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.579
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.608
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.609
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.629
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:46.653
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.074
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.075
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.075
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.077
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.077
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.079
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a15t",
"family": "artix7",
"timestamp": "Tue Dec 24 19:19:55 2019",
"vivado_version": "2018.2",
"part": "xc7a15tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.079
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:50.080
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.136
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.150
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.152
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.159
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.162
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.164
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.167
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.169
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.172
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.172
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.174
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.176
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.178
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.182
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.403
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.404
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.404
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.847
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.851
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.852
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:52.853
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.038
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.040
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.040
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.237
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.238
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.239
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.270
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.272
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.273
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.298
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.299
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.300
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.300
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.300
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.300
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.300
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.317
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:28:53.339
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:56.696
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:56.699
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:58.913
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:58.917
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:58.917
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:28:58.918
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.652
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.653
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.653
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.660
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.660
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.665
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.666
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.685
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.685
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.706
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:08.707
!MESSAGE XSCT Command: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:09.141
!MESSAGE XSCT command with result: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:09.941
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:09.945
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:16.415
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:16.418
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:16.418
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:16.419
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:16.420
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:16.420
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:19.729
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-1191

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:19.738
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-1191

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 19:29:20.730
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.731
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.738
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.738
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.907
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_10": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_11": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_12": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_13": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_14": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_15": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_16": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_5": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_6": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_7": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_8": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_9": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"led_shift_594_driver_0": {},
"mdm_1": {"UART Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"UART Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"fields": {"RX FIFO Valid Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX FIFO Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"Reset TX FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset RX FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.912
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.923
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.923
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.926
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.926
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.928
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.928
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.929
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.930
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.930
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.931
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.931
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.931
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.932
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.932
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.933
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.933
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.933
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.934
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.937
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.937
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.973
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.979
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.979
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.998
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:20.998
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.024
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.024
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.033
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.034
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.035
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.035
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.040
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.041
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.042
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.042
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.042
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.042
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.047
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.066
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.067
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.072
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.073
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.092
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.093
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.098
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.098
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.118
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.118
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.124
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.130
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.150
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.150
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.170
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.170
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.175
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.175
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.176
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.177
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.178
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.178
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.211
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.211
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.221
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.222
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.255
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.255
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.293
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.303
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.347
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.348
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:29:21.354
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.378
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.380
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.380
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.381
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.386
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.393
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.393
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.574
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.575
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/system1462258925339164947.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.705
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/system1462258925339164947.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.706
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.714
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.715
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/system1462258925339164947.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:40.723
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/system1462258925339164947.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:41.487
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system1462258925339164947.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:41.693
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system1462258925339164947.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.470
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.472
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.473
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.474
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.474
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.476
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.476
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.477
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.477
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.478
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.478
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.479
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.479
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.480
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.481
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:42.481
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.799
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.816
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.820
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.829
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.831
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.835
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.837
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.842
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.844
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.848
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.851
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.853
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.856
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:43.857
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.082
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.083
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.083
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.516
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.520
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.522
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.523
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.720
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.722
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.722
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.925
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.926
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.927
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.959
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.961
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.961
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.987
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.988
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.988
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.988
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.988
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.989
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:44.989
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:45.006
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:45:45.053
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:48.820
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:48.822
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:48.823
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:48.826
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a15t",
"family": "artix7",
"timestamp": "Tue Dec 24 19:37:17 2019",
"vivado_version": "2018.2",
"part": "xc7a15tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:50.720
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:50.723
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:50.723
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:45:50.725
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.443
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.444
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.444
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.451
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.451
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.457
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.457
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.477
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.499
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:02.499
!MESSAGE XSCT Command: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:03.069
!MESSAGE XSCT command with result: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:03.869
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:03.873
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:09.553
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:09.555
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:09.555
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:09.557
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:09.557
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:09.558
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:13.851
!MESSAGE XSCT Command: [disconnect tcfchan#15], Thread: Thread-1274

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:13.853
!MESSAGE XSCT command with result: [disconnect tcfchan#15], Result: [null, ]. Thread: Thread-1274

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 19:46:14.853
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:14.853
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:14.859
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:14.860
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.024
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_10": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_11": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_12": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_13": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_14": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_15": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_16": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_5": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_6": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_7": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_8": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_9": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"led_shift_594_driver_0": {},
"mdm_1": {"UART Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"UART Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"fields": {"RX FIFO Valid Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX FIFO Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"Reset TX FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset RX FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.027
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.038
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.039
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.047
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.048
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.050
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.050
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.052
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.052
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.052
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.053
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.053
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.053
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.054
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.054
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.055
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.055
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.055
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.056
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.059
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.059
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.093
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.094
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.099
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.099
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.120
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.120
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.146
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.146
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.155
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.155
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.156
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.162
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.162
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.163
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.163
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.163
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.163
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.169
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.169
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.189
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.189
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.194
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.194
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.213
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.214
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.219
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.220
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.239
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.239
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.244
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.244
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.264
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.264
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.283
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.284
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.284
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.284
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.286
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.286
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.288
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.288
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.321
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.322
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.332
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.332
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.366
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.366
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.404
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.415
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.468
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.468
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:46:15.478
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.090
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.092
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.092
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.093
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.098
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.104
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.104
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.287
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.289
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/system7098996676510139100.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.423
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/system7098996676510139100.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.423
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.432
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.432
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/system7098996676510139100.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:45.441
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/system7098996676510139100.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:46.202
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system7098996676510139100.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:46.411
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system7098996676510139100.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.195
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.197
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.197
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.198
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.199
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.200
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.200
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.202
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.202
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.203
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.203
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.204
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.204
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.205
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.205
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:47.206
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.511
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.528
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.532
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.540
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.544
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.546
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.550
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.552
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.555
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.557
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.561
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.562
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.566
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.566
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.784
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.785
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:48.785
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.216
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.220
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.221
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.222
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.414
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.416
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.416
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.614
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.616
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.616
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.649
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.651
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.651
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.678
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.678
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.679
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.679
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.679
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.679
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.679
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.696
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 19:55:49.715
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:53.277
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:53.279
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:53.280
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:53.282
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a15t",
"family": "artix7",
"timestamp": "Tue Dec 24 19:47:32 2019",
"vivado_version": "2018.2",
"part": "xc7a15tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:55.113
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:55.117
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:55.117
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:55:55.119
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.104
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.105
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.113
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.114
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.119
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.120
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.141
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.141
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.163
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.164
!MESSAGE XSCT Command: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:05.694
!MESSAGE XSCT command with result: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:06.495
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:06.497
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:10.486
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:10.488
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:10.488
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:10.490
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:10.490
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:10.491
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:13.724
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-1357

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:13.733
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-1357

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 19:56:14.726
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.726
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.732
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.732
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.877
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_10": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_11": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_12": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_13": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_14": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_15": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_16": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_5": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_6": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_7": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_8": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_9": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"led_shift_594_driver_0": {},
"mdm_1": {"UART Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"UART Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"fields": {"RX FIFO Valid Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX FIFO Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"Reset TX FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset RX FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.880
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.891
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.891
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.894
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.895
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.896
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.897
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.898
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.898
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.899
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.899
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.899
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.899
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.900
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.900
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.901
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.901
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.902
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.902
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.905
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.905
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.942
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.942
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.947
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.947
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.967
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.967
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.992
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:14.992
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.002
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.002
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.003
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.003
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.008
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.009
!MESSAGE XSCT Command: [version -server], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.009
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.009
!MESSAGE XSCT Command: [version], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.010
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.010
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.015
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.015
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.035
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.036
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.045
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.045
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.072
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.073
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.078
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.078
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.098
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.099
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.105
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.105
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.124
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.125
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.144
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level == 0}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.145
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.145
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.146
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.147
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.147
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.148
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.148
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.182
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.182
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.192
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.192
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.228
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.228
!MESSAGE XSCT Command: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.265
!MESSAGE XSCT command with result: [dow /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router/Debug/Router.elf], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.276
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.325
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.328
!MESSAGE XSCT Command: [con], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 19:56:15.335
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.573
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.574
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.574
!MESSAGE XSCT Command: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.576
!MESSAGE XSCT command with result: [hsi get_hw_files -of_object [openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ; hsi current_hw_design]], Result: [null, design_1.hwh design_1_bd.tcl design_1_wrapper.bit design_1_wrapper.mmi]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.580
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.585
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.585
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.768
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.770
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/system4996341413795527866.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.909
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/system4996341413795527866.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.910
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.919
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.919
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/system4996341413795527866.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:42.928
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/system4996341413795527866.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_10": {"hier_name": "axi_uartlite_10",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_11": {"hier_name": "axi_uartlite_11",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_12": {"hier_name": "axi_uartlite_12",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_13": {"hier_name": "axi_uartlite_13",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_14": {"hier_name": "axi_uartlite_14",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_15": {"hier_name": "axi_uartlite_15",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_16": {"hier_name": "axi_uartlite_16",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_5": {"hier_name": "axi_uartlite_5",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_6": {"hier_name": "axi_uartlite_6",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_7": {"hier_name": "axi_uartlite_7",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_8": {"hier_name": "axi_uartlite_8",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_9": {"hier_name": "axi_uartlite_9",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"led_shift_594_driver_0": {"hier_name": "led_shift_594_driver_0",
"type": "led_shift_594_driver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:43.691
!MESSAGE XSCT Command: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system4996341413795527866.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:43.932
!MESSAGE XSCT command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf -oldhw /tmp/system4996341413795527866.hdf -sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss -dir /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.706
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.708
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.709
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.710
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.711
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.712
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.713
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.714
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.714
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.716
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.716
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.718
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.718
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.719
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.719
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:44.721
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2019-12-24 20:07:44.908
!MESSAGE Error setting focus to : org.eclipse.e4.ui.model.application.ui.basic.impl.PartImpl xparameters.h
!STACK 0
org.eclipse.swt.SWTException: Widget is disposed
	at org.eclipse.swt.SWT.error(SWT.java:4533)
	at org.eclipse.swt.SWT.error(SWT.java:4448)
	at org.eclipse.swt.SWT.error(SWT.java:4419)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:483)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:420)
	at org.eclipse.swt.widgets.Control.getVisible(Control.java:3116)
	at org.eclipse.swt.widgets.Composite.setFocus(Composite.java:1538)
	at org.eclipse.swt.widgets.Composite.setFocus(Composite.java:1538)
	at org.eclipse.ui.texteditor.StatusTextEditor.setFocus(StatusTextEditor.java:118)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.delegateSetFocus(CompatibilityPart.java:203)
	at sun.reflect.GeneratedMethodAccessor46.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:288)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:259)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:107)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.focusGui(PartRenderingEngine.java:779)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributedPartRenderer$2.setFocus(ContributedPartRenderer.java:102)
	at org.eclipse.swt.custom.CTabItem.setFocus(CTabItem.java:332)
	at org.eclipse.swt.custom.CTabFolder.setFocus(CTabFolder.java:2611)
	at org.eclipse.swt.widgets.Control.fixFocus(Control.java:217)
	at org.eclipse.swt.widgets.Control.setVisible(Control.java:5145)
	at org.eclipse.swt.custom.CTabFolder.setSelection(CTabFolder.java:3155)
	at org.eclipse.swt.custom.CTabFolder.setSelection(CTabFolder.java:3112)
	at org.eclipse.e4.ui.workbench.renderers.swt.StackRenderer.showTab(StackRenderer.java:1329)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer$1.handleEvent(LazyStackRenderer.java:72)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler$1.run(UIEventHandler.java:40)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:233)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:5406)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.handleEvent(UIEventHandler.java:36)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:201)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:94)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:60)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.ElementContainerImpl.setSelectedElement(ElementContainerImpl.java:173)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.showElementInWindow(ModelServiceImpl.java:617)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.bringToTop(ModelServiceImpl.java:581)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.delegateBringToTop(PartServiceImpl.java:770)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.showPart(PartServiceImpl.java:1211)
	at org.eclipse.ui.internal.WorkbenchPage.busyOpenEditor(WorkbenchPage.java:3261)
	at org.eclipse.ui.internal.WorkbenchPage.access$25(WorkbenchPage.java:3176)
	at org.eclipse.ui.internal.WorkbenchPage$10.run(WorkbenchPage.java:3158)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.WorkbenchPage.openEditor(WorkbenchPage.java:3153)
	at org.eclipse.ui.internal.WorkbenchPage.openEditor(WorkbenchPage.java:3117)
	at org.eclipse.ui.internal.WorkbenchPage.openEditor(WorkbenchPage.java:3098)
	at com.xilinx.sdk.hw.sync.internal.HwChangeWorkspaceSynchronizer.reopenMssFiles(HwChangeWorkspaceSynchronizer.java:147)
	at com.xilinx.sdk.hw.sync.internal.HwChangeWorkspaceSynchronizer.synchronize(HwChangeWorkspaceSynchronizer.java:111)
	at com.xilinx.sdk.hw.sync.HwSpecChangeUtil.performChange(HwSpecChangeUtil.java:136)
	at com.xilinx.sdk.hw.sync.HwPlatformMonitor.doMonitorTask(HwPlatformMonitor.java:78)
	at com.xilinx.sdk.hw.sync.HwPlatformMonitor.access$0(HwPlatformMonitor.java:41)
	at com.xilinx.sdk.hw.sync.HwPlatformMonitor$1.run(HwPlatformMonitor.java:33)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4528)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4146)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.229
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.247
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.249
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.255
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.256
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.258
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.260
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.262
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.263
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.265
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.267
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.269
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.271
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.272
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.475
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.475
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.475
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.927
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.931
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.932
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:45.933
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.126
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.128
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.129
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.325
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.326
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.327
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.363
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.365
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.365
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.391
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.392
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.392
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.392
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.392
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.392
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.392
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.408
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-12-24 20:07:46.434
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:50.648
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:50.650
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:50.651
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:50.654
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a15t",
"family": "artix7",
"timestamp": "Tue Dec 24 20:00:20 2019",
"vivado_version": "2018.2",
"part": "xc7a15tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:52.586
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:52.588
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:52.589
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:07:52.590
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.375
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.376
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.376
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.383
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.384
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.389
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.389
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.408
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.409
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.429
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.430
!MESSAGE XSCT Command: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:02.880
!MESSAGE XSCT command with result: [fpga -file /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:03.680
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:03.683
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:06.788
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:06.789
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:06.790
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:06.792
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:06.792
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:06.793
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/tommy/src/tomarus/midirouter/midirouter.sdk/Router_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:10.433
!MESSAGE XSCT Command: [disconnect tcfchan#17], Thread: Thread-1441

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:10.435
!MESSAGE XSCT command with result: [disconnect tcfchan#17], Result: [null, ]. Thread: Thread-1441

!ENTRY com.xilinx.sdk.utils 1 0 2019-12-24 20:08:11.435
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.435
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.441
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.442
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.596
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_10": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_11": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_12": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_13": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_14": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_15": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_16": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_5": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_6": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_7": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_8": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_9": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"led_shift_594_driver_0": {},
"mdm_1": {"UART Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"UART Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"fields": {"RX FIFO Valid Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX FIFO Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX FIFO Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UART Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"fields": {"Reset TX FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset RX FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.600
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.610
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x40640000",
"high": "0x4064FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_5_S_AXI": {"name": "axi_uartlite_5",
"base": "0x40650000",
"high": "0x4065FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_6_S_AXI": {"name": "axi_uartlite_6",
"base": "0x40660000",
"high": "0x4066FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_7_S_AXI": {"name": "axi_uartlite_7",
"base": "0x40670000",
"high": "0x4067FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_8_S_AXI": {"name": "axi_uartlite_8",
"base": "0x40680000",
"high": "0x4068FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_9_S_AXI": {"name": "axi_uartlite_9",
"base": "0x40690000",
"high": "0x4069FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_10_S_AXI": {"name": "axi_uartlite_10",
"base": "0x406A0000",
"high": "0x406AFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_11_S_AXI": {"name": "axi_uartlite_11",
"base": "0x406B0000",
"high": "0x406BFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_12_S_AXI": {"name": "axi_uartlite_12",
"base": "0x406C0000",
"high": "0x406CFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_13_S_AXI": {"name": "axi_uartlite_13",
"base": "0x406D0000",
"high": "0x406DFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_14_S_AXI": {"name": "axi_uartlite_14",
"base": "0x406E0000",
"high": "0x406EFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_15_S_AXI": {"name": "axi_uartlite_15",
"base": "0x406F0000",
"high": "0x406FFFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_16_S_AXI": {"name": "axi_uartlite_16",
"base": "0x40700000",
"high": "0x4070FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"led_shift_594_driver_0_S00_AXI": {"name": "led_shift_594_driver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00003FFF",
"size": "16384",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.611
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.613
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.613
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.615
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.615
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.616
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.617
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.618
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.618
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.619
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.619
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.619
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.619
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.620
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.620
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.621
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/tommy/src/tomarus/midirouter/midirouter.sdk/design_1_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.621
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.624
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.625
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.662
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.662
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.669
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.670
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.693
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.693
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.739
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==0} -index 0], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.740
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.757
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.757
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.758
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.758
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.764
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.764
!MESSAGE XSCT Command: [version -server], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.765
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.765
!MESSAGE XSCT Command: [version], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.765
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.765
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.771
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.771
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.790
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.791
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.796
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.796
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.815
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Result: [null,      2  xc7a15t (idcode 0362e093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.816
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.821
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Cmod A7 - 15T 210328A41133A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-12-24 20:08:11.821
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328A41133A" && level==1}], Thread: Worker-10
