// Seed: 3962146736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_3,
      id_4
  );
  assign id_1 = {1{-1}};
  wire id_7 = id_6;
  wire id_8, id_9;
  wire id_10, id_11, id_12, id_13;
endmodule
