TimeQuest Timing Analyzer report for Ramses
Sat Jun 26 17:09:24 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'estado_atual.t3'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'estado_atual.t3'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'estado_atual.t3'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'estado_atual.t3'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'estado_atual.t3'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'estado_atual.t3'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Ramses                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                           ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+
; Clock Name      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets             ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+
; clk             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }             ;
; estado_atual.t3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { estado_atual.t3 } ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 316.06 MHz ; 200.0 MHz       ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk             ; -2.164 ; -34.718       ;
; estado_atual.t3 ; -1.454 ; -3.274        ;
+-----------------+--------+---------------+


+------------------------------------------+
; Slow Model Hold Summary                  ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk             ; -1.197 ; -9.949        ;
; estado_atual.t3 ; 0.779  ; 0.000         ;
+-----------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------+
; Slow Model Minimum Pulse Width Summary   ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk             ; -2.000 ; -144.380      ;
; estado_atual.t3 ; 0.500  ; 0.000         ;
+-----------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -0.338 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.340      ;
; -0.338 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.340      ;
; -0.332 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.334      ;
; -0.331 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.333      ;
; -0.215 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.217      ;
; -0.193 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.195      ;
; -0.187 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.189      ;
; -0.160 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.034     ; 1.162      ;
; 0.844  ; proximo_estado.t1_402                                                                                      ; estado_atual.t1                                                                                           ; estado_atual.t3 ; clk         ; 1.000        ; -0.108     ; 0.084      ;
; 0.845  ; proximo_estado.t3_386                                                                                      ; estado_atual.t3                                                                                           ; estado_atual.t3 ; clk         ; 1.000        ; -0.107     ; 0.084      ;
; 0.994  ; proximo_estado.t2_394                                                                                      ; estado_atual.t2                                                                                           ; estado_atual.t3 ; clk         ; 1.000        ; 0.042      ; 0.084      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.467  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 2.361      ; 1.680      ;
; 1.967  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 1.000        ; 2.361      ; 1.680      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'estado_atual.t3'                                                                                        ;
+--------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node               ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; -1.454 ; estado_atual.t2 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 1.000        ; 0.108      ; 1.201      ;
; -1.348 ; estado_atual.t1 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 1.000        ; 0.108      ; 1.095      ;
; -1.100 ; estado_atual.t1 ; proximo_estado.t2_394 ; clk          ; estado_atual.t3 ; 1.000        ; -0.042     ; 1.025      ;
; -0.720 ; estado_atual.t2 ; proximo_estado.t3_386 ; clk          ; estado_atual.t3 ; 1.000        ; 0.107      ; 0.886      ;
+--------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -1.197 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.697 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 2.361      ; 1.680      ;
; -0.224 ; proximo_estado.t2_394                                                                                      ; estado_atual.t2                                                                                           ; estado_atual.t3 ; clk         ; 0.000        ; 0.042      ; 0.084      ;
; -0.075 ; proximo_estado.t3_386                                                                                      ; estado_atual.t3                                                                                           ; estado_atual.t3 ; clk         ; 0.000        ; -0.107     ; 0.084      ;
; -0.074 ; proximo_estado.t1_402                                                                                      ; estado_atual.t1                                                                                           ; estado_atual.t3 ; clk         ; 0.000        ; -0.108     ; 0.084      ;
; 0.930  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.162      ;
; 0.957  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.189      ;
; 0.963  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.195      ;
; 0.985  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.217      ;
; 1.101  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.333      ;
; 1.102  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.334      ;
; 1.108  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.340      ;
; 1.108  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.034     ; 1.340      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.026     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'estado_atual.t3'                                                                                        ;
+-------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node       ; To Node               ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; 0.779 ; estado_atual.t2 ; proximo_estado.t3_386 ; clk          ; estado_atual.t3 ; 0.000        ; 0.107      ; 0.886      ;
; 0.987 ; estado_atual.t1 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 0.000        ; 0.108      ; 1.095      ;
; 1.067 ; estado_atual.t1 ; proximo_estado.t2_394 ; clk          ; estado_atual.t3 ; 0.000        ; -0.042     ; 1.025      ;
; 1.093 ; estado_atual.t2 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 0.000        ; 0.108      ; 1.201      ;
+-------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t2                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t2                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t3                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t3                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t1|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t1|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t2|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t2|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t3|clk                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'estado_atual.t3'                                                                          ;
+-------+--------------+----------------+------------------+-----------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-----------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; estado_atual.t3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; estado_atual.t3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386|datac      ;
+-------+--------------+----------------+------------------+-----------------+------------+----------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; endereco[*]  ; clk        ; 4.086  ; 4.086  ; Rise       ; clk             ;
;  endereco[0] ; clk        ; 3.806  ; 3.806  ; Rise       ; clk             ;
;  endereco[1] ; clk        ; 4.086  ; 4.086  ; Rise       ; clk             ;
;  endereco[2] ; clk        ; 4.061  ; 4.061  ; Rise       ; clk             ;
;  endereco[3] ; clk        ; 3.671  ; 3.671  ; Rise       ; clk             ;
;  endereco[4] ; clk        ; 3.795  ; 3.795  ; Rise       ; clk             ;
;  endereco[5] ; clk        ; 4.081  ; 4.081  ; Rise       ; clk             ;
;  endereco[6] ; clk        ; -0.237 ; -0.237 ; Rise       ; clk             ;
;  endereco[7] ; clk        ; -0.259 ; -0.259 ; Rise       ; clk             ;
; wren         ; clk        ; 4.110  ; 4.110  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; endereco[*]  ; clk        ; 0.528  ; 0.528  ; Rise       ; clk             ;
;  endereco[0] ; clk        ; -3.537 ; -3.537 ; Rise       ; clk             ;
;  endereco[1] ; clk        ; -3.817 ; -3.817 ; Rise       ; clk             ;
;  endereco[2] ; clk        ; -3.792 ; -3.792 ; Rise       ; clk             ;
;  endereco[3] ; clk        ; -3.402 ; -3.402 ; Rise       ; clk             ;
;  endereco[4] ; clk        ; -3.526 ; -3.526 ; Rise       ; clk             ;
;  endereco[5] ; clk        ; -3.812 ; -3.812 ; Rise       ; clk             ;
;  endereco[6] ; clk        ; 0.506  ; 0.506  ; Rise       ; clk             ;
;  endereco[7] ; clk        ; 0.528  ; 0.528  ; Rise       ; clk             ;
; wren         ; clk        ; -3.841 ; -3.841 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; testeValorEnd[*]  ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  testeValorEnd[0] ; clk        ; 6.276 ; 6.276 ; Rise       ; clk             ;
;  testeValorEnd[1] ; clk        ; 6.300 ; 6.300 ; Rise       ; clk             ;
;  testeValorEnd[2] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  testeValorEnd[3] ; clk        ; 6.121 ; 6.121 ; Rise       ; clk             ;
;  testeValorEnd[4] ; clk        ; 5.976 ; 5.976 ; Rise       ; clk             ;
;  testeValorEnd[5] ; clk        ; 6.300 ; 6.300 ; Rise       ; clk             ;
;  testeValorEnd[6] ; clk        ; 6.261 ; 6.261 ; Rise       ; clk             ;
;  testeValorEnd[7] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; testeValorEnd[*]  ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  testeValorEnd[0] ; clk        ; 6.276 ; 6.276 ; Rise       ; clk             ;
;  testeValorEnd[1] ; clk        ; 6.300 ; 6.300 ; Rise       ; clk             ;
;  testeValorEnd[2] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  testeValorEnd[3] ; clk        ; 6.121 ; 6.121 ; Rise       ; clk             ;
;  testeValorEnd[4] ; clk        ; 5.976 ; 5.976 ; Rise       ; clk             ;
;  testeValorEnd[5] ; clk        ; 6.300 ; 6.300 ; Rise       ; clk             ;
;  testeValorEnd[6] ; clk        ; 6.261 ; 6.261 ; Rise       ; clk             ;
;  testeValorEnd[7] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------+
; Fast Model Setup Summary                 ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk             ; -1.460 ; -19.512       ;
; estado_atual.t3 ; -0.247 ; -0.339        ;
+-----------------+--------+---------------+


+------------------------------------------+
; Fast Model Hold Summary                  ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk             ; -0.841 ; -7.441        ;
; estado_atual.t3 ; 0.538  ; 0.000         ;
+-----------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------+
; Fast Model Minimum Pulse Width Summary   ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk             ; -2.000 ; -144.380      ;
; estado_atual.t3 ; 0.500  ; 0.000         ;
+-----------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk             ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; 0.314  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.677      ;
; 0.314  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.677      ;
; 0.319  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.672      ;
; 0.322  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.669      ;
; 0.391  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.600      ;
; 0.406  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.585      ;
; 0.409  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.582      ;
; 0.410  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; clk             ; clk         ; 1.000        ; -0.041     ; 0.581      ;
; 1.095  ; proximo_estado.t1_402                                                                                      ; estado_atual.t1                                                                                           ; estado_atual.t3 ; clk         ; 1.000        ; 0.105      ; 0.042      ;
; 1.099  ; proximo_estado.t3_386                                                                                      ; estado_atual.t3                                                                                           ; estado_atual.t3 ; clk         ; 1.000        ; 0.109      ; 0.042      ;
; 1.159  ; proximo_estado.t2_394                                                                                      ; estado_atual.t2                                                                                           ; estado_atual.t3 ; clk         ; 1.000        ; 0.169      ; 0.042      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.221  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.500        ; 1.431      ; 0.883      ;
; 1.721  ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 1.000        ; 1.431      ; 0.883      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'estado_atual.t3'                                                                                        ;
+--------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node               ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; -0.247 ; estado_atual.t2 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 1.000        ; -0.105     ; 0.564      ;
; -0.195 ; estado_atual.t1 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 1.000        ; -0.105     ; 0.512      ;
; -0.092 ; estado_atual.t1 ; proximo_estado.t2_394 ; clk          ; estado_atual.t3 ; 1.000        ; -0.169     ; 0.485      ;
; 0.075  ; estado_atual.t2 ; proximo_estado.t3_386 ; clk          ; estado_atual.t3 ; 1.000        ; -0.109     ; 0.429      ;
+--------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.841 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; 0.000        ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.341 ; estado_atual.t3                                                                                            ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; estado_atual.t3 ; clk         ; -0.500       ; 1.431      ; 0.883      ;
; -0.279 ; proximo_estado.t2_394                                                                                      ; estado_atual.t2                                                                                           ; estado_atual.t3 ; clk         ; 0.000        ; 0.169      ; 0.042      ;
; -0.219 ; proximo_estado.t3_386                                                                                      ; estado_atual.t3                                                                                           ; estado_atual.t3 ; clk         ; 0.000        ; 0.109      ; 0.042      ;
; -0.215 ; proximo_estado.t1_402                                                                                      ; estado_atual.t1                                                                                           ; estado_atual.t3 ; clk         ; 0.000        ; 0.105      ; 0.042      ;
; 0.470  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.581      ;
; 0.471  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.582      ;
; 0.474  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.585      ;
; 0.489  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.600      ;
; 0.558  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.669      ;
; 0.561  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.672      ;
; 0.566  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.677      ;
; 0.566  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                             ; clk             ; clk         ; 0.000        ; -0.041     ; 0.677      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                         ; clk             ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 2.321  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk             ; clk         ; 0.000        ; -0.017     ; 2.442      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'estado_atual.t3'                                                                                        ;
+-------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node       ; To Node               ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+
; 0.538 ; estado_atual.t2 ; proximo_estado.t3_386 ; clk          ; estado_atual.t3 ; 0.000        ; -0.109     ; 0.429      ;
; 0.617 ; estado_atual.t1 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 0.000        ; -0.105     ; 0.512      ;
; 0.654 ; estado_atual.t1 ; proximo_estado.t2_394 ; clk          ; estado_atual.t3 ; 0.000        ; -0.169     ; 0.485      ;
; 0.669 ; estado_atual.t2 ; proximo_estado.t1_402 ; clk          ; estado_atual.t3 ; 0.000        ; -0.105     ; 0.564      ;
+-------+-----------------+-----------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; memoria:mem|altsyncram:altsyncram_component|altsyncram_47c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t2                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t2                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t3                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t3                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:0:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:1:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:2:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:3:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:4:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:5:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:6:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; registradorNbits:reg_RDM_2|FlipFlopD:\laco:7:cria_flipflopD|Q                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t1|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t1|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t2|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; estado_atual.t2|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; estado_atual.t3|clk                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'estado_atual.t3'                                                                          ;
+-------+--------------+----------------+------------------+-----------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-----------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; estado_atual.t3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; estado_atual.t3|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; estado_atual.t3~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t1_402|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t2_394|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; estado_atual.t3 ; Rise       ; proximo_estado.t3_386|datac      ;
+-------+--------------+----------------+------------------+-----------------+------------+----------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; endereco[*]  ; clk        ; 2.212  ; 2.212  ; Rise       ; clk             ;
;  endereco[0] ; clk        ; 2.079  ; 2.079  ; Rise       ; clk             ;
;  endereco[1] ; clk        ; 2.212  ; 2.212  ; Rise       ; clk             ;
;  endereco[2] ; clk        ; 2.208  ; 2.208  ; Rise       ; clk             ;
;  endereco[3] ; clk        ; 2.027  ; 2.027  ; Rise       ; clk             ;
;  endereco[4] ; clk        ; 2.065  ; 2.065  ; Rise       ; clk             ;
;  endereco[5] ; clk        ; 2.212  ; 2.212  ; Rise       ; clk             ;
;  endereco[6] ; clk        ; -0.381 ; -0.381 ; Rise       ; clk             ;
;  endereco[7] ; clk        ; -0.394 ; -0.394 ; Rise       ; clk             ;
; wren         ; clk        ; 2.239  ; 2.239  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; endereco[*]  ; clk        ; 0.533  ; 0.533  ; Rise       ; clk             ;
;  endereco[0] ; clk        ; -1.940 ; -1.940 ; Rise       ; clk             ;
;  endereco[1] ; clk        ; -2.073 ; -2.073 ; Rise       ; clk             ;
;  endereco[2] ; clk        ; -2.069 ; -2.069 ; Rise       ; clk             ;
;  endereco[3] ; clk        ; -1.888 ; -1.888 ; Rise       ; clk             ;
;  endereco[4] ; clk        ; -1.926 ; -1.926 ; Rise       ; clk             ;
;  endereco[5] ; clk        ; -2.073 ; -2.073 ; Rise       ; clk             ;
;  endereco[6] ; clk        ; 0.520  ; 0.520  ; Rise       ; clk             ;
;  endereco[7] ; clk        ; 0.533  ; 0.533  ; Rise       ; clk             ;
; wren         ; clk        ; -2.100 ; -2.100 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; testeValorEnd[*]  ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
;  testeValorEnd[0] ; clk        ; 3.491 ; 3.491 ; Rise       ; clk             ;
;  testeValorEnd[1] ; clk        ; 3.513 ; 3.513 ; Rise       ; clk             ;
;  testeValorEnd[2] ; clk        ; 3.321 ; 3.321 ; Rise       ; clk             ;
;  testeValorEnd[3] ; clk        ; 3.399 ; 3.399 ; Rise       ; clk             ;
;  testeValorEnd[4] ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
;  testeValorEnd[5] ; clk        ; 3.513 ; 3.513 ; Rise       ; clk             ;
;  testeValorEnd[6] ; clk        ; 3.474 ; 3.474 ; Rise       ; clk             ;
;  testeValorEnd[7] ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; testeValorEnd[*]  ; clk        ; 3.321 ; 3.321 ; Rise       ; clk             ;
;  testeValorEnd[0] ; clk        ; 3.491 ; 3.491 ; Rise       ; clk             ;
;  testeValorEnd[1] ; clk        ; 3.513 ; 3.513 ; Rise       ; clk             ;
;  testeValorEnd[2] ; clk        ; 3.321 ; 3.321 ; Rise       ; clk             ;
;  testeValorEnd[3] ; clk        ; 3.399 ; 3.399 ; Rise       ; clk             ;
;  testeValorEnd[4] ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
;  testeValorEnd[5] ; clk        ; 3.513 ; 3.513 ; Rise       ; clk             ;
;  testeValorEnd[6] ; clk        ; 3.474 ; 3.474 ; Rise       ; clk             ;
;  testeValorEnd[7] ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.164  ; -1.197 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -2.164  ; -1.197 ; N/A      ; N/A     ; -2.000              ;
;  estado_atual.t3 ; -1.454  ; 0.538  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS  ; -37.992 ; -9.949 ; 0.0      ; 0.0     ; -144.38             ;
;  clk             ; -34.718 ; -9.949 ; N/A      ; N/A     ; -144.380            ;
;  estado_atual.t3 ; -3.274  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; endereco[*]  ; clk        ; 4.086  ; 4.086  ; Rise       ; clk             ;
;  endereco[0] ; clk        ; 3.806  ; 3.806  ; Rise       ; clk             ;
;  endereco[1] ; clk        ; 4.086  ; 4.086  ; Rise       ; clk             ;
;  endereco[2] ; clk        ; 4.061  ; 4.061  ; Rise       ; clk             ;
;  endereco[3] ; clk        ; 3.671  ; 3.671  ; Rise       ; clk             ;
;  endereco[4] ; clk        ; 3.795  ; 3.795  ; Rise       ; clk             ;
;  endereco[5] ; clk        ; 4.081  ; 4.081  ; Rise       ; clk             ;
;  endereco[6] ; clk        ; -0.237 ; -0.237 ; Rise       ; clk             ;
;  endereco[7] ; clk        ; -0.259 ; -0.259 ; Rise       ; clk             ;
; wren         ; clk        ; 4.110  ; 4.110  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; endereco[*]  ; clk        ; 0.533  ; 0.533  ; Rise       ; clk             ;
;  endereco[0] ; clk        ; -1.940 ; -1.940 ; Rise       ; clk             ;
;  endereco[1] ; clk        ; -2.073 ; -2.073 ; Rise       ; clk             ;
;  endereco[2] ; clk        ; -2.069 ; -2.069 ; Rise       ; clk             ;
;  endereco[3] ; clk        ; -1.888 ; -1.888 ; Rise       ; clk             ;
;  endereco[4] ; clk        ; -1.926 ; -1.926 ; Rise       ; clk             ;
;  endereco[5] ; clk        ; -2.073 ; -2.073 ; Rise       ; clk             ;
;  endereco[6] ; clk        ; 0.520  ; 0.520  ; Rise       ; clk             ;
;  endereco[7] ; clk        ; 0.533  ; 0.533  ; Rise       ; clk             ;
; wren         ; clk        ; -2.100 ; -2.100 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; testeValorEnd[*]  ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  testeValorEnd[0] ; clk        ; 6.276 ; 6.276 ; Rise       ; clk             ;
;  testeValorEnd[1] ; clk        ; 6.300 ; 6.300 ; Rise       ; clk             ;
;  testeValorEnd[2] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  testeValorEnd[3] ; clk        ; 6.121 ; 6.121 ; Rise       ; clk             ;
;  testeValorEnd[4] ; clk        ; 5.976 ; 5.976 ; Rise       ; clk             ;
;  testeValorEnd[5] ; clk        ; 6.300 ; 6.300 ; Rise       ; clk             ;
;  testeValorEnd[6] ; clk        ; 6.261 ; 6.261 ; Rise       ; clk             ;
;  testeValorEnd[7] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; testeValorEnd[*]  ; clk        ; 3.321 ; 3.321 ; Rise       ; clk             ;
;  testeValorEnd[0] ; clk        ; 3.491 ; 3.491 ; Rise       ; clk             ;
;  testeValorEnd[1] ; clk        ; 3.513 ; 3.513 ; Rise       ; clk             ;
;  testeValorEnd[2] ; clk        ; 3.321 ; 3.321 ; Rise       ; clk             ;
;  testeValorEnd[3] ; clk        ; 3.399 ; 3.399 ; Rise       ; clk             ;
;  testeValorEnd[4] ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
;  testeValorEnd[5] ; clk        ; 3.513 ; 3.513 ; Rise       ; clk             ;
;  testeValorEnd[6] ; clk        ; 3.474 ; 3.474 ; Rise       ; clk             ;
;  testeValorEnd[7] ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Setup Transfers                                                               ;
+-----------------+-----------------+----------+----------+----------+----------+
; From Clock      ; To Clock        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------+-----------------+----------+----------+----------+----------+
; clk             ; clk             ; 88       ; 0        ; 0        ; 0        ;
; estado_atual.t3 ; clk             ; 11       ; 8        ; 0        ; 0        ;
; clk             ; estado_atual.t3 ; 4        ; 0        ; 0        ; 0        ;
+-----------------+-----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------+
; Hold Transfers                                                                ;
+-----------------+-----------------+----------+----------+----------+----------+
; From Clock      ; To Clock        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------+-----------------+----------+----------+----------+----------+
; clk             ; clk             ; 88       ; 0        ; 0        ; 0        ;
; estado_atual.t3 ; clk             ; 11       ; 8        ; 0        ; 0        ;
; clk             ; estado_atual.t3 ; 4        ; 0        ; 0        ; 0        ;
+-----------------+-----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 26 17:09:23 2021
Info: Command: quartus_sta Ramses -c Ramses
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ramses.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name estado_atual.t3 estado_atual.t3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164       -34.718 clk 
    Info (332119):    -1.454        -3.274 estado_atual.t3 
Info (332146): Worst-case hold slack is -1.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.197        -9.949 clk 
    Info (332119):     0.779         0.000 estado_atual.t3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -144.380 clk 
    Info (332119):     0.500         0.000 estado_atual.t3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 clk 
    Info (332119):    -0.247        -0.339 estado_atual.t3 
Info (332146): Worst-case hold slack is -0.841
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.841        -7.441 clk 
    Info (332119):     0.538         0.000 estado_atual.t3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -144.380 clk 
    Info (332119):     0.500         0.000 estado_atual.t3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4530 megabytes
    Info: Processing ended: Sat Jun 26 17:09:24 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


