-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Sat Jul 18 03:08:43 2020
-- Host        : ConnerServer running 64-bit Manjaro Linux
-- Command     : write_vhdl -force -mode funcsim
--               /NetDrive/Personal/Projects/Keytar/VivadoKeytar/VivadoKeytar.srcs/sources_1/bd/system/ip/system_Synth_0_0/system_Synth_0_0_sim_netlist.vhdl
-- Design      : system_Synth_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[9].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[8].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[7].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_134\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_118\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen : entity is "WaveGen";
end system_Synth_0_0_WaveGen;

architecture STRUCTURE of system_Synth_0_0_WaveGen is
  signal \^channels[9].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__29_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_171\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_174\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_177\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_180\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_171\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_174\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_177\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_180\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_171\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_174\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_177\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_180\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_289\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_307\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_310\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_313\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_314\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_156\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_159\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_162\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_171\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_174\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_177\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_180\ : label is "soft_lutpair840";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[9].waveform\(23 downto 0) <= \^channels[9].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(10)
    );
\Waveform[10]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(9)
    );
\Waveform[10]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(8)
    );
\Waveform[10]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(7)
    );
\Waveform[14]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(14)
    );
\Waveform[14]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(13)
    );
\Waveform[14]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(12)
    );
\Waveform[14]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(11)
    );
\Waveform[18]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(18)
    );
\Waveform[18]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(17)
    );
\Waveform[18]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(16)
    );
\Waveform[18]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(15)
    );
\Waveform[22]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[9].waveform\(23),
      I1 => \channels[8].waveform\(1),
      I2 => \channels[7].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[9].waveform\(23),
      I1 => \channels[8].waveform\(1),
      I2 => \channels[7].waveform\(1),
      I3 => \^channels[9].waveform\(22),
      I4 => \channels[8].waveform\(0),
      I5 => \channels[7].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(23)
    );
\Waveform[22]_INST_0_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(21)
    );
\Waveform[22]_INST_0_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(20)
    );
\Waveform[22]_INST_0_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(19)
    );
\Waveform[22]_INST_0_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(22)
    );
\Waveform[2]_INST_0_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(2)
    );
\Waveform[2]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(1)
    );
\Waveform[2]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(0)
    );
\Waveform[6]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(6)
    );
\Waveform[6]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(5)
    );
\Waveform[6]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(4)
    );
\Waveform[6]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[9].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__29_n_0\,
      S(2) => \i__carry_i_2__29_n_0\,
      S(1) => \i__carry_i_3__29_n_0\,
      S(0) => \i__carry_i_4__29_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__29_n_0\,
      S(2) => \i__carry__0_i_2__29_n_0\,
      S(1) => \i__carry__0_i_3__29_n_0\,
      S(0) => \i__carry__0_i_4__29_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__29_n_0\,
      S(2) => \i__carry__1_i_2__29_n_0\,
      S(1) => \i__carry__1_i_3__29_n_0\,
      S(0) => \i__carry__1_i_4__29_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__29_n_0\,
      S(2) => \i__carry__2_i_2__29_n_0\,
      S(1) => \i__carry__2_i_3__29_n_0\,
      S(0) => \i__carry__2_i_4__29_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__29_n_0\,
      S(2) => \i__carry__3_i_2__29_n_0\,
      S(1) => \i__carry__3_i_3__29_n_0\,
      S(0) => \i__carry__3_i_4__29_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__29_n_0\,
      S(2) => \i__carry__4_i_2__29_n_0\,
      S(1) => \i__carry__4_i_3__29_n_0\,
      S(0) => \i__carry__4_i_4__29_n_0\
    );
\i__carry__0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__29_n_0\
    );
\i__carry__0_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__29_n_0\
    );
\i__carry__0_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__29_n_0\
    );
\i__carry__0_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__29_n_0\
    );
\i__carry__1_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__29_n_0\
    );
\i__carry__1_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__29_n_0\
    );
\i__carry__1_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__29_n_0\
    );
\i__carry__1_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__29_n_0\
    );
\i__carry__2_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__29_n_0\
    );
\i__carry__2_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__29_n_0\
    );
\i__carry__2_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__29_n_0\
    );
\i__carry__2_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__29_n_0\
    );
\i__carry__3_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__29_n_0\
    );
\i__carry__3_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__29_n_0\
    );
\i__carry__3_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__29_n_0\
    );
\i__carry__3_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__29_n_0\
    );
\i__carry__4_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__29_n_0\
    );
\i__carry__4_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__29_n_0\
    );
\i__carry__4_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__29_n_0\
    );
\i__carry__4_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__29_n_0\
    );
\i__carry_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__29_n_0\
    );
\i__carry_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__29_n_0\
    );
\i__carry_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__29_n_0\
    );
\i__carry_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_0 is
  port (
    \channels[8].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_134\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_118\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_0 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_0;

architecture STRUCTURE of system_Synth_0_0_WaveGen_0 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__30_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_170\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_173\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_176\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_179\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_170\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_173\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_176\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_179\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_170\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_173\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_176\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_179\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_288\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_306\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_309\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_312\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_315\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_155\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_158\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_161\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_170\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_173\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_176\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_179\ : label is "soft_lutpair826";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(10)
    );
\Waveform[10]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(9)
    );
\Waveform[10]_INST_0_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(8)
    );
\Waveform[10]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(7)
    );
\Waveform[14]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(14)
    );
\Waveform[14]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(13)
    );
\Waveform[14]_INST_0_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(12)
    );
\Waveform[14]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(11)
    );
\Waveform[18]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(18)
    );
\Waveform[18]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(17)
    );
\Waveform[18]_INST_0_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(16)
    );
\Waveform[18]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(15)
    );
\Waveform[22]_INST_0_i_288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(23)
    );
\Waveform[22]_INST_0_i_306\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(21)
    );
\Waveform[22]_INST_0_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(20)
    );
\Waveform[22]_INST_0_i_312\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(19)
    );
\Waveform[22]_INST_0_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(22)
    );
\Waveform[2]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(2)
    );
\Waveform[2]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(1)
    );
\Waveform[2]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(0)
    );
\Waveform[6]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(6)
    );
\Waveform[6]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(5)
    );
\Waveform[6]_INST_0_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(4)
    );
\Waveform[6]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \channels[8].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__30_n_0\,
      S(2) => \i__carry_i_2__30_n_0\,
      S(1) => \i__carry_i_3__30_n_0\,
      S(0) => \i__carry_i_4__30_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__30_n_0\,
      S(2) => \i__carry__0_i_2__30_n_0\,
      S(1) => \i__carry__0_i_3__30_n_0\,
      S(0) => \i__carry__0_i_4__30_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__30_n_0\,
      S(2) => \i__carry__1_i_2__30_n_0\,
      S(1) => \i__carry__1_i_3__30_n_0\,
      S(0) => \i__carry__1_i_4__30_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__30_n_0\,
      S(2) => \i__carry__2_i_2__30_n_0\,
      S(1) => \i__carry__2_i_3__30_n_0\,
      S(0) => \i__carry__2_i_4__30_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__30_n_0\,
      S(2) => \i__carry__3_i_2__30_n_0\,
      S(1) => \i__carry__3_i_3__30_n_0\,
      S(0) => \i__carry__3_i_4__30_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__30_n_0\,
      S(2) => \i__carry__4_i_2__30_n_0\,
      S(1) => \i__carry__4_i_3__30_n_0\,
      S(0) => \i__carry__4_i_4__30_n_0\
    );
\i__carry__0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__30_n_0\
    );
\i__carry__0_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__30_n_0\
    );
\i__carry__0_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__30_n_0\
    );
\i__carry__0_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__30_n_0\
    );
\i__carry__1_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__30_n_0\
    );
\i__carry__1_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__30_n_0\
    );
\i__carry__1_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__30_n_0\
    );
\i__carry__1_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__30_n_0\
    );
\i__carry__2_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__30_n_0\
    );
\i__carry__2_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__30_n_0\
    );
\i__carry__2_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__30_n_0\
    );
\i__carry__2_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__30_n_0\
    );
\i__carry__3_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__30_n_0\
    );
\i__carry__3_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__30_n_0\
    );
\i__carry__3_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__30_n_0\
    );
\i__carry__3_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__30_n_0\
    );
\i__carry__4_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__30_n_0\
    );
\i__carry__4_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__30_n_0\
    );
\i__carry__4_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__30_n_0\
    );
\i__carry__4_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__30_n_0\
    );
\i__carry_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__30_n_0\
    );
\i__carry_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__30_n_0\
    );
\i__carry_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__30_n_0\
    );
\i__carry_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_1 is
  port (
    \channels[7].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_134\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_118\ : in STD_LOGIC;
    \channels[8].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[9].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_1 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_1;

architecture STRUCTURE of system_Synth_0_0_WaveGen_1 is
  signal \^channels[7].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__31_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_169\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_172\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_175\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_178\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_169\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_172\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_175\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_178\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_169\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_172\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_175\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_178\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_287\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_305\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_308\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_311\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_316\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_154\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_157\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_160\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_169\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_172\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_175\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_178\ : label is "soft_lutpair813";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[7].waveform\(23 downto 0) <= \^channels[7].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(10)
    );
\Waveform[10]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(9)
    );
\Waveform[10]_INST_0_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(8)
    );
\Waveform[10]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(7)
    );
\Waveform[14]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(14)
    );
\Waveform[14]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(13)
    );
\Waveform[14]_INST_0_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(12)
    );
\Waveform[14]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(11)
    );
\Waveform[18]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(18)
    );
\Waveform[18]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(17)
    );
\Waveform[18]_INST_0_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(16)
    );
\Waveform[18]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(15)
    );
\Waveform[22]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[7].waveform\(23),
      I1 => \channels[8].waveform\(0),
      I2 => \channels[9].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(23)
    );
\Waveform[22]_INST_0_i_305\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(21)
    );
\Waveform[22]_INST_0_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(20)
    );
\Waveform[22]_INST_0_i_311\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(19)
    );
\Waveform[22]_INST_0_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(22)
    );
\Waveform[2]_INST_0_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(2)
    );
\Waveform[2]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(1)
    );
\Waveform[2]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(0)
    );
\Waveform[6]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(6)
    );
\Waveform[6]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(5)
    );
\Waveform[6]_INST_0_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(4)
    );
\Waveform[6]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_134\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_118\,
      O => \^channels[7].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__31_n_0\,
      S(2) => \i__carry_i_2__31_n_0\,
      S(1) => \i__carry_i_3__31_n_0\,
      S(0) => \i__carry_i_4__31_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__31_n_0\,
      S(2) => \i__carry__0_i_2__31_n_0\,
      S(1) => \i__carry__0_i_3__31_n_0\,
      S(0) => \i__carry__0_i_4__31_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__31_n_0\,
      S(2) => \i__carry__1_i_2__31_n_0\,
      S(1) => \i__carry__1_i_3__31_n_0\,
      S(0) => \i__carry__1_i_4__31_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__31_n_0\,
      S(2) => \i__carry__2_i_2__31_n_0\,
      S(1) => \i__carry__2_i_3__31_n_0\,
      S(0) => \i__carry__2_i_4__31_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__31_n_0\,
      S(2) => \i__carry__3_i_2__31_n_0\,
      S(1) => \i__carry__3_i_3__31_n_0\,
      S(0) => \i__carry__3_i_4__31_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__31_n_0\,
      S(2) => \i__carry__4_i_2__31_n_0\,
      S(1) => \i__carry__4_i_3__31_n_0\,
      S(0) => \i__carry__4_i_4__31_n_0\
    );
\i__carry__0_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__31_n_0\
    );
\i__carry__0_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__31_n_0\
    );
\i__carry__0_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__31_n_0\
    );
\i__carry__0_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__31_n_0\
    );
\i__carry__1_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__31_n_0\
    );
\i__carry__1_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__31_n_0\
    );
\i__carry__1_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__31_n_0\
    );
\i__carry__1_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__31_n_0\
    );
\i__carry__2_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__31_n_0\
    );
\i__carry__2_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__31_n_0\
    );
\i__carry__2_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__31_n_0\
    );
\i__carry__2_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__31_n_0\
    );
\i__carry__3_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__31_n_0\
    );
\i__carry__3_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__31_n_0\
    );
\i__carry__3_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__31_n_0\
    );
\i__carry__3_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__31_n_0\
    );
\i__carry__4_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__31_n_0\
    );
\i__carry__4_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__31_n_0\
    );
\i__carry__4_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__31_n_0\
    );
\i__carry__4_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__31_n_0\
    );
\i__carry_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__31_n_0\
    );
\i__carry_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__31_n_0\
    );
\i__carry_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__31_n_0\
    );
\i__carry_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[57].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[56].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[55].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_454\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_432\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_10 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_10;

architecture STRUCTURE of system_Synth_0_0_WaveGen_10 is
  signal \^channels[57].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_397\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_400\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_403\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_406\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_397\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_400\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_403\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_406\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_397\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_400\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_403\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_406\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_695\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_722\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_725\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_728\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_729\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_788\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_791\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_794\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_797\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_377\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_380\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_383\ : label is "soft_lutpair691";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[57].waveform\(23 downto 0) <= \^channels[57].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_397\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(6)
    );
\Waveform[10]_INST_0_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(5)
    );
\Waveform[10]_INST_0_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(4)
    );
\Waveform[10]_INST_0_i_406\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(3)
    );
\Waveform[14]_INST_0_i_397\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(10)
    );
\Waveform[14]_INST_0_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(9)
    );
\Waveform[14]_INST_0_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(8)
    );
\Waveform[14]_INST_0_i_406\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(7)
    );
\Waveform[18]_INST_0_i_397\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(14)
    );
\Waveform[18]_INST_0_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(13)
    );
\Waveform[18]_INST_0_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(12)
    );
\Waveform[18]_INST_0_i_406\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(11)
    );
\Waveform[22]_INST_0_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[57].waveform\(23),
      I1 => \channels[56].waveform\(1),
      I2 => \channels[55].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[57].waveform\(23),
      I1 => \channels[56].waveform\(1),
      I2 => \channels[55].waveform\(1),
      I3 => \^channels[57].waveform\(22),
      I4 => \channels[56].waveform\(0),
      I5 => \channels[55].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_695\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(23)
    );
\Waveform[22]_INST_0_i_722\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(21)
    );
\Waveform[22]_INST_0_i_725\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(20)
    );
\Waveform[22]_INST_0_i_728\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(19)
    );
\Waveform[22]_INST_0_i_729\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(22)
    );
\Waveform[22]_INST_0_i_788\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(18)
    );
\Waveform[22]_INST_0_i_791\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(17)
    );
\Waveform[22]_INST_0_i_794\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(16)
    );
\Waveform[22]_INST_0_i_797\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(15)
    );
\Waveform[6]_INST_0_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(2)
    );
\Waveform[6]_INST_0_i_380\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(1)
    );
\Waveform[6]_INST_0_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[57].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__4_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__4_n_0\,
      S(0) => \i__carry__0_i_4__4_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__4_n_0\,
      S(2) => \i__carry__1_i_2__4_n_0\,
      S(1) => \i__carry__1_i_3__4_n_0\,
      S(0) => \i__carry__1_i_4__4_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__4_n_0\,
      S(2) => \i__carry__2_i_2__4_n_0\,
      S(1) => \i__carry__2_i_3__4_n_0\,
      S(0) => \i__carry__2_i_4__4_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__4_n_0\,
      S(2) => \i__carry__3_i_2__4_n_0\,
      S(1) => \i__carry__3_i_3__4_n_0\,
      S(0) => \i__carry__3_i_4__4_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__4_n_0\,
      S(2) => \i__carry__4_i_2__4_n_0\,
      S(1) => \i__carry__4_i_3__4_n_0\,
      S(0) => \i__carry__4_i_4__4_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__4_n_0\
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__4_n_0\
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__4_n_0\
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__4_n_0\
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__4_n_0\
    );
\i__carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__4_n_0\
    );
\i__carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__4_n_0\
    );
\i__carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__4_n_0\
    );
\i__carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__4_n_0\
    );
\i__carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__4_n_0\
    );
\i__carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__4_n_0\
    );
\i__carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__4_n_0\
    );
\i__carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__4_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_11 is
  port (
    \channels[56].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_454\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_432\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_11 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_11;

architecture STRUCTURE of system_Synth_0_0_WaveGen_11 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_396\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_399\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_402\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_405\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_396\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_399\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_402\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_405\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_396\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_399\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_402\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_405\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_694\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_721\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_724\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_727\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_730\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_787\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_790\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_793\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_796\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_376\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_379\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_382\ : label is "soft_lutpair677";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(6)
    );
\Waveform[10]_INST_0_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(5)
    );
\Waveform[10]_INST_0_i_402\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(4)
    );
\Waveform[10]_INST_0_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(3)
    );
\Waveform[14]_INST_0_i_396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(10)
    );
\Waveform[14]_INST_0_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(9)
    );
\Waveform[14]_INST_0_i_402\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(8)
    );
\Waveform[14]_INST_0_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(7)
    );
\Waveform[18]_INST_0_i_396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(14)
    );
\Waveform[18]_INST_0_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(13)
    );
\Waveform[18]_INST_0_i_402\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(12)
    );
\Waveform[18]_INST_0_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(11)
    );
\Waveform[22]_INST_0_i_694\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(23)
    );
\Waveform[22]_INST_0_i_721\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(21)
    );
\Waveform[22]_INST_0_i_724\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(20)
    );
\Waveform[22]_INST_0_i_727\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(19)
    );
\Waveform[22]_INST_0_i_730\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(22)
    );
\Waveform[22]_INST_0_i_787\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(18)
    );
\Waveform[22]_INST_0_i_790\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(17)
    );
\Waveform[22]_INST_0_i_793\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(16)
    );
\Waveform[22]_INST_0_i_796\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(15)
    );
\Waveform[6]_INST_0_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(2)
    );
\Waveform[6]_INST_0_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(1)
    );
\Waveform[6]_INST_0_i_382\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \channels[56].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__5_n_0\,
      S(2) => \i__carry__0_i_2__5_n_0\,
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4__5_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__5_n_0\,
      S(2) => \i__carry__1_i_2__5_n_0\,
      S(1) => \i__carry__1_i_3__5_n_0\,
      S(0) => \i__carry__1_i_4__5_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__5_n_0\,
      S(2) => \i__carry__2_i_2__5_n_0\,
      S(1) => \i__carry__2_i_3__5_n_0\,
      S(0) => \i__carry__2_i_4__5_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__5_n_0\,
      S(2) => \i__carry__3_i_2__5_n_0\,
      S(1) => \i__carry__3_i_3__5_n_0\,
      S(0) => \i__carry__3_i_4__5_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__5_n_0\,
      S(2) => \i__carry__4_i_2__5_n_0\,
      S(1) => \i__carry__4_i_3__5_n_0\,
      S(0) => \i__carry__4_i_4__5_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__5_n_0\
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__5_n_0\
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__5_n_0\
    );
\i__carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__5_n_0\
    );
\i__carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__5_n_0\
    );
\i__carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__5_n_0\
    );
\i__carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__5_n_0\
    );
\i__carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__5_n_0\
    );
\i__carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__5_n_0\
    );
\i__carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__5_n_0\
    );
\i__carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__5_n_0\
    );
\i__carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__5_n_0\
    );
\i__carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__5_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_12 is
  port (
    \channels[55].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_454\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_432\ : in STD_LOGIC;
    \channels[56].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[57].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_12 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_12;

architecture STRUCTURE of system_Synth_0_0_WaveGen_12 is
  signal \^channels[55].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_395\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_398\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_401\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_404\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_395\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_398\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_401\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_404\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_395\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_398\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_401\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_404\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_693\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_720\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_723\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_726\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_731\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_786\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_789\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_792\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_795\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_375\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_378\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_381\ : label is "soft_lutpair664";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[55].waveform\(23 downto 0) <= \^channels[55].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(6)
    );
\Waveform[10]_INST_0_i_398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(5)
    );
\Waveform[10]_INST_0_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(4)
    );
\Waveform[10]_INST_0_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(3)
    );
\Waveform[14]_INST_0_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(10)
    );
\Waveform[14]_INST_0_i_398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(9)
    );
\Waveform[14]_INST_0_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(8)
    );
\Waveform[14]_INST_0_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(7)
    );
\Waveform[18]_INST_0_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(14)
    );
\Waveform[18]_INST_0_i_398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(13)
    );
\Waveform[18]_INST_0_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(12)
    );
\Waveform[18]_INST_0_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(11)
    );
\Waveform[22]_INST_0_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[55].waveform\(23),
      I1 => \channels[56].waveform\(0),
      I2 => \channels[57].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_693\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(23)
    );
\Waveform[22]_INST_0_i_720\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(21)
    );
\Waveform[22]_INST_0_i_723\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(20)
    );
\Waveform[22]_INST_0_i_726\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(19)
    );
\Waveform[22]_INST_0_i_731\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(22)
    );
\Waveform[22]_INST_0_i_786\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(18)
    );
\Waveform[22]_INST_0_i_789\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(17)
    );
\Waveform[22]_INST_0_i_792\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(16)
    );
\Waveform[22]_INST_0_i_795\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(15)
    );
\Waveform[6]_INST_0_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(2)
    );
\Waveform[6]_INST_0_i_378\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(1)
    );
\Waveform[6]_INST_0_i_381\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_432\,
      O => \^channels[55].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__6_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => \i__carry_i_4__6_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__6_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__6_n_0\,
      S(2) => \i__carry__1_i_2__6_n_0\,
      S(1) => \i__carry__1_i_3__6_n_0\,
      S(0) => \i__carry__1_i_4__6_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__6_n_0\,
      S(2) => \i__carry__2_i_2__6_n_0\,
      S(1) => \i__carry__2_i_3__6_n_0\,
      S(0) => \i__carry__2_i_4__6_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__6_n_0\,
      S(2) => \i__carry__3_i_2__6_n_0\,
      S(1) => \i__carry__3_i_3__6_n_0\,
      S(0) => \i__carry__3_i_4__6_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__6_n_0\,
      S(2) => \i__carry__4_i_2__6_n_0\,
      S(1) => \i__carry__4_i_3__6_n_0\,
      S(0) => \i__carry__4_i_4__6_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__6_n_0\
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__6_n_0\
    );
\i__carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__6_n_0\
    );
\i__carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__6_n_0\
    );
\i__carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__6_n_0\
    );
\i__carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__6_n_0\
    );
\i__carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__6_n_0\
    );
\i__carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__6_n_0\
    );
\i__carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__6_n_0\
    );
\i__carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__6_n_0\
    );
\i__carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__6_n_0\
    );
\i__carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__6_n_0\
    );
\i__carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__6_n_0\
    );
\i__carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__6_n_0\
    );
\i__carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__6_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[54].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[53].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[52].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_446\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_430\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_13 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_13;

architecture STRUCTURE of system_Synth_0_0_WaveGen_13 is
  signal \^channels[54].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_385\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_388\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_391\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_394\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_385\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_388\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_391\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_394\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_385\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_388\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_391\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_394\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_692\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_710\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_713\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_716\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_717\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_776\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_779\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_782\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_785\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_368\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_371\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_374\ : label is "soft_lutpair650";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[54].waveform\(23 downto 0) <= \^channels[54].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(6)
    );
\Waveform[10]_INST_0_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(5)
    );
\Waveform[10]_INST_0_i_391\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(4)
    );
\Waveform[10]_INST_0_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(3)
    );
\Waveform[14]_INST_0_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(10)
    );
\Waveform[14]_INST_0_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(9)
    );
\Waveform[14]_INST_0_i_391\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(8)
    );
\Waveform[14]_INST_0_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(7)
    );
\Waveform[18]_INST_0_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(14)
    );
\Waveform[18]_INST_0_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(13)
    );
\Waveform[18]_INST_0_i_391\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(12)
    );
\Waveform[18]_INST_0_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(11)
    );
\Waveform[22]_INST_0_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[54].waveform\(23),
      I1 => \channels[53].waveform\(1),
      I2 => \channels[52].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[54].waveform\(23),
      I1 => \channels[53].waveform\(1),
      I2 => \channels[52].waveform\(1),
      I3 => \^channels[54].waveform\(22),
      I4 => \channels[53].waveform\(0),
      I5 => \channels[52].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_692\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(23)
    );
\Waveform[22]_INST_0_i_710\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(21)
    );
\Waveform[22]_INST_0_i_713\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(20)
    );
\Waveform[22]_INST_0_i_716\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(19)
    );
\Waveform[22]_INST_0_i_717\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(22)
    );
\Waveform[22]_INST_0_i_776\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(18)
    );
\Waveform[22]_INST_0_i_779\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(17)
    );
\Waveform[22]_INST_0_i_782\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(16)
    );
\Waveform[22]_INST_0_i_785\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(15)
    );
\Waveform[6]_INST_0_i_368\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(2)
    );
\Waveform[6]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(1)
    );
\Waveform[6]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[54].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__7_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__7_n_0\,
      S(2) => \i__carry__0_i_2__7_n_0\,
      S(1) => \i__carry__0_i_3__7_n_0\,
      S(0) => \i__carry__0_i_4__7_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__7_n_0\,
      S(2) => \i__carry__1_i_2__7_n_0\,
      S(1) => \i__carry__1_i_3__7_n_0\,
      S(0) => \i__carry__1_i_4__7_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__7_n_0\,
      S(2) => \i__carry__2_i_2__7_n_0\,
      S(1) => \i__carry__2_i_3__7_n_0\,
      S(0) => \i__carry__2_i_4__7_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__7_n_0\,
      S(2) => \i__carry__3_i_2__7_n_0\,
      S(1) => \i__carry__3_i_3__7_n_0\,
      S(0) => \i__carry__3_i_4__7_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__7_n_0\,
      S(2) => \i__carry__4_i_2__7_n_0\,
      S(1) => \i__carry__4_i_3__7_n_0\,
      S(0) => \i__carry__4_i_4__7_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__7_n_0\
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__7_n_0\
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__7_n_0\
    );
\i__carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__7_n_0\
    );
\i__carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__7_n_0\
    );
\i__carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__7_n_0\
    );
\i__carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__7_n_0\
    );
\i__carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__7_n_0\
    );
\i__carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__7_n_0\
    );
\i__carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__7_n_0\
    );
\i__carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__7_n_0\
    );
\i__carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__7_n_0\
    );
\i__carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__7_n_0\
    );
\i__carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__7_n_0\
    );
\i__carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__7_n_0\
    );
\i__carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__7_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_14 is
  port (
    \channels[53].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_446\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_430\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_14 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_14;

architecture STRUCTURE of system_Synth_0_0_WaveGen_14 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_384\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_387\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_390\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_393\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_384\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_387\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_390\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_393\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_384\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_387\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_390\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_393\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_691\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_709\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_712\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_715\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_718\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_775\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_778\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_781\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_784\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_367\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_370\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_373\ : label is "soft_lutpair637";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_384\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(6)
    );
\Waveform[10]_INST_0_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(5)
    );
\Waveform[10]_INST_0_i_390\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(4)
    );
\Waveform[10]_INST_0_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(3)
    );
\Waveform[14]_INST_0_i_384\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(10)
    );
\Waveform[14]_INST_0_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(9)
    );
\Waveform[14]_INST_0_i_390\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(8)
    );
\Waveform[14]_INST_0_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(7)
    );
\Waveform[18]_INST_0_i_384\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(14)
    );
\Waveform[18]_INST_0_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(13)
    );
\Waveform[18]_INST_0_i_390\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(12)
    );
\Waveform[18]_INST_0_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(11)
    );
\Waveform[22]_INST_0_i_691\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(23)
    );
\Waveform[22]_INST_0_i_709\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(21)
    );
\Waveform[22]_INST_0_i_712\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(20)
    );
\Waveform[22]_INST_0_i_715\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(19)
    );
\Waveform[22]_INST_0_i_718\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(22)
    );
\Waveform[22]_INST_0_i_775\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(18)
    );
\Waveform[22]_INST_0_i_778\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(17)
    );
\Waveform[22]_INST_0_i_781\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(16)
    );
\Waveform[22]_INST_0_i_784\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(15)
    );
\Waveform[6]_INST_0_i_367\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(2)
    );
\Waveform[6]_INST_0_i_370\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(1)
    );
\Waveform[6]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \channels[53].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__8_n_0\,
      S(2) => \i__carry__0_i_2__8_n_0\,
      S(1) => \i__carry__0_i_3__8_n_0\,
      S(0) => \i__carry__0_i_4__8_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__8_n_0\,
      S(2) => \i__carry__1_i_2__8_n_0\,
      S(1) => \i__carry__1_i_3__8_n_0\,
      S(0) => \i__carry__1_i_4__8_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__8_n_0\,
      S(2) => \i__carry__2_i_2__8_n_0\,
      S(1) => \i__carry__2_i_3__8_n_0\,
      S(0) => \i__carry__2_i_4__8_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__8_n_0\,
      S(2) => \i__carry__3_i_2__8_n_0\,
      S(1) => \i__carry__3_i_3__8_n_0\,
      S(0) => \i__carry__3_i_4__8_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__8_n_0\,
      S(2) => \i__carry__4_i_2__8_n_0\,
      S(1) => \i__carry__4_i_3__8_n_0\,
      S(0) => \i__carry__4_i_4__8_n_0\
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__8_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__8_n_0\
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__8_n_0\
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__8_n_0\
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__8_n_0\
    );
\i__carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__8_n_0\
    );
\i__carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__8_n_0\
    );
\i__carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__8_n_0\
    );
\i__carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__8_n_0\
    );
\i__carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__8_n_0\
    );
\i__carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__8_n_0\
    );
\i__carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__8_n_0\
    );
\i__carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__8_n_0\
    );
\i__carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__8_n_0\
    );
\i__carry__4_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__8_n_0\
    );
\i__carry__4_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__8_n_0\
    );
\i__carry__4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__8_n_0\
    );
\i__carry__4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__8_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_15 is
  port (
    \channels[52].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_446\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_430\ : in STD_LOGIC;
    \channels[53].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[54].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_15 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_15;

architecture STRUCTURE of system_Synth_0_0_WaveGen_15 is
  signal \^channels[52].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_383\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_386\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_389\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_392\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_383\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_386\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_389\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_392\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_383\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_386\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_389\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_392\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_690\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_708\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_711\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_714\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_719\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_774\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_777\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_780\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_783\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_366\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_369\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_372\ : label is "soft_lutpair624";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[52].waveform\(23 downto 0) <= \^channels[52].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(6)
    );
\Waveform[10]_INST_0_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(5)
    );
\Waveform[10]_INST_0_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(4)
    );
\Waveform[10]_INST_0_i_392\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(3)
    );
\Waveform[14]_INST_0_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(10)
    );
\Waveform[14]_INST_0_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(9)
    );
\Waveform[14]_INST_0_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(8)
    );
\Waveform[14]_INST_0_i_392\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(7)
    );
\Waveform[18]_INST_0_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(14)
    );
\Waveform[18]_INST_0_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(13)
    );
\Waveform[18]_INST_0_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(12)
    );
\Waveform[18]_INST_0_i_392\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(11)
    );
\Waveform[22]_INST_0_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[52].waveform\(23),
      I1 => \channels[53].waveform\(0),
      I2 => \channels[54].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_690\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(23)
    );
\Waveform[22]_INST_0_i_708\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(21)
    );
\Waveform[22]_INST_0_i_711\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(20)
    );
\Waveform[22]_INST_0_i_714\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(19)
    );
\Waveform[22]_INST_0_i_719\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(22)
    );
\Waveform[22]_INST_0_i_774\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(18)
    );
\Waveform[22]_INST_0_i_777\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(17)
    );
\Waveform[22]_INST_0_i_780\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(16)
    );
\Waveform[22]_INST_0_i_783\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(15)
    );
\Waveform[6]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(2)
    );
\Waveform[6]_INST_0_i_369\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(1)
    );
\Waveform[6]_INST_0_i_372\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_430\,
      O => \^channels[52].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__9_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__9_n_0\,
      S(2) => \i__carry__0_i_2__9_n_0\,
      S(1) => \i__carry__0_i_3__9_n_0\,
      S(0) => \i__carry__0_i_4__9_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__9_n_0\,
      S(2) => \i__carry__1_i_2__9_n_0\,
      S(1) => \i__carry__1_i_3__9_n_0\,
      S(0) => \i__carry__1_i_4__9_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__9_n_0\,
      S(2) => \i__carry__2_i_2__9_n_0\,
      S(1) => \i__carry__2_i_3__9_n_0\,
      S(0) => \i__carry__2_i_4__9_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__9_n_0\,
      S(2) => \i__carry__3_i_2__9_n_0\,
      S(1) => \i__carry__3_i_3__9_n_0\,
      S(0) => \i__carry__3_i_4__9_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__9_n_0\,
      S(2) => \i__carry__4_i_2__9_n_0\,
      S(1) => \i__carry__4_i_3__9_n_0\,
      S(0) => \i__carry__4_i_4__9_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__9_n_0\
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__9_n_0\
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__9_n_0\
    );
\i__carry__1_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__9_n_0\
    );
\i__carry__2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__9_n_0\
    );
\i__carry__2_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__9_n_0\
    );
\i__carry__2_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__9_n_0\
    );
\i__carry__2_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__9_n_0\
    );
\i__carry__3_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__9_n_0\
    );
\i__carry__3_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__9_n_0\
    );
\i__carry__3_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__9_n_0\
    );
\i__carry__3_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__9_n_0\
    );
\i__carry__4_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__9_n_0\
    );
\i__carry__4_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__9_n_0\
    );
\i__carry__4_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__9_n_0\
    );
\i__carry__4_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__9_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_16 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[51].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[50].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[49].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_438\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_428\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_16 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_16;

architecture STRUCTURE of system_Synth_0_0_WaveGen_16 is
  signal \^channels[51].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_373\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_376\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_379\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_382\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_373\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_376\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_379\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_382\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_373\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_376\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_379\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_382\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_689\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_698\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_701\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_704\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_705\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_764\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_767\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_770\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_773\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_359\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_362\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_365\ : label is "soft_lutpair611";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[51].waveform\(23 downto 0) <= \^channels[51].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(6)
    );
\Waveform[10]_INST_0_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(5)
    );
\Waveform[10]_INST_0_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(4)
    );
\Waveform[10]_INST_0_i_382\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(3)
    );
\Waveform[14]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(10)
    );
\Waveform[14]_INST_0_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(9)
    );
\Waveform[14]_INST_0_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(8)
    );
\Waveform[14]_INST_0_i_382\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(7)
    );
\Waveform[18]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(14)
    );
\Waveform[18]_INST_0_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(13)
    );
\Waveform[18]_INST_0_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(12)
    );
\Waveform[18]_INST_0_i_382\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(11)
    );
\Waveform[22]_INST_0_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[51].waveform\(23),
      I1 => \channels[50].waveform\(1),
      I2 => \channels[49].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[51].waveform\(23),
      I1 => \channels[50].waveform\(1),
      I2 => \channels[49].waveform\(1),
      I3 => \^channels[51].waveform\(22),
      I4 => \channels[50].waveform\(0),
      I5 => \channels[49].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_689\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(23)
    );
\Waveform[22]_INST_0_i_698\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(21)
    );
\Waveform[22]_INST_0_i_701\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(20)
    );
\Waveform[22]_INST_0_i_704\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(19)
    );
\Waveform[22]_INST_0_i_705\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(22)
    );
\Waveform[22]_INST_0_i_764\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(18)
    );
\Waveform[22]_INST_0_i_767\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(17)
    );
\Waveform[22]_INST_0_i_770\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(16)
    );
\Waveform[22]_INST_0_i_773\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(15)
    );
\Waveform[6]_INST_0_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(2)
    );
\Waveform[6]_INST_0_i_362\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(1)
    );
\Waveform[6]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[51].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__10_n_0\,
      S(2) => \i__carry_i_2__10_n_0\,
      S(1) => \i__carry_i_3__10_n_0\,
      S(0) => \i__carry_i_4__10_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__10_n_0\,
      S(2) => \i__carry__0_i_2__10_n_0\,
      S(1) => \i__carry__0_i_3__10_n_0\,
      S(0) => \i__carry__0_i_4__10_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__10_n_0\,
      S(2) => \i__carry__1_i_2__10_n_0\,
      S(1) => \i__carry__1_i_3__10_n_0\,
      S(0) => \i__carry__1_i_4__10_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__10_n_0\,
      S(2) => \i__carry__2_i_2__10_n_0\,
      S(1) => \i__carry__2_i_3__10_n_0\,
      S(0) => \i__carry__2_i_4__10_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__10_n_0\,
      S(2) => \i__carry__3_i_2__10_n_0\,
      S(1) => \i__carry__3_i_3__10_n_0\,
      S(0) => \i__carry__3_i_4__10_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__10_n_0\,
      S(2) => \i__carry__4_i_2__10_n_0\,
      S(1) => \i__carry__4_i_3__10_n_0\,
      S(0) => \i__carry__4_i_4__10_n_0\
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__10_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__10_n_0\
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__10_n_0\
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__10_n_0\
    );
\i__carry__1_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__10_n_0\
    );
\i__carry__2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__10_n_0\
    );
\i__carry__2_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__10_n_0\
    );
\i__carry__2_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__10_n_0\
    );
\i__carry__2_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__10_n_0\
    );
\i__carry__3_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__10_n_0\
    );
\i__carry__3_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__10_n_0\
    );
\i__carry__3_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__10_n_0\
    );
\i__carry__3_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__10_n_0\
    );
\i__carry__4_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__10_n_0\
    );
\i__carry__4_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__10_n_0\
    );
\i__carry__4_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__10_n_0\
    );
\i__carry__4_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__10_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_17 is
  port (
    \channels[50].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_438\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_428\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_17 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_17;

architecture STRUCTURE of system_Synth_0_0_WaveGen_17 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__17_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_372\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_375\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_378\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_381\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_372\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_375\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_378\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_381\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_372\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_375\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_378\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_381\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_688\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_697\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_700\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_703\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_706\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_763\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_766\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_769\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_772\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_358\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_361\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_364\ : label is "soft_lutpair598";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_372\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(6)
    );
\Waveform[10]_INST_0_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(5)
    );
\Waveform[10]_INST_0_i_378\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(4)
    );
\Waveform[10]_INST_0_i_381\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(3)
    );
\Waveform[14]_INST_0_i_372\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(10)
    );
\Waveform[14]_INST_0_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(9)
    );
\Waveform[14]_INST_0_i_378\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(8)
    );
\Waveform[14]_INST_0_i_381\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(7)
    );
\Waveform[18]_INST_0_i_372\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(14)
    );
\Waveform[18]_INST_0_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(13)
    );
\Waveform[18]_INST_0_i_378\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(12)
    );
\Waveform[18]_INST_0_i_381\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(11)
    );
\Waveform[22]_INST_0_i_688\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(23)
    );
\Waveform[22]_INST_0_i_697\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(21)
    );
\Waveform[22]_INST_0_i_700\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(20)
    );
\Waveform[22]_INST_0_i_703\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(19)
    );
\Waveform[22]_INST_0_i_706\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(22)
    );
\Waveform[22]_INST_0_i_763\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(18)
    );
\Waveform[22]_INST_0_i_766\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(17)
    );
\Waveform[22]_INST_0_i_769\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(16)
    );
\Waveform[22]_INST_0_i_772\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(15)
    );
\Waveform[6]_INST_0_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(2)
    );
\Waveform[6]_INST_0_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(1)
    );
\Waveform[6]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \channels[50].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__17_n_0\,
      S(2) => \i__carry_i_2__17_n_0\,
      S(1) => \i__carry_i_3__17_n_0\,
      S(0) => \i__carry_i_4__17_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__17_n_0\,
      S(2) => \i__carry__0_i_2__17_n_0\,
      S(1) => \i__carry__0_i_3__17_n_0\,
      S(0) => \i__carry__0_i_4__17_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__17_n_0\,
      S(2) => \i__carry__1_i_2__17_n_0\,
      S(1) => \i__carry__1_i_3__17_n_0\,
      S(0) => \i__carry__1_i_4__17_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__17_n_0\,
      S(2) => \i__carry__2_i_2__17_n_0\,
      S(1) => \i__carry__2_i_3__17_n_0\,
      S(0) => \i__carry__2_i_4__17_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__17_n_0\,
      S(2) => \i__carry__3_i_2__17_n_0\,
      S(1) => \i__carry__3_i_3__17_n_0\,
      S(0) => \i__carry__3_i_4__17_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__17_n_0\,
      S(2) => \i__carry__4_i_2__17_n_0\,
      S(1) => \i__carry__4_i_3__17_n_0\,
      S(0) => \i__carry__4_i_4__17_n_0\
    );
\i__carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__17_n_0\
    );
\i__carry__0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__17_n_0\
    );
\i__carry__0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__17_n_0\
    );
\i__carry__0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__17_n_0\
    );
\i__carry__1_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__17_n_0\
    );
\i__carry__1_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__17_n_0\
    );
\i__carry__1_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__17_n_0\
    );
\i__carry__1_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__17_n_0\
    );
\i__carry__2_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__17_n_0\
    );
\i__carry__2_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__17_n_0\
    );
\i__carry__2_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__17_n_0\
    );
\i__carry__2_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__17_n_0\
    );
\i__carry__3_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__17_n_0\
    );
\i__carry__3_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__17_n_0\
    );
\i__carry__3_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__17_n_0\
    );
\i__carry__3_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__17_n_0\
    );
\i__carry__4_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__17_n_0\
    );
\i__carry__4_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__17_n_0\
    );
\i__carry__4_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__17_n_0\
    );
\i__carry__4_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__17_n_0\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_18 is
  port (
    \channels[4].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_126\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_116\ : in STD_LOGIC;
    \channels[5].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[6].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_18 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_18;

architecture STRUCTURE of system_Synth_0_0_WaveGen_18 is
  signal \^channels[4].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__34_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_157\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_160\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_163\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_166\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_157\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_160\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_163\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_166\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_157\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_160\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_163\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_166\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_284\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_293\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_296\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_299\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_304\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_145\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_148\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_151\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_157\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_160\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_163\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_166\ : label is "soft_lutpair585";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[4].waveform\(23 downto 0) <= \^channels[4].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(10)
    );
\Waveform[10]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(9)
    );
\Waveform[10]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(8)
    );
\Waveform[10]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(7)
    );
\Waveform[14]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(14)
    );
\Waveform[14]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(13)
    );
\Waveform[14]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(12)
    );
\Waveform[14]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(11)
    );
\Waveform[18]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(18)
    );
\Waveform[18]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(17)
    );
\Waveform[18]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(16)
    );
\Waveform[18]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(15)
    );
\Waveform[22]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[4].waveform\(23),
      I1 => \channels[5].waveform\(0),
      I2 => \channels[6].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(23)
    );
\Waveform[22]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(21)
    );
\Waveform[22]_INST_0_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(20)
    );
\Waveform[22]_INST_0_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(19)
    );
\Waveform[22]_INST_0_i_304\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(22)
    );
\Waveform[2]_INST_0_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(2)
    );
\Waveform[2]_INST_0_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(1)
    );
\Waveform[2]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(0)
    );
\Waveform[6]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(6)
    );
\Waveform[6]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(5)
    );
\Waveform[6]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(4)
    );
\Waveform[6]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[4].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__34_n_0\,
      S(2) => \i__carry_i_2__34_n_0\,
      S(1) => \i__carry_i_3__34_n_0\,
      S(0) => \i__carry_i_4__34_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__34_n_0\,
      S(2) => \i__carry__0_i_2__34_n_0\,
      S(1) => \i__carry__0_i_3__34_n_0\,
      S(0) => \i__carry__0_i_4__34_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__34_n_0\,
      S(2) => \i__carry__1_i_2__34_n_0\,
      S(1) => \i__carry__1_i_3__34_n_0\,
      S(0) => \i__carry__1_i_4__34_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__34_n_0\,
      S(2) => \i__carry__2_i_2__34_n_0\,
      S(1) => \i__carry__2_i_3__34_n_0\,
      S(0) => \i__carry__2_i_4__34_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__34_n_0\,
      S(2) => \i__carry__3_i_2__34_n_0\,
      S(1) => \i__carry__3_i_3__34_n_0\,
      S(0) => \i__carry__3_i_4__34_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__34_n_0\,
      S(2) => \i__carry__4_i_2__34_n_0\,
      S(1) => \i__carry__4_i_3__34_n_0\,
      S(0) => \i__carry__4_i_4__34_n_0\
    );
\i__carry__0_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__34_n_0\
    );
\i__carry__0_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__34_n_0\
    );
\i__carry__0_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__34_n_0\
    );
\i__carry__0_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__34_n_0\
    );
\i__carry__1_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__34_n_0\
    );
\i__carry__1_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__34_n_0\
    );
\i__carry__1_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__34_n_0\
    );
\i__carry__1_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__34_n_0\
    );
\i__carry__2_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__34_n_0\
    );
\i__carry__2_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__34_n_0\
    );
\i__carry__2_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__34_n_0\
    );
\i__carry__2_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__34_n_0\
    );
\i__carry__3_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__34_n_0\
    );
\i__carry__3_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__34_n_0\
    );
\i__carry__3_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__34_n_0\
    );
\i__carry__3_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__34_n_0\
    );
\i__carry__4_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__34_n_0\
    );
\i__carry__4_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__34_n_0\
    );
\i__carry__4_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__34_n_0\
    );
\i__carry__4_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__34_n_0\
    );
\i__carry_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__34_n_0\
    );
\i__carry_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__34_n_0\
    );
\i__carry_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__34_n_0\
    );
\i__carry_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_19 is
  port (
    \channels[49].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_438\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_428\ : in STD_LOGIC;
    \channels[50].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[51].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_19 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_19;

architecture STRUCTURE of system_Synth_0_0_WaveGen_19 is
  signal \^channels[49].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_371\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_374\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_377\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_380\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_371\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_374\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_377\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_380\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_371\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_374\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_377\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_380\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_687\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_696\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_699\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_702\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_707\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_762\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_765\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_768\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_771\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_357\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_360\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_363\ : label is "soft_lutpair570";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[49].waveform\(23 downto 0) <= \^channels[49].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(6)
    );
\Waveform[10]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(5)
    );
\Waveform[10]_INST_0_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(4)
    );
\Waveform[10]_INST_0_i_380\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(3)
    );
\Waveform[14]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(10)
    );
\Waveform[14]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(9)
    );
\Waveform[14]_INST_0_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(8)
    );
\Waveform[14]_INST_0_i_380\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(7)
    );
\Waveform[18]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(14)
    );
\Waveform[18]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(13)
    );
\Waveform[18]_INST_0_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(12)
    );
\Waveform[18]_INST_0_i_380\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(11)
    );
\Waveform[22]_INST_0_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[49].waveform\(23),
      I1 => \channels[50].waveform\(0),
      I2 => \channels[51].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_687\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(23)
    );
\Waveform[22]_INST_0_i_696\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(21)
    );
\Waveform[22]_INST_0_i_699\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(20)
    );
\Waveform[22]_INST_0_i_702\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(19)
    );
\Waveform[22]_INST_0_i_707\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(22)
    );
\Waveform[22]_INST_0_i_762\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(18)
    );
\Waveform[22]_INST_0_i_765\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(17)
    );
\Waveform[22]_INST_0_i_768\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(16)
    );
\Waveform[22]_INST_0_i_771\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(15)
    );
\Waveform[6]_INST_0_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(2)
    );
\Waveform[6]_INST_0_i_360\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(1)
    );
\Waveform[6]_INST_0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_428\,
      O => \^channels[49].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__12_n_0\,
      S(2) => \i__carry_i_2__12_n_0\,
      S(1) => \i__carry_i_3__12_n_0\,
      S(0) => \i__carry_i_4__12_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__12_n_0\,
      S(2) => \i__carry__0_i_2__12_n_0\,
      S(1) => \i__carry__0_i_3__12_n_0\,
      S(0) => \i__carry__0_i_4__12_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__12_n_0\,
      S(2) => \i__carry__1_i_2__12_n_0\,
      S(1) => \i__carry__1_i_3__12_n_0\,
      S(0) => \i__carry__1_i_4__12_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__12_n_0\,
      S(2) => \i__carry__2_i_2__12_n_0\,
      S(1) => \i__carry__2_i_3__12_n_0\,
      S(0) => \i__carry__2_i_4__12_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__12_n_0\,
      S(2) => \i__carry__3_i_2__12_n_0\,
      S(1) => \i__carry__3_i_3__12_n_0\,
      S(0) => \i__carry__3_i_4__12_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__12_n_0\,
      S(2) => \i__carry__4_i_2__12_n_0\,
      S(1) => \i__carry__4_i_3__12_n_0\,
      S(0) => \i__carry__4_i_4__12_n_0\
    );
\i__carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__12_n_0\
    );
\i__carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__12_n_0\
    );
\i__carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__12_n_0\
    );
\i__carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__12_n_0\
    );
\i__carry__1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__12_n_0\
    );
\i__carry__1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__12_n_0\
    );
\i__carry__1_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__12_n_0\
    );
\i__carry__1_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__12_n_0\
    );
\i__carry__2_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__12_n_0\
    );
\i__carry__2_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__12_n_0\
    );
\i__carry__2_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__12_n_0\
    );
\i__carry__2_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__12_n_0\
    );
\i__carry__3_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__12_n_0\
    );
\i__carry__3_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__12_n_0\
    );
\i__carry__3_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__12_n_0\
    );
\i__carry__3_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__12_n_0\
    );
\i__carry__4_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__12_n_0\
    );
\i__carry__4_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__12_n_0\
    );
\i__carry__4_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__12_n_0\
    );
\i__carry__4_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__12_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_2 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[6].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[5].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[4].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_126\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_116\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_2 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_2;

architecture STRUCTURE of system_Synth_0_0_WaveGen_2 is
  signal \^channels[6].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__32_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__32_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__32_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__32_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__32_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_159\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_162\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_165\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_168\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_159\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_162\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_165\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_168\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_159\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_162\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_165\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_168\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_286\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_295\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_298\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_301\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_302\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_147\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_150\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_153\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_159\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_162\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_165\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_168\ : label is "soft_lutpair800";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[6].waveform\(23 downto 0) <= \^channels[6].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(10)
    );
\Waveform[10]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(9)
    );
\Waveform[10]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(8)
    );
\Waveform[10]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(7)
    );
\Waveform[14]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(14)
    );
\Waveform[14]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(13)
    );
\Waveform[14]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(12)
    );
\Waveform[14]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(11)
    );
\Waveform[18]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(18)
    );
\Waveform[18]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(17)
    );
\Waveform[18]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(16)
    );
\Waveform[18]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(15)
    );
\Waveform[22]_INST_0_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[6].waveform\(23),
      I1 => \channels[5].waveform\(1),
      I2 => \channels[4].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[6].waveform\(23),
      I1 => \channels[5].waveform\(1),
      I2 => \channels[4].waveform\(1),
      I3 => \^channels[6].waveform\(22),
      I4 => \channels[5].waveform\(0),
      I5 => \channels[4].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(23)
    );
\Waveform[22]_INST_0_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(21)
    );
\Waveform[22]_INST_0_i_298\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(20)
    );
\Waveform[22]_INST_0_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(19)
    );
\Waveform[22]_INST_0_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(22)
    );
\Waveform[2]_INST_0_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(2)
    );
\Waveform[2]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(1)
    );
\Waveform[2]_INST_0_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(0)
    );
\Waveform[6]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(6)
    );
\Waveform[6]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(5)
    );
\Waveform[6]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(4)
    );
\Waveform[6]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \^channels[6].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__32_n_0\,
      S(2) => \i__carry_i_2__32_n_0\,
      S(1) => \i__carry_i_3__32_n_0\,
      S(0) => \i__carry_i_4__32_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__32_n_0\,
      S(2) => \i__carry__0_i_2__32_n_0\,
      S(1) => \i__carry__0_i_3__32_n_0\,
      S(0) => \i__carry__0_i_4__32_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__32_n_0\,
      S(2) => \i__carry__1_i_2__32_n_0\,
      S(1) => \i__carry__1_i_3__32_n_0\,
      S(0) => \i__carry__1_i_4__32_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__32_n_0\,
      S(2) => \i__carry__2_i_2__32_n_0\,
      S(1) => \i__carry__2_i_3__32_n_0\,
      S(0) => \i__carry__2_i_4__32_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__32_n_0\,
      S(2) => \i__carry__3_i_2__32_n_0\,
      S(1) => \i__carry__3_i_3__32_n_0\,
      S(0) => \i__carry__3_i_4__32_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__32_n_0\,
      S(2) => \i__carry__4_i_2__32_n_0\,
      S(1) => \i__carry__4_i_3__32_n_0\,
      S(0) => \i__carry__4_i_4__32_n_0\
    );
\i__carry__0_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__32_n_0\
    );
\i__carry__0_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__32_n_0\
    );
\i__carry__0_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__32_n_0\
    );
\i__carry__0_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__32_n_0\
    );
\i__carry__1_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__32_n_0\
    );
\i__carry__1_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__32_n_0\
    );
\i__carry__1_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__32_n_0\
    );
\i__carry__1_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__32_n_0\
    );
\i__carry__2_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__32_n_0\
    );
\i__carry__2_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__32_n_0\
    );
\i__carry__2_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__32_n_0\
    );
\i__carry__2_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__32_n_0\
    );
\i__carry__3_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__32_n_0\
    );
\i__carry__3_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__32_n_0\
    );
\i__carry__3_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__32_n_0\
    );
\i__carry__3_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__32_n_0\
    );
\i__carry__4_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__32_n_0\
    );
\i__carry__4_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__32_n_0\
    );
\i__carry__4_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__32_n_0\
    );
\i__carry__4_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__32_n_0\
    );
\i__carry_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__32_n_0\
    );
\i__carry_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__32_n_0\
    );
\i__carry_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__32_n_0\
    );
\i__carry_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_20 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[48].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[47].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[46].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_612\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_590\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_20 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_20;

architecture STRUCTURE of system_Synth_0_0_WaveGen_20 is
  signal \^channels[48].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_529\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_532\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_535\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_538\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_529\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_532\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_535\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_538\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_529\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_532\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_535\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_538\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1055\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1058\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1061\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1064\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_920\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_947\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_950\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_953\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_954\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_476\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_479\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_482\ : label is "soft_lutpair557";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[48].waveform\(23 downto 0) <= \^channels[48].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_529\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(6)
    );
\Waveform[10]_INST_0_i_532\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(5)
    );
\Waveform[10]_INST_0_i_535\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(4)
    );
\Waveform[10]_INST_0_i_538\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(3)
    );
\Waveform[14]_INST_0_i_529\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(10)
    );
\Waveform[14]_INST_0_i_532\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(9)
    );
\Waveform[14]_INST_0_i_535\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(8)
    );
\Waveform[14]_INST_0_i_538\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(7)
    );
\Waveform[18]_INST_0_i_529\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(14)
    );
\Waveform[18]_INST_0_i_532\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(13)
    );
\Waveform[18]_INST_0_i_535\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(12)
    );
\Waveform[18]_INST_0_i_538\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(11)
    );
\Waveform[22]_INST_0_i_1055\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(18)
    );
\Waveform[22]_INST_0_i_1058\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(17)
    );
\Waveform[22]_INST_0_i_1061\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(16)
    );
\Waveform[22]_INST_0_i_1064\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(15)
    );
\Waveform[22]_INST_0_i_607\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[48].waveform\(23),
      I1 => \channels[47].waveform\(1),
      I2 => \channels[46].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[48].waveform\(23),
      I1 => \channels[47].waveform\(1),
      I2 => \channels[46].waveform\(1),
      I3 => \^channels[48].waveform\(22),
      I4 => \channels[47].waveform\(0),
      I5 => \channels[46].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_920\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(23)
    );
\Waveform[22]_INST_0_i_947\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(21)
    );
\Waveform[22]_INST_0_i_950\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(20)
    );
\Waveform[22]_INST_0_i_953\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(19)
    );
\Waveform[22]_INST_0_i_954\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(22)
    );
\Waveform[6]_INST_0_i_476\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(2)
    );
\Waveform[6]_INST_0_i_479\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(1)
    );
\Waveform[6]_INST_0_i_482\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[48].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__11_n_0\,
      S(2) => \i__carry_i_2__11_n_0\,
      S(1) => \i__carry_i_3__11_n_0\,
      S(0) => \i__carry_i_4__11_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__11_n_0\,
      S(2) => \i__carry__0_i_2__11_n_0\,
      S(1) => \i__carry__0_i_3__11_n_0\,
      S(0) => \i__carry__0_i_4__11_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__11_n_0\,
      S(2) => \i__carry__1_i_2__11_n_0\,
      S(1) => \i__carry__1_i_3__11_n_0\,
      S(0) => \i__carry__1_i_4__11_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__11_n_0\,
      S(2) => \i__carry__2_i_2__11_n_0\,
      S(1) => \i__carry__2_i_3__11_n_0\,
      S(0) => \i__carry__2_i_4__11_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__11_n_0\,
      S(2) => \i__carry__3_i_2__11_n_0\,
      S(1) => \i__carry__3_i_3__11_n_0\,
      S(0) => \i__carry__3_i_4__11_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__11_n_0\,
      S(2) => \i__carry__4_i_2__11_n_0\,
      S(1) => \i__carry__4_i_3__11_n_0\,
      S(0) => \i__carry__4_i_4__11_n_0\
    );
\i__carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__11_n_0\
    );
\i__carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__11_n_0\
    );
\i__carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__11_n_0\
    );
\i__carry__0_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__11_n_0\
    );
\i__carry__1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__11_n_0\
    );
\i__carry__1_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__11_n_0\
    );
\i__carry__1_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__11_n_0\
    );
\i__carry__1_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__11_n_0\
    );
\i__carry__2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__11_n_0\
    );
\i__carry__2_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__11_n_0\
    );
\i__carry__2_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__11_n_0\
    );
\i__carry__2_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__11_n_0\
    );
\i__carry__3_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__11_n_0\
    );
\i__carry__3_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__11_n_0\
    );
\i__carry__3_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__11_n_0\
    );
\i__carry__3_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__11_n_0\
    );
\i__carry__4_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__11_n_0\
    );
\i__carry__4_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__11_n_0\
    );
\i__carry__4_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__11_n_0\
    );
\i__carry__4_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__11_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_21 is
  port (
    \channels[47].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[6]_INST_0_i_481_0\ : in STD_LOGIC;
    \Waveform[6]_INST_0_i_481_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_21 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_21;

architecture STRUCTURE of system_Synth_0_0_WaveGen_21 is
  signal \Waveform[22]_INST_0_i_1138_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1147_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_528\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_531\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_534\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_537\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_528\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_531\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_534\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_537\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_528\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_531\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_534\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_537\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1054\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1057\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1060\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1063\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1138\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1147\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_919\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_946\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_949\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_952\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_955\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_475\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_478\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_481\ : label is "soft_lutpair544";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(6)
    );
\Waveform[10]_INST_0_i_531\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(5)
    );
\Waveform[10]_INST_0_i_534\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(4)
    );
\Waveform[10]_INST_0_i_537\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(3)
    );
\Waveform[14]_INST_0_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(10)
    );
\Waveform[14]_INST_0_i_531\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(9)
    );
\Waveform[14]_INST_0_i_534\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(8)
    );
\Waveform[14]_INST_0_i_537\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(7)
    );
\Waveform[18]_INST_0_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(14)
    );
\Waveform[18]_INST_0_i_531\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(13)
    );
\Waveform[18]_INST_0_i_534\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(12)
    );
\Waveform[18]_INST_0_i_537\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(11)
    );
\Waveform[22]_INST_0_i_1054\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(18)
    );
\Waveform[22]_INST_0_i_1057\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(17)
    );
\Waveform[22]_INST_0_i_1060\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(16)
    );
\Waveform[22]_INST_0_i_1063\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(15)
    );
\Waveform[22]_INST_0_i_1138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_481_1\,
      I1 => \Waveform[6]_INST_0_i_481_0\,
      O => \Waveform[22]_INST_0_i_1138_n_0\
    );
\Waveform[22]_INST_0_i_1147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_481_0\,
      I1 => \Waveform[6]_INST_0_i_481_1\,
      O => \Waveform[22]_INST_0_i_1147_n_0\
    );
\Waveform[22]_INST_0_i_919\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(23)
    );
\Waveform[22]_INST_0_i_946\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(21)
    );
\Waveform[22]_INST_0_i_949\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(20)
    );
\Waveform[22]_INST_0_i_952\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(19)
    );
\Waveform[22]_INST_0_i_955\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(22)
    );
\Waveform[6]_INST_0_i_475\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(2)
    );
\Waveform[6]_INST_0_i_478\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(1)
    );
\Waveform[6]_INST_0_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1147_n_0\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_1138_n_0\,
      O => \channels[47].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_22 is
  port (
    \channels[46].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform[22]_INST_0_i_612\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_590\ : in STD_LOGIC;
    \channels[47].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[48].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_22 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_22;

architecture STRUCTURE of system_Synth_0_0_WaveGen_22 is
  signal \^channels[46].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__7_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_527\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_530\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_533\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_536\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_527\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_530\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_533\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_536\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_527\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_530\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_533\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_536\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1053\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1056\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1059\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1062\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_918\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_945\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_948\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_951\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_956\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_474\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_477\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_480\ : label is "soft_lutpair530";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__7\ : label is 11;
begin
  \channels[46].waveform\(23 downto 0) <= \^channels[46].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_527\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(6)
    );
\Waveform[10]_INST_0_i_530\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(5)
    );
\Waveform[10]_INST_0_i_533\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(4)
    );
\Waveform[10]_INST_0_i_536\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(3)
    );
\Waveform[14]_INST_0_i_527\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(10)
    );
\Waveform[14]_INST_0_i_530\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(9)
    );
\Waveform[14]_INST_0_i_533\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(8)
    );
\Waveform[14]_INST_0_i_536\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(7)
    );
\Waveform[18]_INST_0_i_527\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(14)
    );
\Waveform[18]_INST_0_i_530\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(13)
    );
\Waveform[18]_INST_0_i_533\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(12)
    );
\Waveform[18]_INST_0_i_536\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(11)
    );
\Waveform[22]_INST_0_i_1053\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(18)
    );
\Waveform[22]_INST_0_i_1056\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(17)
    );
\Waveform[22]_INST_0_i_1059\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(16)
    );
\Waveform[22]_INST_0_i_1062\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(15)
    );
\Waveform[22]_INST_0_i_589\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[46].waveform\(23),
      I1 => \channels[47].waveform\(0),
      I2 => \channels[48].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_918\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(23)
    );
\Waveform[22]_INST_0_i_945\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(21)
    );
\Waveform[22]_INST_0_i_948\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(20)
    );
\Waveform[22]_INST_0_i_951\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(19)
    );
\Waveform[22]_INST_0_i_956\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(22)
    );
\Waveform[6]_INST_0_i_474\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(2)
    );
\Waveform[6]_INST_0_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(1)
    );
\Waveform[6]_INST_0_i_480\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_612\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_590\,
      O => \^channels[46].waveform\(0)
    );
\counter[0]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__7_n_0\
    );
\counter[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__7_n_0\
    );
\counter[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__7_n_0\
    );
\counter[0]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__7_n_0\
    );
\counter[12]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__7_n_0\
    );
\counter[12]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__7_n_0\
    );
\counter[12]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__7_n_0\
    );
\counter[12]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__7_n_0\
    );
\counter[16]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__7_n_0\
    );
\counter[16]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__7_n_0\
    );
\counter[16]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__7_n_0\
    );
\counter[16]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__7_n_0\
    );
\counter[20]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__7_n_0\
    );
\counter[20]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__7_n_0\
    );
\counter[20]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__7_n_0\
    );
\counter[20]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__7_n_0\
    );
\counter[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__7_n_0\
    );
\counter[4]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__7_n_0\
    );
\counter[4]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__7_n_0\
    );
\counter[4]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__7_n_0\
    );
\counter[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__7_n_0\
    );
\counter[8]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__7_n_0\
    );
\counter[8]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__7_n_0\
    );
\counter[8]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__7_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__7_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__7_n_0\,
      CO(2) => \counter_reg[0]_i_1__7_n_1\,
      CO(1) => \counter_reg[0]_i_1__7_n_2\,
      CO(0) => \counter_reg[0]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__7_n_4\,
      O(2) => \counter_reg[0]_i_1__7_n_5\,
      O(1) => \counter_reg[0]_i_1__7_n_6\,
      O(0) => \counter_reg[0]_i_1__7_n_7\,
      S(3) => \counter[0]_i_2__7_n_0\,
      S(2) => \counter[0]_i_3__7_n_0\,
      S(1) => \counter[0]_i_4__7_n_0\,
      S(0) => \counter[0]_i_5__7_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__7_n_0\,
      CO(3) => \counter_reg[12]_i_1__7_n_0\,
      CO(2) => \counter_reg[12]_i_1__7_n_1\,
      CO(1) => \counter_reg[12]_i_1__7_n_2\,
      CO(0) => \counter_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__7_n_4\,
      O(2) => \counter_reg[12]_i_1__7_n_5\,
      O(1) => \counter_reg[12]_i_1__7_n_6\,
      O(0) => \counter_reg[12]_i_1__7_n_7\,
      S(3) => \counter[12]_i_2__7_n_0\,
      S(2) => \counter[12]_i_3__7_n_0\,
      S(1) => \counter[12]_i_4__7_n_0\,
      S(0) => \counter[12]_i_5__7_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__7_n_0\,
      CO(3) => \counter_reg[16]_i_1__7_n_0\,
      CO(2) => \counter_reg[16]_i_1__7_n_1\,
      CO(1) => \counter_reg[16]_i_1__7_n_2\,
      CO(0) => \counter_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__7_n_4\,
      O(2) => \counter_reg[16]_i_1__7_n_5\,
      O(1) => \counter_reg[16]_i_1__7_n_6\,
      O(0) => \counter_reg[16]_i_1__7_n_7\,
      S(3) => \counter[16]_i_2__7_n_0\,
      S(2) => \counter[16]_i_3__7_n_0\,
      S(1) => \counter[16]_i_4__7_n_0\,
      S(0) => \counter[16]_i_5__7_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__7_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__7_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__7_n_1\,
      CO(1) => \counter_reg[20]_i_1__7_n_2\,
      CO(0) => \counter_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__7_n_4\,
      O(2) => \counter_reg[20]_i_1__7_n_5\,
      O(1) => \counter_reg[20]_i_1__7_n_6\,
      O(0) => \counter_reg[20]_i_1__7_n_7\,
      S(3) => \counter[20]_i_2__7_n_0\,
      S(2) => \counter[20]_i_3__7_n_0\,
      S(1) => \counter[20]_i_4__7_n_0\,
      S(0) => \counter[20]_i_5__7_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__7_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__7_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__7_n_0\,
      CO(3) => \counter_reg[4]_i_1__7_n_0\,
      CO(2) => \counter_reg[4]_i_1__7_n_1\,
      CO(1) => \counter_reg[4]_i_1__7_n_2\,
      CO(0) => \counter_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__7_n_4\,
      O(2) => \counter_reg[4]_i_1__7_n_5\,
      O(1) => \counter_reg[4]_i_1__7_n_6\,
      O(0) => \counter_reg[4]_i_1__7_n_7\,
      S(3) => \counter[4]_i_2__7_n_0\,
      S(2) => \counter[4]_i_3__7_n_0\,
      S(1) => \counter[4]_i_4__7_n_0\,
      S(0) => \counter[4]_i_5__7_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__7_n_0\,
      CO(3) => \counter_reg[8]_i_1__7_n_0\,
      CO(2) => \counter_reg[8]_i_1__7_n_1\,
      CO(1) => \counter_reg[8]_i_1__7_n_2\,
      CO(0) => \counter_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__7_n_4\,
      O(2) => \counter_reg[8]_i_1__7_n_5\,
      O(1) => \counter_reg[8]_i_1__7_n_6\,
      O(0) => \counter_reg[8]_i_1__7_n_7\,
      S(3) => \counter[8]_i_2__7_n_0\,
      S(2) => \counter[8]_i_3__7_n_0\,
      S(1) => \counter[8]_i_4__7_n_0\,
      S(0) => \counter[8]_i_5__7_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_23 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[45].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[44].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[43].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_604\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_588\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_23 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_23;

architecture STRUCTURE of system_Synth_0_0_WaveGen_23 is
  signal \^channels[45].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__39_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_517\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_520\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_523\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_526\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_517\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_520\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_523\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_526\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_517\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_520\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_523\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_526\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1043\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1046\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1049\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1052\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_917\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_935\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_938\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_941\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_942\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_467\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_470\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_473\ : label is "soft_lutpair517";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[45].waveform\(23 downto 0) <= \^channels[45].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_517\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(6)
    );
\Waveform[10]_INST_0_i_520\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(5)
    );
\Waveform[10]_INST_0_i_523\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(4)
    );
\Waveform[10]_INST_0_i_526\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(3)
    );
\Waveform[14]_INST_0_i_517\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(10)
    );
\Waveform[14]_INST_0_i_520\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(9)
    );
\Waveform[14]_INST_0_i_523\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(8)
    );
\Waveform[14]_INST_0_i_526\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(7)
    );
\Waveform[18]_INST_0_i_517\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(14)
    );
\Waveform[18]_INST_0_i_520\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(13)
    );
\Waveform[18]_INST_0_i_523\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(12)
    );
\Waveform[18]_INST_0_i_526\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(11)
    );
\Waveform[22]_INST_0_i_1043\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(18)
    );
\Waveform[22]_INST_0_i_1046\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(17)
    );
\Waveform[22]_INST_0_i_1049\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(16)
    );
\Waveform[22]_INST_0_i_1052\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(15)
    );
\Waveform[22]_INST_0_i_599\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[45].waveform\(23),
      I1 => \channels[44].waveform\(1),
      I2 => \channels[43].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[45].waveform\(23),
      I1 => \channels[44].waveform\(1),
      I2 => \channels[43].waveform\(1),
      I3 => \^channels[45].waveform\(22),
      I4 => \channels[44].waveform\(0),
      I5 => \channels[43].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_917\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(23)
    );
\Waveform[22]_INST_0_i_935\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(21)
    );
\Waveform[22]_INST_0_i_938\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(20)
    );
\Waveform[22]_INST_0_i_941\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(19)
    );
\Waveform[22]_INST_0_i_942\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(22)
    );
\Waveform[6]_INST_0_i_467\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(2)
    );
\Waveform[6]_INST_0_i_470\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(1)
    );
\Waveform[6]_INST_0_i_473\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[45].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__39_n_0\,
      S(2) => \i__carry_i_2__39_n_0\,
      S(1) => \i__carry_i_3__39_n_0\,
      S(0) => \i__carry_i_4__39_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__39_n_0\,
      S(2) => \i__carry__0_i_2__39_n_0\,
      S(1) => \i__carry__0_i_3__39_n_0\,
      S(0) => \i__carry__0_i_4__39_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__39_n_0\,
      S(2) => \i__carry__1_i_2__39_n_0\,
      S(1) => \i__carry__1_i_3__39_n_0\,
      S(0) => \i__carry__1_i_4__39_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__39_n_0\,
      S(2) => \i__carry__2_i_2__39_n_0\,
      S(1) => \i__carry__2_i_3__39_n_0\,
      S(0) => \i__carry__2_i_4__39_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__39_n_0\,
      S(2) => \i__carry__3_i_2__39_n_0\,
      S(1) => \i__carry__3_i_3__39_n_0\,
      S(0) => \i__carry__3_i_4__39_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__39_n_0\,
      S(2) => \i__carry__4_i_2__39_n_0\,
      S(1) => \i__carry__4_i_3__39_n_0\,
      S(0) => \i__carry__4_i_4__39_n_0\
    );
\i__carry__0_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__39_n_0\
    );
\i__carry__0_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__39_n_0\
    );
\i__carry__0_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__39_n_0\
    );
\i__carry__0_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__39_n_0\
    );
\i__carry__1_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__39_n_0\
    );
\i__carry__1_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__39_n_0\
    );
\i__carry__1_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__39_n_0\
    );
\i__carry__1_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__39_n_0\
    );
\i__carry__2_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__39_n_0\
    );
\i__carry__2_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__39_n_0\
    );
\i__carry__2_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__39_n_0\
    );
\i__carry__2_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__39_n_0\
    );
\i__carry__3_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__39_n_0\
    );
\i__carry__3_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__39_n_0\
    );
\i__carry__3_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__39_n_0\
    );
\i__carry__3_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__39_n_0\
    );
\i__carry__4_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__39_n_0\
    );
\i__carry__4_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__39_n_0\
    );
\i__carry__4_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__39_n_0\
    );
\i__carry__4_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__39_n_0\
    );
\i__carry_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__39_n_0\
    );
\i__carry_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__39_n_0\
    );
\i__carry_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__39_n_0\
    );
\i__carry_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_24 is
  port (
    \channels[44].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_604\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_588\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_24 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_24;

architecture STRUCTURE of system_Synth_0_0_WaveGen_24 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__40_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__40_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__40_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__40_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__40_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_516\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_519\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_522\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_525\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_516\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_519\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_522\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_525\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_516\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_519\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_522\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_525\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1042\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1045\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1048\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1051\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_916\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_934\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_937\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_940\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_943\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_466\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_469\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_472\ : label is "soft_lutpair504";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_516\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(6)
    );
\Waveform[10]_INST_0_i_519\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(5)
    );
\Waveform[10]_INST_0_i_522\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(4)
    );
\Waveform[10]_INST_0_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(3)
    );
\Waveform[14]_INST_0_i_516\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(10)
    );
\Waveform[14]_INST_0_i_519\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(9)
    );
\Waveform[14]_INST_0_i_522\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(8)
    );
\Waveform[14]_INST_0_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(7)
    );
\Waveform[18]_INST_0_i_516\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(14)
    );
\Waveform[18]_INST_0_i_519\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(13)
    );
\Waveform[18]_INST_0_i_522\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(12)
    );
\Waveform[18]_INST_0_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(11)
    );
\Waveform[22]_INST_0_i_1042\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(18)
    );
\Waveform[22]_INST_0_i_1045\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(17)
    );
\Waveform[22]_INST_0_i_1048\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(16)
    );
\Waveform[22]_INST_0_i_1051\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(15)
    );
\Waveform[22]_INST_0_i_916\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(23)
    );
\Waveform[22]_INST_0_i_934\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(21)
    );
\Waveform[22]_INST_0_i_937\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(20)
    );
\Waveform[22]_INST_0_i_940\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(19)
    );
\Waveform[22]_INST_0_i_943\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(22)
    );
\Waveform[6]_INST_0_i_466\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(2)
    );
\Waveform[6]_INST_0_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(1)
    );
\Waveform[6]_INST_0_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \channels[44].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__40_n_0\,
      S(2) => \i__carry_i_2__40_n_0\,
      S(1) => \i__carry_i_3__40_n_0\,
      S(0) => \i__carry_i_4__40_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__40_n_0\,
      S(2) => \i__carry__0_i_2__40_n_0\,
      S(1) => \i__carry__0_i_3__40_n_0\,
      S(0) => \i__carry__0_i_4__40_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__40_n_0\,
      S(2) => \i__carry__1_i_2__40_n_0\,
      S(1) => \i__carry__1_i_3__40_n_0\,
      S(0) => \i__carry__1_i_4__40_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__40_n_0\,
      S(2) => \i__carry__2_i_2__40_n_0\,
      S(1) => \i__carry__2_i_3__40_n_0\,
      S(0) => \i__carry__2_i_4__40_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__40_n_0\,
      S(2) => \i__carry__3_i_2__40_n_0\,
      S(1) => \i__carry__3_i_3__40_n_0\,
      S(0) => \i__carry__3_i_4__40_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__40_n_0\,
      S(2) => \i__carry__4_i_2__40_n_0\,
      S(1) => \i__carry__4_i_3__40_n_0\,
      S(0) => \i__carry__4_i_4__40_n_0\
    );
\i__carry__0_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__40_n_0\
    );
\i__carry__0_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__40_n_0\
    );
\i__carry__0_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__40_n_0\
    );
\i__carry__0_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__40_n_0\
    );
\i__carry__1_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__40_n_0\
    );
\i__carry__1_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__40_n_0\
    );
\i__carry__1_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__40_n_0\
    );
\i__carry__1_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__40_n_0\
    );
\i__carry__2_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__40_n_0\
    );
\i__carry__2_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__40_n_0\
    );
\i__carry__2_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__40_n_0\
    );
\i__carry__2_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__40_n_0\
    );
\i__carry__3_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__40_n_0\
    );
\i__carry__3_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__40_n_0\
    );
\i__carry__3_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__40_n_0\
    );
\i__carry__3_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__40_n_0\
    );
\i__carry__4_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__40_n_0\
    );
\i__carry__4_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__40_n_0\
    );
\i__carry__4_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__40_n_0\
    );
\i__carry__4_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__40_n_0\
    );
\i__carry_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__40_n_0\
    );
\i__carry_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__40_n_0\
    );
\i__carry_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__40_n_0\
    );
\i__carry_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_25 is
  port (
    \channels[43].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_604\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_588\ : in STD_LOGIC;
    \channels[44].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[45].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_25 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_25;

architecture STRUCTURE of system_Synth_0_0_WaveGen_25 is
  signal \^channels[43].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__41_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__41_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__41_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__41_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__41_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_515\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_518\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_521\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_524\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_515\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_518\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_521\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_524\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_515\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_518\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_521\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_524\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1041\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1044\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1047\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1050\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_915\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_933\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_936\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_939\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_944\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_465\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_468\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_471\ : label is "soft_lutpair491";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[43].waveform\(23 downto 0) <= \^channels[43].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_515\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(6)
    );
\Waveform[10]_INST_0_i_518\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(5)
    );
\Waveform[10]_INST_0_i_521\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(4)
    );
\Waveform[10]_INST_0_i_524\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(3)
    );
\Waveform[14]_INST_0_i_515\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(10)
    );
\Waveform[14]_INST_0_i_518\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(9)
    );
\Waveform[14]_INST_0_i_521\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(8)
    );
\Waveform[14]_INST_0_i_524\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(7)
    );
\Waveform[18]_INST_0_i_515\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(14)
    );
\Waveform[18]_INST_0_i_518\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(13)
    );
\Waveform[18]_INST_0_i_521\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(12)
    );
\Waveform[18]_INST_0_i_524\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(11)
    );
\Waveform[22]_INST_0_i_1041\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(18)
    );
\Waveform[22]_INST_0_i_1044\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(17)
    );
\Waveform[22]_INST_0_i_1047\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(16)
    );
\Waveform[22]_INST_0_i_1050\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(15)
    );
\Waveform[22]_INST_0_i_587\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[43].waveform\(23),
      I1 => \channels[44].waveform\(0),
      I2 => \channels[45].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_915\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(23)
    );
\Waveform[22]_INST_0_i_933\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(21)
    );
\Waveform[22]_INST_0_i_936\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(20)
    );
\Waveform[22]_INST_0_i_939\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(19)
    );
\Waveform[22]_INST_0_i_944\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(22)
    );
\Waveform[6]_INST_0_i_465\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(2)
    );
\Waveform[6]_INST_0_i_468\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(1)
    );
\Waveform[6]_INST_0_i_471\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_604\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_588\,
      O => \^channels[43].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__41_n_0\,
      S(2) => \i__carry_i_2__41_n_0\,
      S(1) => \i__carry_i_3__41_n_0\,
      S(0) => \i__carry_i_4__41_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__41_n_0\,
      S(2) => \i__carry__0_i_2__41_n_0\,
      S(1) => \i__carry__0_i_3__41_n_0\,
      S(0) => \i__carry__0_i_4__41_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__41_n_0\,
      S(2) => \i__carry__1_i_2__41_n_0\,
      S(1) => \i__carry__1_i_3__41_n_0\,
      S(0) => \i__carry__1_i_4__41_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__41_n_0\,
      S(2) => \i__carry__2_i_2__41_n_0\,
      S(1) => \i__carry__2_i_3__41_n_0\,
      S(0) => \i__carry__2_i_4__41_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__41_n_0\,
      S(2) => \i__carry__3_i_2__41_n_0\,
      S(1) => \i__carry__3_i_3__41_n_0\,
      S(0) => \i__carry__3_i_4__41_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__41_n_0\,
      S(2) => \i__carry__4_i_2__41_n_0\,
      S(1) => \i__carry__4_i_3__41_n_0\,
      S(0) => \i__carry__4_i_4__41_n_0\
    );
\i__carry__0_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__41_n_0\
    );
\i__carry__0_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__41_n_0\
    );
\i__carry__0_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__41_n_0\
    );
\i__carry__0_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__41_n_0\
    );
\i__carry__1_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__41_n_0\
    );
\i__carry__1_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__41_n_0\
    );
\i__carry__1_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__41_n_0\
    );
\i__carry__1_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__41_n_0\
    );
\i__carry__2_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__41_n_0\
    );
\i__carry__2_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__41_n_0\
    );
\i__carry__2_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__41_n_0\
    );
\i__carry__2_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__41_n_0\
    );
\i__carry__3_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__41_n_0\
    );
\i__carry__3_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__41_n_0\
    );
\i__carry__3_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__41_n_0\
    );
\i__carry__3_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__41_n_0\
    );
\i__carry__4_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__41_n_0\
    );
\i__carry__4_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__41_n_0\
    );
\i__carry__4_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__41_n_0\
    );
\i__carry__4_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__41_n_0\
    );
\i__carry_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__41_n_0\
    );
\i__carry_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__41_n_0\
    );
\i__carry_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__41_n_0\
    );
\i__carry_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_26 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[42].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[41].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[40].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_596\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_586\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_26 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_26;

architecture STRUCTURE of system_Synth_0_0_WaveGen_26 is
  signal \^channels[42].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__42_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__42_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__42_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__42_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__42_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_505\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_508\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_511\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_514\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_505\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_508\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_511\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_514\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_505\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_508\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_511\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_514\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1031\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1034\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1037\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1040\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_914\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_923\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_926\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_929\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_930\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_458\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_461\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_464\ : label is "soft_lutpair478";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[42].waveform\(23 downto 0) <= \^channels[42].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_505\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(6)
    );
\Waveform[10]_INST_0_i_508\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(5)
    );
\Waveform[10]_INST_0_i_511\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(4)
    );
\Waveform[10]_INST_0_i_514\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(3)
    );
\Waveform[14]_INST_0_i_505\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(10)
    );
\Waveform[14]_INST_0_i_508\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(9)
    );
\Waveform[14]_INST_0_i_511\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(8)
    );
\Waveform[14]_INST_0_i_514\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(7)
    );
\Waveform[18]_INST_0_i_505\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(14)
    );
\Waveform[18]_INST_0_i_508\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(13)
    );
\Waveform[18]_INST_0_i_511\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(12)
    );
\Waveform[18]_INST_0_i_514\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(11)
    );
\Waveform[22]_INST_0_i_1031\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(18)
    );
\Waveform[22]_INST_0_i_1034\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(17)
    );
\Waveform[22]_INST_0_i_1037\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(16)
    );
\Waveform[22]_INST_0_i_1040\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(15)
    );
\Waveform[22]_INST_0_i_591\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[42].waveform\(23),
      I1 => \channels[41].waveform\(1),
      I2 => \channels[40].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[42].waveform\(23),
      I1 => \channels[41].waveform\(1),
      I2 => \channels[40].waveform\(1),
      I3 => \^channels[42].waveform\(22),
      I4 => \channels[41].waveform\(0),
      I5 => \channels[40].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_914\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(23)
    );
\Waveform[22]_INST_0_i_923\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(21)
    );
\Waveform[22]_INST_0_i_926\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(20)
    );
\Waveform[22]_INST_0_i_929\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(19)
    );
\Waveform[22]_INST_0_i_930\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(22)
    );
\Waveform[6]_INST_0_i_458\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(2)
    );
\Waveform[6]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(1)
    );
\Waveform[6]_INST_0_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[42].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__42_n_0\,
      S(2) => \i__carry_i_2__42_n_0\,
      S(1) => \i__carry_i_3__42_n_0\,
      S(0) => \i__carry_i_4__42_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__42_n_0\,
      S(2) => \i__carry__0_i_2__42_n_0\,
      S(1) => \i__carry__0_i_3__42_n_0\,
      S(0) => \i__carry__0_i_4__42_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__42_n_0\,
      S(2) => \i__carry__1_i_2__42_n_0\,
      S(1) => \i__carry__1_i_3__42_n_0\,
      S(0) => \i__carry__1_i_4__42_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__42_n_0\,
      S(2) => \i__carry__2_i_2__42_n_0\,
      S(1) => \i__carry__2_i_3__42_n_0\,
      S(0) => \i__carry__2_i_4__42_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__42_n_0\,
      S(2) => \i__carry__3_i_2__42_n_0\,
      S(1) => \i__carry__3_i_3__42_n_0\,
      S(0) => \i__carry__3_i_4__42_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__42_n_0\,
      S(2) => \i__carry__4_i_2__42_n_0\,
      S(1) => \i__carry__4_i_3__42_n_0\,
      S(0) => \i__carry__4_i_4__42_n_0\
    );
\i__carry__0_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__42_n_0\
    );
\i__carry__0_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__42_n_0\
    );
\i__carry__0_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__42_n_0\
    );
\i__carry__0_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__42_n_0\
    );
\i__carry__1_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__42_n_0\
    );
\i__carry__1_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__42_n_0\
    );
\i__carry__1_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__42_n_0\
    );
\i__carry__1_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__42_n_0\
    );
\i__carry__2_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__42_n_0\
    );
\i__carry__2_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__42_n_0\
    );
\i__carry__2_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__42_n_0\
    );
\i__carry__2_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__42_n_0\
    );
\i__carry__3_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__42_n_0\
    );
\i__carry__3_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__42_n_0\
    );
\i__carry__3_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__42_n_0\
    );
\i__carry__3_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__42_n_0\
    );
\i__carry__4_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__42_n_0\
    );
\i__carry__4_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__42_n_0\
    );
\i__carry__4_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__42_n_0\
    );
\i__carry__4_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__42_n_0\
    );
\i__carry_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__42_n_0\
    );
\i__carry_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__42_n_0\
    );
\i__carry_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__42_n_0\
    );
\i__carry_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_27 is
  port (
    \channels[41].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_596\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_586\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_27 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_27;

architecture STRUCTURE of system_Synth_0_0_WaveGen_27 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__43_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__43_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__43_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__43_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__43_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_504\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_507\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_510\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_513\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_504\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_507\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_510\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_513\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_504\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_507\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_510\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_513\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1030\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1033\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1036\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1039\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_913\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_922\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_925\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_928\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_931\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_457\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_460\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_463\ : label is "soft_lutpair465";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(6)
    );
\Waveform[10]_INST_0_i_507\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(5)
    );
\Waveform[10]_INST_0_i_510\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(4)
    );
\Waveform[10]_INST_0_i_513\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(3)
    );
\Waveform[14]_INST_0_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(10)
    );
\Waveform[14]_INST_0_i_507\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(9)
    );
\Waveform[14]_INST_0_i_510\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(8)
    );
\Waveform[14]_INST_0_i_513\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(7)
    );
\Waveform[18]_INST_0_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(14)
    );
\Waveform[18]_INST_0_i_507\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(13)
    );
\Waveform[18]_INST_0_i_510\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(12)
    );
\Waveform[18]_INST_0_i_513\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(11)
    );
\Waveform[22]_INST_0_i_1030\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(18)
    );
\Waveform[22]_INST_0_i_1033\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(17)
    );
\Waveform[22]_INST_0_i_1036\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(16)
    );
\Waveform[22]_INST_0_i_1039\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(15)
    );
\Waveform[22]_INST_0_i_913\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(23)
    );
\Waveform[22]_INST_0_i_922\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(21)
    );
\Waveform[22]_INST_0_i_925\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(20)
    );
\Waveform[22]_INST_0_i_928\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(19)
    );
\Waveform[22]_INST_0_i_931\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(22)
    );
\Waveform[6]_INST_0_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(2)
    );
\Waveform[6]_INST_0_i_460\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(1)
    );
\Waveform[6]_INST_0_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \channels[41].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__43_n_0\,
      S(2) => \i__carry_i_2__43_n_0\,
      S(1) => \i__carry_i_3__43_n_0\,
      S(0) => \i__carry_i_4__43_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__43_n_0\,
      S(2) => \i__carry__0_i_2__43_n_0\,
      S(1) => \i__carry__0_i_3__43_n_0\,
      S(0) => \i__carry__0_i_4__43_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__43_n_0\,
      S(2) => \i__carry__1_i_2__43_n_0\,
      S(1) => \i__carry__1_i_3__43_n_0\,
      S(0) => \i__carry__1_i_4__43_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__43_n_0\,
      S(2) => \i__carry__2_i_2__43_n_0\,
      S(1) => \i__carry__2_i_3__43_n_0\,
      S(0) => \i__carry__2_i_4__43_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__43_n_0\,
      S(2) => \i__carry__3_i_2__43_n_0\,
      S(1) => \i__carry__3_i_3__43_n_0\,
      S(0) => \i__carry__3_i_4__43_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__43_n_0\,
      S(2) => \i__carry__4_i_2__43_n_0\,
      S(1) => \i__carry__4_i_3__43_n_0\,
      S(0) => \i__carry__4_i_4__43_n_0\
    );
\i__carry__0_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__43_n_0\
    );
\i__carry__0_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__43_n_0\
    );
\i__carry__0_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__43_n_0\
    );
\i__carry__0_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__43_n_0\
    );
\i__carry__1_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__43_n_0\
    );
\i__carry__1_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__43_n_0\
    );
\i__carry__1_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__43_n_0\
    );
\i__carry__1_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__43_n_0\
    );
\i__carry__2_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__43_n_0\
    );
\i__carry__2_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__43_n_0\
    );
\i__carry__2_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__43_n_0\
    );
\i__carry__2_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__43_n_0\
    );
\i__carry__3_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__43_n_0\
    );
\i__carry__3_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__43_n_0\
    );
\i__carry__3_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__43_n_0\
    );
\i__carry__3_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__43_n_0\
    );
\i__carry__4_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__43_n_0\
    );
\i__carry__4_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__43_n_0\
    );
\i__carry__4_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__43_n_0\
    );
\i__carry__4_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__43_n_0\
    );
\i__carry_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__43_n_0\
    );
\i__carry_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__43_n_0\
    );
\i__carry_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__43_n_0\
    );
\i__carry_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_28 is
  port (
    \channels[40].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_596\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_586\ : in STD_LOGIC;
    \channels[41].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[42].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_28 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_28;

architecture STRUCTURE of system_Synth_0_0_WaveGen_28 is
  signal \^channels[40].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__44_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__44_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__44_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__44_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__44_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_503\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_506\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_509\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_512\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_503\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_506\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_509\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_512\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_503\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_506\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_509\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_512\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1029\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1032\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1035\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1038\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_912\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_921\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_924\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_927\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_932\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_456\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_459\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_462\ : label is "soft_lutpair452";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[40].waveform\(23 downto 0) <= \^channels[40].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_503\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(6)
    );
\Waveform[10]_INST_0_i_506\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(5)
    );
\Waveform[10]_INST_0_i_509\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(4)
    );
\Waveform[10]_INST_0_i_512\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(3)
    );
\Waveform[14]_INST_0_i_503\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(10)
    );
\Waveform[14]_INST_0_i_506\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(9)
    );
\Waveform[14]_INST_0_i_509\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(8)
    );
\Waveform[14]_INST_0_i_512\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(7)
    );
\Waveform[18]_INST_0_i_503\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(14)
    );
\Waveform[18]_INST_0_i_506\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(13)
    );
\Waveform[18]_INST_0_i_509\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(12)
    );
\Waveform[18]_INST_0_i_512\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(11)
    );
\Waveform[22]_INST_0_i_1029\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(18)
    );
\Waveform[22]_INST_0_i_1032\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(17)
    );
\Waveform[22]_INST_0_i_1035\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(16)
    );
\Waveform[22]_INST_0_i_1038\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(15)
    );
\Waveform[22]_INST_0_i_585\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[40].waveform\(23),
      I1 => \channels[41].waveform\(0),
      I2 => \channels[42].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_912\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(23)
    );
\Waveform[22]_INST_0_i_921\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(21)
    );
\Waveform[22]_INST_0_i_924\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(20)
    );
\Waveform[22]_INST_0_i_927\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(19)
    );
\Waveform[22]_INST_0_i_932\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(22)
    );
\Waveform[6]_INST_0_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(2)
    );
\Waveform[6]_INST_0_i_459\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(1)
    );
\Waveform[6]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_596\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_586\,
      O => \^channels[40].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__44_n_0\,
      S(2) => \i__carry_i_2__44_n_0\,
      S(1) => \i__carry_i_3__44_n_0\,
      S(0) => \i__carry_i_4__44_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__44_n_0\,
      S(2) => \i__carry__0_i_2__44_n_0\,
      S(1) => \i__carry__0_i_3__44_n_0\,
      S(0) => \i__carry__0_i_4__44_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__44_n_0\,
      S(2) => \i__carry__1_i_2__44_n_0\,
      S(1) => \i__carry__1_i_3__44_n_0\,
      S(0) => \i__carry__1_i_4__44_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__44_n_0\,
      S(2) => \i__carry__2_i_2__44_n_0\,
      S(1) => \i__carry__2_i_3__44_n_0\,
      S(0) => \i__carry__2_i_4__44_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__44_n_0\,
      S(2) => \i__carry__3_i_2__44_n_0\,
      S(1) => \i__carry__3_i_3__44_n_0\,
      S(0) => \i__carry__3_i_4__44_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__44_n_0\,
      S(2) => \i__carry__4_i_2__44_n_0\,
      S(1) => \i__carry__4_i_3__44_n_0\,
      S(0) => \i__carry__4_i_4__44_n_0\
    );
\i__carry__0_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__44_n_0\
    );
\i__carry__0_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__44_n_0\
    );
\i__carry__0_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__44_n_0\
    );
\i__carry__0_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__44_n_0\
    );
\i__carry__1_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__44_n_0\
    );
\i__carry__1_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__44_n_0\
    );
\i__carry__1_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__44_n_0\
    );
\i__carry__1_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__44_n_0\
    );
\i__carry__2_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__44_n_0\
    );
\i__carry__2_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__44_n_0\
    );
\i__carry__2_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__44_n_0\
    );
\i__carry__2_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__44_n_0\
    );
\i__carry__3_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__44_n_0\
    );
\i__carry__3_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__44_n_0\
    );
\i__carry__3_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__44_n_0\
    );
\i__carry__3_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__44_n_0\
    );
\i__carry__4_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__44_n_0\
    );
\i__carry__4_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__44_n_0\
    );
\i__carry__4_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__44_n_0\
    );
\i__carry__4_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__44_n_0\
    );
\i__carry_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__44_n_0\
    );
\i__carry_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__44_n_0\
    );
\i__carry_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__44_n_0\
    );
\i__carry_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_29 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[3].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[2].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[1].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_182\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_160\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_29 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_29;

architecture STRUCTURE of system_Synth_0_0_WaveGen_29 is
  signal \^channels[3].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__35_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__35_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__35_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__35_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__35_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_204\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_207\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_210\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_213\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_204\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_207\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_210\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_213\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_204\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_207\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_210\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_213\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_342\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_354\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_357\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_360\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_361\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_177\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_180\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_183\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_204\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_207\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_210\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_213\ : label is "soft_lutpair440";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[3].waveform\(23 downto 0) <= \^channels[3].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(10)
    );
\Waveform[10]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(9)
    );
\Waveform[10]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(8)
    );
\Waveform[10]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(7)
    );
\Waveform[14]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(14)
    );
\Waveform[14]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(13)
    );
\Waveform[14]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(12)
    );
\Waveform[14]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(11)
    );
\Waveform[18]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(18)
    );
\Waveform[18]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(17)
    );
\Waveform[18]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(16)
    );
\Waveform[18]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(15)
    );
\Waveform[22]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[3].waveform\(23),
      I1 => \channels[2].waveform\(1),
      I2 => \channels[1].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[3].waveform\(23),
      I1 => \channels[2].waveform\(1),
      I2 => \channels[1].waveform\(1),
      I3 => \^channels[3].waveform\(22),
      I4 => \channels[2].waveform\(0),
      I5 => \channels[1].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_342\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(23)
    );
\Waveform[22]_INST_0_i_354\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(21)
    );
\Waveform[22]_INST_0_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(20)
    );
\Waveform[22]_INST_0_i_360\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(19)
    );
\Waveform[22]_INST_0_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(22)
    );
\Waveform[2]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(2)
    );
\Waveform[2]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(1)
    );
\Waveform[2]_INST_0_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(0)
    );
\Waveform[6]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(6)
    );
\Waveform[6]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(5)
    );
\Waveform[6]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(4)
    );
\Waveform[6]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[3].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__35_n_0\,
      S(2) => \i__carry_i_2__35_n_0\,
      S(1) => \i__carry_i_3__35_n_0\,
      S(0) => \i__carry_i_4__35_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__35_n_0\,
      S(2) => \i__carry__0_i_2__35_n_0\,
      S(1) => \i__carry__0_i_3__35_n_0\,
      S(0) => \i__carry__0_i_4__35_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__35_n_0\,
      S(2) => \i__carry__1_i_2__35_n_0\,
      S(1) => \i__carry__1_i_3__35_n_0\,
      S(0) => \i__carry__1_i_4__35_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__35_n_0\,
      S(2) => \i__carry__2_i_2__35_n_0\,
      S(1) => \i__carry__2_i_3__35_n_0\,
      S(0) => \i__carry__2_i_4__35_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__35_n_0\,
      S(2) => \i__carry__3_i_2__35_n_0\,
      S(1) => \i__carry__3_i_3__35_n_0\,
      S(0) => \i__carry__3_i_4__35_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__35_n_0\,
      S(2) => \i__carry__4_i_2__35_n_0\,
      S(1) => \i__carry__4_i_3__35_n_0\,
      S(0) => \i__carry__4_i_4__35_n_0\
    );
\i__carry__0_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__35_n_0\
    );
\i__carry__0_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__35_n_0\
    );
\i__carry__0_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__35_n_0\
    );
\i__carry__0_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__35_n_0\
    );
\i__carry__1_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__35_n_0\
    );
\i__carry__1_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__35_n_0\
    );
\i__carry__1_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__35_n_0\
    );
\i__carry__1_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__35_n_0\
    );
\i__carry__2_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__35_n_0\
    );
\i__carry__2_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__35_n_0\
    );
\i__carry__2_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__35_n_0\
    );
\i__carry__2_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__35_n_0\
    );
\i__carry__3_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__35_n_0\
    );
\i__carry__3_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__35_n_0\
    );
\i__carry__3_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__35_n_0\
    );
\i__carry__3_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__35_n_0\
    );
\i__carry__4_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__35_n_0\
    );
\i__carry__4_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__35_n_0\
    );
\i__carry__4_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__35_n_0\
    );
\i__carry__4_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__35_n_0\
    );
\i__carry_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__35_n_0\
    );
\i__carry_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__35_n_0\
    );
\i__carry_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__35_n_0\
    );
\i__carry_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_3 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[63].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[62].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[61].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_474\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_460\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_3 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_3;

architecture STRUCTURE of system_Synth_0_0_WaveGen_3 is
  signal \^channels[63].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__52_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__52_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__52_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__52_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__52_n_0\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_421\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_424\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_427\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_430\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_421\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_424\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_427\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_430\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_421\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_424\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_427\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_430\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_737\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_752\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_755\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_758\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_759\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_812\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_815\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_818\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_821\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_395\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_398\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_401\ : label is "soft_lutpair784";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__4\ : label is 11;
begin
  \channels[63].waveform\(23 downto 0) <= \^channels[63].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(6)
    );
\Waveform[10]_INST_0_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(5)
    );
\Waveform[10]_INST_0_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(4)
    );
\Waveform[10]_INST_0_i_430\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(3)
    );
\Waveform[14]_INST_0_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(10)
    );
\Waveform[14]_INST_0_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(9)
    );
\Waveform[14]_INST_0_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(8)
    );
\Waveform[14]_INST_0_i_430\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(7)
    );
\Waveform[18]_INST_0_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(14)
    );
\Waveform[18]_INST_0_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(13)
    );
\Waveform[18]_INST_0_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(12)
    );
\Waveform[18]_INST_0_i_430\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(11)
    );
\Waveform[22]_INST_0_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[63].waveform\(23),
      I1 => \channels[62].waveform\(1),
      I2 => \channels[61].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[63].waveform\(23),
      I1 => \channels[62].waveform\(1),
      I2 => \channels[61].waveform\(1),
      I3 => \^channels[63].waveform\(22),
      I4 => \channels[62].waveform\(0),
      I5 => \channels[61].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_737\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(23)
    );
\Waveform[22]_INST_0_i_752\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(21)
    );
\Waveform[22]_INST_0_i_755\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(20)
    );
\Waveform[22]_INST_0_i_758\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(19)
    );
\Waveform[22]_INST_0_i_759\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(22)
    );
\Waveform[22]_INST_0_i_812\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(18)
    );
\Waveform[22]_INST_0_i_815\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(17)
    );
\Waveform[22]_INST_0_i_818\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(16)
    );
\Waveform[22]_INST_0_i_821\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(15)
    );
\Waveform[6]_INST_0_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(2)
    );
\Waveform[6]_INST_0_i_398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(1)
    );
\Waveform[6]_INST_0_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[63].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__52_n_0\,
      S(2) => \i__carry_i_2__52_n_0\,
      S(1) => \i__carry_i_3__52_n_0\,
      S(0) => \i__carry_i_4__52_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__52_n_0\,
      S(2) => \i__carry__0_i_2__52_n_0\,
      S(1) => \i__carry__0_i_3__52_n_0\,
      S(0) => \i__carry__0_i_4__52_n_0\
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__52_n_0\,
      S(2) => \i__carry__1_i_2__52_n_0\,
      S(1) => \i__carry__1_i_3__52_n_0\,
      S(0) => \i__carry__1_i_4__52_n_0\
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \i_/i_/i__carry__2_n_0\,
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__52_n_0\,
      S(2) => \i__carry__2_i_2__52_n_0\,
      S(1) => \i__carry__2_i_3__52_n_0\,
      S(0) => \i__carry__2_i_4__52_n_0\
    );
\i_/i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__2_n_0\,
      CO(3) => \i_/i_/i__carry__3_n_0\,
      CO(2) => \i_/i_/i__carry__3_n_1\,
      CO(1) => \i_/i_/i__carry__3_n_2\,
      CO(0) => \i_/i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i_/i__carry__3_n_4\,
      O(2) => \i_/i_/i__carry__3_n_5\,
      O(1) => \i_/i_/i__carry__3_n_6\,
      O(0) => \i_/i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__52_n_0\,
      S(2) => \i__carry__3_i_2__52_n_0\,
      S(1) => \i__carry__3_i_3__52_n_0\,
      S(0) => \i__carry__3_i_4__52_n_0\
    );
\i_/i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i__carry__4_n_1\,
      CO(1) => \i_/i_/i__carry__4_n_2\,
      CO(0) => \i_/i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i_/i__carry__4_n_4\,
      O(2) => \i_/i_/i__carry__4_n_5\,
      O(1) => \i_/i_/i__carry__4_n_6\,
      O(0) => \i_/i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__52_n_0\,
      S(2) => \i__carry__4_i_2__52_n_0\,
      S(1) => \i__carry__4_i_3__52_n_0\,
      S(0) => \i__carry__4_i_4__52_n_0\
    );
\i__carry__0_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__52_n_0\
    );
\i__carry__0_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__52_n_0\
    );
\i__carry__0_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__52_n_0\
    );
\i__carry__0_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__52_n_0\
    );
\i__carry__1_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__52_n_0\
    );
\i__carry__1_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__52_n_0\
    );
\i__carry__1_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__52_n_0\
    );
\i__carry__1_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__52_n_0\
    );
\i__carry__2_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__52_n_0\
    );
\i__carry__2_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__52_n_0\
    );
\i__carry__2_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__52_n_0\
    );
\i__carry__2_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__52_n_0\
    );
\i__carry__3_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__52_n_0\
    );
\i__carry__3_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__52_n_0\
    );
\i__carry__3_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__52_n_0\
    );
\i__carry__3_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__52_n_0\
    );
\i__carry__4_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__52_n_0\
    );
\i__carry__4_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__52_n_0\
    );
\i__carry__4_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__52_n_0\
    );
\i__carry__4_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__52_n_0\
    );
\i__carry_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__52_n_0\
    );
\i__carry_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__52_n_0\
    );
\i__carry_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__52_n_0\
    );
\i__carry_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_30 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[39].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[38].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[37].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_582\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_560\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_30 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_30;

architecture STRUCTURE of system_Synth_0_0_WaveGen_30 is
  signal \^channels[39].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__45_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__45_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__45_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__45_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__45_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_493\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_496\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_499\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_502\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_493\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_496\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_499\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_502\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_493\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_496\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_499\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_502\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1019\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1022\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1025\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1028\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_875\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_902\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_905\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_908\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_909\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_449\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_452\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_455\ : label is "soft_lutpair426";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[39].waveform\(23 downto 0) <= \^channels[39].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_493\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(6)
    );
\Waveform[10]_INST_0_i_496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(5)
    );
\Waveform[10]_INST_0_i_499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(4)
    );
\Waveform[10]_INST_0_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(3)
    );
\Waveform[14]_INST_0_i_493\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(10)
    );
\Waveform[14]_INST_0_i_496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(9)
    );
\Waveform[14]_INST_0_i_499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(8)
    );
\Waveform[14]_INST_0_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(7)
    );
\Waveform[18]_INST_0_i_493\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(14)
    );
\Waveform[18]_INST_0_i_496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(13)
    );
\Waveform[18]_INST_0_i_499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(12)
    );
\Waveform[18]_INST_0_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(11)
    );
\Waveform[22]_INST_0_i_1019\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(18)
    );
\Waveform[22]_INST_0_i_1022\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(17)
    );
\Waveform[22]_INST_0_i_1025\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(16)
    );
\Waveform[22]_INST_0_i_1028\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(15)
    );
\Waveform[22]_INST_0_i_577\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[39].waveform\(23),
      I1 => \channels[38].waveform\(1),
      I2 => \channels[37].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[39].waveform\(23),
      I1 => \channels[38].waveform\(1),
      I2 => \channels[37].waveform\(1),
      I3 => \^channels[39].waveform\(22),
      I4 => \channels[38].waveform\(0),
      I5 => \channels[37].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_875\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(23)
    );
\Waveform[22]_INST_0_i_902\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(21)
    );
\Waveform[22]_INST_0_i_905\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(20)
    );
\Waveform[22]_INST_0_i_908\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(19)
    );
\Waveform[22]_INST_0_i_909\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(22)
    );
\Waveform[6]_INST_0_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(2)
    );
\Waveform[6]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(1)
    );
\Waveform[6]_INST_0_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[39].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__45_n_0\,
      S(2) => \i__carry_i_2__45_n_0\,
      S(1) => \i__carry_i_3__45_n_0\,
      S(0) => \i__carry_i_4__45_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__45_n_0\,
      S(2) => \i__carry__0_i_2__45_n_0\,
      S(1) => \i__carry__0_i_3__45_n_0\,
      S(0) => \i__carry__0_i_4__45_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__45_n_0\,
      S(2) => \i__carry__1_i_2__45_n_0\,
      S(1) => \i__carry__1_i_3__45_n_0\,
      S(0) => \i__carry__1_i_4__45_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__45_n_0\,
      S(2) => \i__carry__2_i_2__45_n_0\,
      S(1) => \i__carry__2_i_3__45_n_0\,
      S(0) => \i__carry__2_i_4__45_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__45_n_0\,
      S(2) => \i__carry__3_i_2__45_n_0\,
      S(1) => \i__carry__3_i_3__45_n_0\,
      S(0) => \i__carry__3_i_4__45_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__45_n_0\,
      S(2) => \i__carry__4_i_2__45_n_0\,
      S(1) => \i__carry__4_i_3__45_n_0\,
      S(0) => \i__carry__4_i_4__45_n_0\
    );
\i__carry__0_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__45_n_0\
    );
\i__carry__0_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__45_n_0\
    );
\i__carry__0_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__45_n_0\
    );
\i__carry__0_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__45_n_0\
    );
\i__carry__1_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__45_n_0\
    );
\i__carry__1_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__45_n_0\
    );
\i__carry__1_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__45_n_0\
    );
\i__carry__1_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__45_n_0\
    );
\i__carry__2_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__45_n_0\
    );
\i__carry__2_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__45_n_0\
    );
\i__carry__2_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__45_n_0\
    );
\i__carry__2_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__45_n_0\
    );
\i__carry__3_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__45_n_0\
    );
\i__carry__3_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__45_n_0\
    );
\i__carry__3_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__45_n_0\
    );
\i__carry__3_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__45_n_0\
    );
\i__carry__4_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__45_n_0\
    );
\i__carry__4_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__45_n_0\
    );
\i__carry__4_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__45_n_0\
    );
\i__carry__4_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__45_n_0\
    );
\i__carry_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__45_n_0\
    );
\i__carry_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__45_n_0\
    );
\i__carry_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__45_n_0\
    );
\i__carry_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_31 is
  port (
    \channels[38].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_582\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_560\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_31 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_31;

architecture STRUCTURE of system_Synth_0_0_WaveGen_31 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__46_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__46_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__46_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__46_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__46_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_492\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_495\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_498\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_501\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_492\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_495\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_498\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_501\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_492\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_495\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_498\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_501\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1018\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1021\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1024\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1027\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_874\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_901\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_904\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_907\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_910\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_448\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_451\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_454\ : label is "soft_lutpair413";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_492\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(6)
    );
\Waveform[10]_INST_0_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(5)
    );
\Waveform[10]_INST_0_i_498\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(4)
    );
\Waveform[10]_INST_0_i_501\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(3)
    );
\Waveform[14]_INST_0_i_492\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(10)
    );
\Waveform[14]_INST_0_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(9)
    );
\Waveform[14]_INST_0_i_498\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(8)
    );
\Waveform[14]_INST_0_i_501\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(7)
    );
\Waveform[18]_INST_0_i_492\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(14)
    );
\Waveform[18]_INST_0_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(13)
    );
\Waveform[18]_INST_0_i_498\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(12)
    );
\Waveform[18]_INST_0_i_501\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(11)
    );
\Waveform[22]_INST_0_i_1018\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(18)
    );
\Waveform[22]_INST_0_i_1021\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(17)
    );
\Waveform[22]_INST_0_i_1024\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(16)
    );
\Waveform[22]_INST_0_i_1027\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(15)
    );
\Waveform[22]_INST_0_i_874\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(23)
    );
\Waveform[22]_INST_0_i_901\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(21)
    );
\Waveform[22]_INST_0_i_904\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(20)
    );
\Waveform[22]_INST_0_i_907\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(19)
    );
\Waveform[22]_INST_0_i_910\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(22)
    );
\Waveform[6]_INST_0_i_448\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(2)
    );
\Waveform[6]_INST_0_i_451\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(1)
    );
\Waveform[6]_INST_0_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \channels[38].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__46_n_0\,
      S(2) => \i__carry_i_2__46_n_0\,
      S(1) => \i__carry_i_3__46_n_0\,
      S(0) => \i__carry_i_4__46_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__46_n_0\,
      S(2) => \i__carry__0_i_2__46_n_0\,
      S(1) => \i__carry__0_i_3__46_n_0\,
      S(0) => \i__carry__0_i_4__46_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__46_n_0\,
      S(2) => \i__carry__1_i_2__46_n_0\,
      S(1) => \i__carry__1_i_3__46_n_0\,
      S(0) => \i__carry__1_i_4__46_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__46_n_0\,
      S(2) => \i__carry__2_i_2__46_n_0\,
      S(1) => \i__carry__2_i_3__46_n_0\,
      S(0) => \i__carry__2_i_4__46_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__46_n_0\,
      S(2) => \i__carry__3_i_2__46_n_0\,
      S(1) => \i__carry__3_i_3__46_n_0\,
      S(0) => \i__carry__3_i_4__46_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__46_n_0\,
      S(2) => \i__carry__4_i_2__46_n_0\,
      S(1) => \i__carry__4_i_3__46_n_0\,
      S(0) => \i__carry__4_i_4__46_n_0\
    );
\i__carry__0_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__46_n_0\
    );
\i__carry__0_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__46_n_0\
    );
\i__carry__0_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__46_n_0\
    );
\i__carry__0_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__46_n_0\
    );
\i__carry__1_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__46_n_0\
    );
\i__carry__1_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__46_n_0\
    );
\i__carry__1_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__46_n_0\
    );
\i__carry__1_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__46_n_0\
    );
\i__carry__2_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__46_n_0\
    );
\i__carry__2_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__46_n_0\
    );
\i__carry__2_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__46_n_0\
    );
\i__carry__2_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__46_n_0\
    );
\i__carry__3_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__46_n_0\
    );
\i__carry__3_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__46_n_0\
    );
\i__carry__3_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__46_n_0\
    );
\i__carry__3_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__46_n_0\
    );
\i__carry__4_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__46_n_0\
    );
\i__carry__4_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__46_n_0\
    );
\i__carry__4_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__46_n_0\
    );
\i__carry__4_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__46_n_0\
    );
\i__carry_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__46_n_0\
    );
\i__carry_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__46_n_0\
    );
\i__carry_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__46_n_0\
    );
\i__carry_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_32 is
  port (
    \channels[37].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_582\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_560\ : in STD_LOGIC;
    \channels[38].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[39].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_32 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_32;

architecture STRUCTURE of system_Synth_0_0_WaveGen_32 is
  signal \^channels[37].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__47_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__47_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__47_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__47_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__47_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_491\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_494\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_497\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_500\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_491\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_494\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_497\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_500\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_491\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_494\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_497\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_500\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1017\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1020\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1023\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1026\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_873\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_900\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_903\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_906\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_911\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_447\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_450\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_453\ : label is "soft_lutpair400";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[37].waveform\(23 downto 0) <= \^channels[37].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_491\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(6)
    );
\Waveform[10]_INST_0_i_494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(5)
    );
\Waveform[10]_INST_0_i_497\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(4)
    );
\Waveform[10]_INST_0_i_500\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(3)
    );
\Waveform[14]_INST_0_i_491\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(10)
    );
\Waveform[14]_INST_0_i_494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(9)
    );
\Waveform[14]_INST_0_i_497\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(8)
    );
\Waveform[14]_INST_0_i_500\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(7)
    );
\Waveform[18]_INST_0_i_491\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(14)
    );
\Waveform[18]_INST_0_i_494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(13)
    );
\Waveform[18]_INST_0_i_497\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(12)
    );
\Waveform[18]_INST_0_i_500\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(11)
    );
\Waveform[22]_INST_0_i_1017\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(18)
    );
\Waveform[22]_INST_0_i_1020\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(17)
    );
\Waveform[22]_INST_0_i_1023\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(16)
    );
\Waveform[22]_INST_0_i_1026\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(15)
    );
\Waveform[22]_INST_0_i_559\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[37].waveform\(23),
      I1 => \channels[38].waveform\(0),
      I2 => \channels[39].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_873\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(23)
    );
\Waveform[22]_INST_0_i_900\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(21)
    );
\Waveform[22]_INST_0_i_903\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(20)
    );
\Waveform[22]_INST_0_i_906\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(19)
    );
\Waveform[22]_INST_0_i_911\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(22)
    );
\Waveform[6]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(2)
    );
\Waveform[6]_INST_0_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(1)
    );
\Waveform[6]_INST_0_i_453\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_582\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_560\,
      O => \^channels[37].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__47_n_0\,
      S(2) => \i__carry_i_2__47_n_0\,
      S(1) => \i__carry_i_3__47_n_0\,
      S(0) => \i__carry_i_4__47_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__47_n_0\,
      S(2) => \i__carry__0_i_2__47_n_0\,
      S(1) => \i__carry__0_i_3__47_n_0\,
      S(0) => \i__carry__0_i_4__47_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__47_n_0\,
      S(2) => \i__carry__1_i_2__47_n_0\,
      S(1) => \i__carry__1_i_3__47_n_0\,
      S(0) => \i__carry__1_i_4__47_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__47_n_0\,
      S(2) => \i__carry__2_i_2__47_n_0\,
      S(1) => \i__carry__2_i_3__47_n_0\,
      S(0) => \i__carry__2_i_4__47_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__47_n_0\,
      S(2) => \i__carry__3_i_2__47_n_0\,
      S(1) => \i__carry__3_i_3__47_n_0\,
      S(0) => \i__carry__3_i_4__47_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__47_n_0\,
      S(2) => \i__carry__4_i_2__47_n_0\,
      S(1) => \i__carry__4_i_3__47_n_0\,
      S(0) => \i__carry__4_i_4__47_n_0\
    );
\i__carry__0_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__47_n_0\
    );
\i__carry__0_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__47_n_0\
    );
\i__carry__0_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__47_n_0\
    );
\i__carry__0_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__47_n_0\
    );
\i__carry__1_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__47_n_0\
    );
\i__carry__1_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__47_n_0\
    );
\i__carry__1_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__47_n_0\
    );
\i__carry__1_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__47_n_0\
    );
\i__carry__2_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__47_n_0\
    );
\i__carry__2_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__47_n_0\
    );
\i__carry__2_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__47_n_0\
    );
\i__carry__2_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__47_n_0\
    );
\i__carry__3_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__47_n_0\
    );
\i__carry__3_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__47_n_0\
    );
\i__carry__3_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__47_n_0\
    );
\i__carry__3_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__47_n_0\
    );
\i__carry__4_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__47_n_0\
    );
\i__carry__4_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__47_n_0\
    );
\i__carry__4_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__47_n_0\
    );
\i__carry__4_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__47_n_0\
    );
\i__carry_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__47_n_0\
    );
\i__carry_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__47_n_0\
    );
\i__carry_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__47_n_0\
    );
\i__carry_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_33 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[36].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[35].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[34].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_574\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_558\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_33 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_33;

architecture STRUCTURE of system_Synth_0_0_WaveGen_33 is
  signal \^channels[36].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__48_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__48_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__48_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__48_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__48_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_481\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_484\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_487\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_490\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_481\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_484\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_487\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_490\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_481\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_484\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_487\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_490\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1007\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1010\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1013\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1016\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_872\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_890\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_893\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_896\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_897\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_440\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_443\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_446\ : label is "soft_lutpair387";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[36].waveform\(23 downto 0) <= \^channels[36].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(6)
    );
\Waveform[10]_INST_0_i_484\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(5)
    );
\Waveform[10]_INST_0_i_487\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(4)
    );
\Waveform[10]_INST_0_i_490\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(3)
    );
\Waveform[14]_INST_0_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(10)
    );
\Waveform[14]_INST_0_i_484\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(9)
    );
\Waveform[14]_INST_0_i_487\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(8)
    );
\Waveform[14]_INST_0_i_490\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(7)
    );
\Waveform[18]_INST_0_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(14)
    );
\Waveform[18]_INST_0_i_484\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(13)
    );
\Waveform[18]_INST_0_i_487\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(12)
    );
\Waveform[18]_INST_0_i_490\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(11)
    );
\Waveform[22]_INST_0_i_1007\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(18)
    );
\Waveform[22]_INST_0_i_1010\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(17)
    );
\Waveform[22]_INST_0_i_1013\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(16)
    );
\Waveform[22]_INST_0_i_1016\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(15)
    );
\Waveform[22]_INST_0_i_569\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[36].waveform\(23),
      I1 => \channels[35].waveform\(1),
      I2 => \channels[34].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[36].waveform\(23),
      I1 => \channels[35].waveform\(1),
      I2 => \channels[34].waveform\(1),
      I3 => \^channels[36].waveform\(22),
      I4 => \channels[35].waveform\(0),
      I5 => \channels[34].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_872\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(23)
    );
\Waveform[22]_INST_0_i_890\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(21)
    );
\Waveform[22]_INST_0_i_893\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(20)
    );
\Waveform[22]_INST_0_i_896\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(19)
    );
\Waveform[22]_INST_0_i_897\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(22)
    );
\Waveform[6]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(2)
    );
\Waveform[6]_INST_0_i_443\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(1)
    );
\Waveform[6]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[36].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__48_n_0\,
      S(2) => \i__carry_i_2__48_n_0\,
      S(1) => \i__carry_i_3__48_n_0\,
      S(0) => \i__carry_i_4__48_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__48_n_0\,
      S(2) => \i__carry__0_i_2__48_n_0\,
      S(1) => \i__carry__0_i_3__48_n_0\,
      S(0) => \i__carry__0_i_4__48_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__48_n_0\,
      S(2) => \i__carry__1_i_2__48_n_0\,
      S(1) => \i__carry__1_i_3__48_n_0\,
      S(0) => \i__carry__1_i_4__48_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__48_n_0\,
      S(2) => \i__carry__2_i_2__48_n_0\,
      S(1) => \i__carry__2_i_3__48_n_0\,
      S(0) => \i__carry__2_i_4__48_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__48_n_0\,
      S(2) => \i__carry__3_i_2__48_n_0\,
      S(1) => \i__carry__3_i_3__48_n_0\,
      S(0) => \i__carry__3_i_4__48_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__48_n_0\,
      S(2) => \i__carry__4_i_2__48_n_0\,
      S(1) => \i__carry__4_i_3__48_n_0\,
      S(0) => \i__carry__4_i_4__48_n_0\
    );
\i__carry__0_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__48_n_0\
    );
\i__carry__0_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__48_n_0\
    );
\i__carry__0_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__48_n_0\
    );
\i__carry__0_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__48_n_0\
    );
\i__carry__1_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__48_n_0\
    );
\i__carry__1_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__48_n_0\
    );
\i__carry__1_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__48_n_0\
    );
\i__carry__1_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__48_n_0\
    );
\i__carry__2_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__48_n_0\
    );
\i__carry__2_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__48_n_0\
    );
\i__carry__2_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__48_n_0\
    );
\i__carry__2_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__48_n_0\
    );
\i__carry__3_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__48_n_0\
    );
\i__carry__3_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__48_n_0\
    );
\i__carry__3_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__48_n_0\
    );
\i__carry__3_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__48_n_0\
    );
\i__carry__4_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__48_n_0\
    );
\i__carry__4_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__48_n_0\
    );
\i__carry__4_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__48_n_0\
    );
\i__carry__4_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__48_n_0\
    );
\i__carry_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__48_n_0\
    );
\i__carry_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__48_n_0\
    );
\i__carry_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__48_n_0\
    );
\i__carry_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_34 is
  port (
    \channels[35].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_574\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_558\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_34 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_34;

architecture STRUCTURE of system_Synth_0_0_WaveGen_34 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__49_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__49_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__49_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__49_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__49_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_480\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_483\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_486\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_489\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_480\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_483\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_486\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_489\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_480\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_483\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_486\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_489\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1006\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1009\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1012\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1015\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_871\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_889\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_892\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_895\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_898\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_439\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_442\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_445\ : label is "soft_lutpair374";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_480\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(6)
    );
\Waveform[10]_INST_0_i_483\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(5)
    );
\Waveform[10]_INST_0_i_486\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(4)
    );
\Waveform[10]_INST_0_i_489\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(3)
    );
\Waveform[14]_INST_0_i_480\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(10)
    );
\Waveform[14]_INST_0_i_483\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(9)
    );
\Waveform[14]_INST_0_i_486\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(8)
    );
\Waveform[14]_INST_0_i_489\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(7)
    );
\Waveform[18]_INST_0_i_480\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(14)
    );
\Waveform[18]_INST_0_i_483\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(13)
    );
\Waveform[18]_INST_0_i_486\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(12)
    );
\Waveform[18]_INST_0_i_489\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(11)
    );
\Waveform[22]_INST_0_i_1006\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(18)
    );
\Waveform[22]_INST_0_i_1009\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(17)
    );
\Waveform[22]_INST_0_i_1012\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(16)
    );
\Waveform[22]_INST_0_i_1015\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(15)
    );
\Waveform[22]_INST_0_i_871\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(23)
    );
\Waveform[22]_INST_0_i_889\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(21)
    );
\Waveform[22]_INST_0_i_892\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(20)
    );
\Waveform[22]_INST_0_i_895\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(19)
    );
\Waveform[22]_INST_0_i_898\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(22)
    );
\Waveform[6]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(2)
    );
\Waveform[6]_INST_0_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(1)
    );
\Waveform[6]_INST_0_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \channels[35].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__49_n_0\,
      S(2) => \i__carry_i_2__49_n_0\,
      S(1) => \i__carry_i_3__49_n_0\,
      S(0) => \i__carry_i_4__49_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__49_n_0\,
      S(2) => \i__carry__0_i_2__49_n_0\,
      S(1) => \i__carry__0_i_3__49_n_0\,
      S(0) => \i__carry__0_i_4__49_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__49_n_0\,
      S(2) => \i__carry__1_i_2__49_n_0\,
      S(1) => \i__carry__1_i_3__49_n_0\,
      S(0) => \i__carry__1_i_4__49_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__49_n_0\,
      S(2) => \i__carry__2_i_2__49_n_0\,
      S(1) => \i__carry__2_i_3__49_n_0\,
      S(0) => \i__carry__2_i_4__49_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__49_n_0\,
      S(2) => \i__carry__3_i_2__49_n_0\,
      S(1) => \i__carry__3_i_3__49_n_0\,
      S(0) => \i__carry__3_i_4__49_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__49_n_0\,
      S(2) => \i__carry__4_i_2__49_n_0\,
      S(1) => \i__carry__4_i_3__49_n_0\,
      S(0) => \i__carry__4_i_4__49_n_0\
    );
\i__carry__0_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__49_n_0\
    );
\i__carry__0_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__49_n_0\
    );
\i__carry__0_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__49_n_0\
    );
\i__carry__0_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__49_n_0\
    );
\i__carry__1_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__49_n_0\
    );
\i__carry__1_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__49_n_0\
    );
\i__carry__1_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__49_n_0\
    );
\i__carry__1_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__49_n_0\
    );
\i__carry__2_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__49_n_0\
    );
\i__carry__2_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__49_n_0\
    );
\i__carry__2_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__49_n_0\
    );
\i__carry__2_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__49_n_0\
    );
\i__carry__3_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__49_n_0\
    );
\i__carry__3_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__49_n_0\
    );
\i__carry__3_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__49_n_0\
    );
\i__carry__3_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__49_n_0\
    );
\i__carry__4_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__49_n_0\
    );
\i__carry__4_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__49_n_0\
    );
\i__carry__4_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__49_n_0\
    );
\i__carry__4_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__49_n_0\
    );
\i__carry_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__49_n_0\
    );
\i__carry_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__49_n_0\
    );
\i__carry_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__49_n_0\
    );
\i__carry_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_35 is
  port (
    \channels[34].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_574\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_558\ : in STD_LOGIC;
    \channels[35].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[36].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_35 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_35;

architecture STRUCTURE of system_Synth_0_0_WaveGen_35 is
  signal \^channels[34].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__50_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__50_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__50_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__50_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__50_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_479\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_482\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_485\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_488\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_479\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_482\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_485\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_488\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_479\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_482\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_485\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_488\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1005\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1008\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1011\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1014\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_870\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_888\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_891\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_894\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_899\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_438\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_441\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_444\ : label is "soft_lutpair361";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[34].waveform\(23 downto 0) <= \^channels[34].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_479\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(6)
    );
\Waveform[10]_INST_0_i_482\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(5)
    );
\Waveform[10]_INST_0_i_485\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(4)
    );
\Waveform[10]_INST_0_i_488\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(3)
    );
\Waveform[14]_INST_0_i_479\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(10)
    );
\Waveform[14]_INST_0_i_482\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(9)
    );
\Waveform[14]_INST_0_i_485\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(8)
    );
\Waveform[14]_INST_0_i_488\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(7)
    );
\Waveform[18]_INST_0_i_479\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(14)
    );
\Waveform[18]_INST_0_i_482\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(13)
    );
\Waveform[18]_INST_0_i_485\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(12)
    );
\Waveform[18]_INST_0_i_488\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(11)
    );
\Waveform[22]_INST_0_i_1005\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(18)
    );
\Waveform[22]_INST_0_i_1008\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(17)
    );
\Waveform[22]_INST_0_i_1011\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(16)
    );
\Waveform[22]_INST_0_i_1014\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(15)
    );
\Waveform[22]_INST_0_i_557\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[34].waveform\(23),
      I1 => \channels[35].waveform\(0),
      I2 => \channels[36].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_870\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(23)
    );
\Waveform[22]_INST_0_i_888\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(21)
    );
\Waveform[22]_INST_0_i_891\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(20)
    );
\Waveform[22]_INST_0_i_894\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(19)
    );
\Waveform[22]_INST_0_i_899\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(22)
    );
\Waveform[6]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(2)
    );
\Waveform[6]_INST_0_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(1)
    );
\Waveform[6]_INST_0_i_444\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_574\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_558\,
      O => \^channels[34].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__50_n_0\,
      S(2) => \i__carry_i_2__50_n_0\,
      S(1) => \i__carry_i_3__50_n_0\,
      S(0) => \i__carry_i_4__50_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__50_n_0\,
      S(2) => \i__carry__0_i_2__50_n_0\,
      S(1) => \i__carry__0_i_3__50_n_0\,
      S(0) => \i__carry__0_i_4__50_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__50_n_0\,
      S(2) => \i__carry__1_i_2__50_n_0\,
      S(1) => \i__carry__1_i_3__50_n_0\,
      S(0) => \i__carry__1_i_4__50_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__50_n_0\,
      S(2) => \i__carry__2_i_2__50_n_0\,
      S(1) => \i__carry__2_i_3__50_n_0\,
      S(0) => \i__carry__2_i_4__50_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__50_n_0\,
      S(2) => \i__carry__3_i_2__50_n_0\,
      S(1) => \i__carry__3_i_3__50_n_0\,
      S(0) => \i__carry__3_i_4__50_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__50_n_0\,
      S(2) => \i__carry__4_i_2__50_n_0\,
      S(1) => \i__carry__4_i_3__50_n_0\,
      S(0) => \i__carry__4_i_4__50_n_0\
    );
\i__carry__0_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__50_n_0\
    );
\i__carry__0_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__50_n_0\
    );
\i__carry__0_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__50_n_0\
    );
\i__carry__0_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__50_n_0\
    );
\i__carry__1_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__50_n_0\
    );
\i__carry__1_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__50_n_0\
    );
\i__carry__1_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__50_n_0\
    );
\i__carry__1_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__50_n_0\
    );
\i__carry__2_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__50_n_0\
    );
\i__carry__2_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__50_n_0\
    );
\i__carry__2_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__50_n_0\
    );
\i__carry__2_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__50_n_0\
    );
\i__carry__3_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__50_n_0\
    );
\i__carry__3_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__50_n_0\
    );
\i__carry__3_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__50_n_0\
    );
\i__carry__3_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__50_n_0\
    );
\i__carry__4_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__50_n_0\
    );
\i__carry__4_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__50_n_0\
    );
\i__carry__4_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__50_n_0\
    );
\i__carry__4_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__50_n_0\
    );
\i__carry_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__50_n_0\
    );
\i__carry_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__50_n_0\
    );
\i__carry_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__50_n_0\
    );
\i__carry_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_36 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[33].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[32].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[31].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_566\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_556\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_36 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_36;

architecture STRUCTURE of system_Synth_0_0_WaveGen_36 is
  signal \^channels[33].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__51_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__51_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__51_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__51_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__51_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_469\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_472\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_475\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_478\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_469\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_472\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_475\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_478\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_469\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_472\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_475\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_478\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1001\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1004\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_869\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_878\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_881\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_884\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_885\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_995\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_998\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_431\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_434\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_437\ : label is "soft_lutpair347";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[33].waveform\(23 downto 0) <= \^channels[33].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(6)
    );
\Waveform[10]_INST_0_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(5)
    );
\Waveform[10]_INST_0_i_475\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(4)
    );
\Waveform[10]_INST_0_i_478\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(3)
    );
\Waveform[14]_INST_0_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(10)
    );
\Waveform[14]_INST_0_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(9)
    );
\Waveform[14]_INST_0_i_475\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(8)
    );
\Waveform[14]_INST_0_i_478\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(7)
    );
\Waveform[18]_INST_0_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(14)
    );
\Waveform[18]_INST_0_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(13)
    );
\Waveform[18]_INST_0_i_475\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(12)
    );
\Waveform[18]_INST_0_i_478\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(11)
    );
\Waveform[22]_INST_0_i_1001\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(16)
    );
\Waveform[22]_INST_0_i_1004\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(15)
    );
\Waveform[22]_INST_0_i_561\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[33].waveform\(23),
      I1 => \channels[32].waveform\(1),
      I2 => \channels[31].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[33].waveform\(23),
      I1 => \channels[32].waveform\(1),
      I2 => \channels[31].waveform\(1),
      I3 => \^channels[33].waveform\(22),
      I4 => \channels[32].waveform\(0),
      I5 => \channels[31].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_869\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(23)
    );
\Waveform[22]_INST_0_i_878\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(21)
    );
\Waveform[22]_INST_0_i_881\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(20)
    );
\Waveform[22]_INST_0_i_884\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(19)
    );
\Waveform[22]_INST_0_i_885\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(22)
    );
\Waveform[22]_INST_0_i_995\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(18)
    );
\Waveform[22]_INST_0_i_998\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(17)
    );
\Waveform[6]_INST_0_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(2)
    );
\Waveform[6]_INST_0_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(1)
    );
\Waveform[6]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[33].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__51_n_0\,
      S(2) => \i__carry_i_2__51_n_0\,
      S(1) => \i__carry_i_3__51_n_0\,
      S(0) => \i__carry_i_4__51_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__51_n_0\,
      S(2) => \i__carry__0_i_2__51_n_0\,
      S(1) => \i__carry__0_i_3__51_n_0\,
      S(0) => \i__carry__0_i_4__51_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__51_n_0\,
      S(2) => \i__carry__1_i_2__51_n_0\,
      S(1) => \i__carry__1_i_3__51_n_0\,
      S(0) => \i__carry__1_i_4__51_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__51_n_0\,
      S(2) => \i__carry__2_i_2__51_n_0\,
      S(1) => \i__carry__2_i_3__51_n_0\,
      S(0) => \i__carry__2_i_4__51_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__51_n_0\,
      S(2) => \i__carry__3_i_2__51_n_0\,
      S(1) => \i__carry__3_i_3__51_n_0\,
      S(0) => \i__carry__3_i_4__51_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__51_n_0\,
      S(2) => \i__carry__4_i_2__51_n_0\,
      S(1) => \i__carry__4_i_3__51_n_0\,
      S(0) => \i__carry__4_i_4__51_n_0\
    );
\i__carry__0_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__51_n_0\
    );
\i__carry__0_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__51_n_0\
    );
\i__carry__0_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__51_n_0\
    );
\i__carry__0_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__51_n_0\
    );
\i__carry__1_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__51_n_0\
    );
\i__carry__1_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__51_n_0\
    );
\i__carry__1_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__51_n_0\
    );
\i__carry__1_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__51_n_0\
    );
\i__carry__2_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__51_n_0\
    );
\i__carry__2_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__51_n_0\
    );
\i__carry__2_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__51_n_0\
    );
\i__carry__2_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__51_n_0\
    );
\i__carry__3_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__51_n_0\
    );
\i__carry__3_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__51_n_0\
    );
\i__carry__3_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__51_n_0\
    );
\i__carry__3_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__51_n_0\
    );
\i__carry__4_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__51_n_0\
    );
\i__carry__4_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__51_n_0\
    );
\i__carry__4_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__51_n_0\
    );
\i__carry__4_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__51_n_0\
    );
\i__carry_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__51_n_0\
    );
\i__carry_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__51_n_0\
    );
\i__carry_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__51_n_0\
    );
\i__carry_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_37 is
  port (
    \channels[32].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_566\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_556\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_37 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_37;

architecture STRUCTURE of system_Synth_0_0_WaveGen_37 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_468\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_471\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_474\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_477\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_468\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_471\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_474\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_477\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_468\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_471\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_474\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_477\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1000\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1003\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_868\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_877\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_880\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_883\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_886\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_994\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_997\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_430\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_433\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_436\ : label is "soft_lutpair334";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_468\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(6)
    );
\Waveform[10]_INST_0_i_471\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(5)
    );
\Waveform[10]_INST_0_i_474\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(4)
    );
\Waveform[10]_INST_0_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(3)
    );
\Waveform[14]_INST_0_i_468\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(10)
    );
\Waveform[14]_INST_0_i_471\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(9)
    );
\Waveform[14]_INST_0_i_474\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(8)
    );
\Waveform[14]_INST_0_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(7)
    );
\Waveform[18]_INST_0_i_468\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(14)
    );
\Waveform[18]_INST_0_i_471\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(13)
    );
\Waveform[18]_INST_0_i_474\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(12)
    );
\Waveform[18]_INST_0_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(11)
    );
\Waveform[22]_INST_0_i_1000\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(16)
    );
\Waveform[22]_INST_0_i_1003\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(15)
    );
\Waveform[22]_INST_0_i_868\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(23)
    );
\Waveform[22]_INST_0_i_877\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(21)
    );
\Waveform[22]_INST_0_i_880\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(20)
    );
\Waveform[22]_INST_0_i_883\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(19)
    );
\Waveform[22]_INST_0_i_886\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(22)
    );
\Waveform[22]_INST_0_i_994\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(18)
    );
\Waveform[22]_INST_0_i_997\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(17)
    );
\Waveform[6]_INST_0_i_430\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(2)
    );
\Waveform[6]_INST_0_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(1)
    );
\Waveform[6]_INST_0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \channels[32].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__13_n_0\,
      S(2) => \i__carry_i_2__13_n_0\,
      S(1) => \i__carry_i_3__13_n_0\,
      S(0) => \i__carry_i_4__13_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__13_n_0\,
      S(2) => \i__carry__0_i_2__13_n_0\,
      S(1) => \i__carry__0_i_3__13_n_0\,
      S(0) => \i__carry__0_i_4__13_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__13_n_0\,
      S(2) => \i__carry__1_i_2__13_n_0\,
      S(1) => \i__carry__1_i_3__13_n_0\,
      S(0) => \i__carry__1_i_4__13_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__13_n_0\,
      S(2) => \i__carry__2_i_2__13_n_0\,
      S(1) => \i__carry__2_i_3__13_n_0\,
      S(0) => \i__carry__2_i_4__13_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__13_n_0\,
      S(2) => \i__carry__3_i_2__13_n_0\,
      S(1) => \i__carry__3_i_3__13_n_0\,
      S(0) => \i__carry__3_i_4__13_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__13_n_0\,
      S(2) => \i__carry__4_i_2__13_n_0\,
      S(1) => \i__carry__4_i_3__13_n_0\,
      S(0) => \i__carry__4_i_4__13_n_0\
    );
\i__carry__0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__13_n_0\
    );
\i__carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__13_n_0\
    );
\i__carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__13_n_0\
    );
\i__carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__13_n_0\
    );
\i__carry__1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__13_n_0\
    );
\i__carry__1_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__13_n_0\
    );
\i__carry__1_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__13_n_0\
    );
\i__carry__1_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__13_n_0\
    );
\i__carry__2_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__13_n_0\
    );
\i__carry__2_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__13_n_0\
    );
\i__carry__2_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__13_n_0\
    );
\i__carry__2_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__13_n_0\
    );
\i__carry__3_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__13_n_0\
    );
\i__carry__3_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__13_n_0\
    );
\i__carry__3_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__13_n_0\
    );
\i__carry__3_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__13_n_0\
    );
\i__carry__4_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__13_n_0\
    );
\i__carry__4_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__13_n_0\
    );
\i__carry__4_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__13_n_0\
    );
\i__carry__4_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__13_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_38 is
  port (
    \channels[31].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_566\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_556\ : in STD_LOGIC;
    \channels[32].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[33].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_38 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_38;

architecture STRUCTURE of system_Synth_0_0_WaveGen_38 is
  signal \^channels[31].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_467\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_470\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_473\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_476\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_467\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_470\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_473\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_476\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_467\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_470\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_473\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_476\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1002\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_867\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_876\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_879\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_882\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_887\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_993\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_996\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_999\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_429\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_432\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_435\ : label is "soft_lutpair321";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[31].waveform\(23 downto 0) <= \^channels[31].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_467\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(6)
    );
\Waveform[10]_INST_0_i_470\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(5)
    );
\Waveform[10]_INST_0_i_473\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(4)
    );
\Waveform[10]_INST_0_i_476\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(3)
    );
\Waveform[14]_INST_0_i_467\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(10)
    );
\Waveform[14]_INST_0_i_470\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(9)
    );
\Waveform[14]_INST_0_i_473\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(8)
    );
\Waveform[14]_INST_0_i_476\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(7)
    );
\Waveform[18]_INST_0_i_467\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(14)
    );
\Waveform[18]_INST_0_i_470\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(13)
    );
\Waveform[18]_INST_0_i_473\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(12)
    );
\Waveform[18]_INST_0_i_476\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(11)
    );
\Waveform[22]_INST_0_i_1002\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(15)
    );
\Waveform[22]_INST_0_i_555\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[31].waveform\(23),
      I1 => \channels[32].waveform\(0),
      I2 => \channels[33].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_867\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(23)
    );
\Waveform[22]_INST_0_i_876\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(21)
    );
\Waveform[22]_INST_0_i_879\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(20)
    );
\Waveform[22]_INST_0_i_882\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(19)
    );
\Waveform[22]_INST_0_i_887\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(22)
    );
\Waveform[22]_INST_0_i_993\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(18)
    );
\Waveform[22]_INST_0_i_996\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(17)
    );
\Waveform[22]_INST_0_i_999\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(16)
    );
\Waveform[6]_INST_0_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(2)
    );
\Waveform[6]_INST_0_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(1)
    );
\Waveform[6]_INST_0_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_566\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_556\,
      O => \^channels[31].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__14_n_0\,
      S(2) => \i__carry_i_2__14_n_0\,
      S(1) => \i__carry_i_3__14_n_0\,
      S(0) => \i__carry_i_4__14_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__14_n_0\,
      S(2) => \i__carry__0_i_2__14_n_0\,
      S(1) => \i__carry__0_i_3__14_n_0\,
      S(0) => \i__carry__0_i_4__14_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__14_n_0\,
      S(2) => \i__carry__1_i_2__14_n_0\,
      S(1) => \i__carry__1_i_3__14_n_0\,
      S(0) => \i__carry__1_i_4__14_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__14_n_0\,
      S(2) => \i__carry__2_i_2__14_n_0\,
      S(1) => \i__carry__2_i_3__14_n_0\,
      S(0) => \i__carry__2_i_4__14_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__14_n_0\,
      S(2) => \i__carry__3_i_2__14_n_0\,
      S(1) => \i__carry__3_i_3__14_n_0\,
      S(0) => \i__carry__3_i_4__14_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__14_n_0\,
      S(2) => \i__carry__4_i_2__14_n_0\,
      S(1) => \i__carry__4_i_3__14_n_0\,
      S(0) => \i__carry__4_i_4__14_n_0\
    );
\i__carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__14_n_0\
    );
\i__carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__14_n_0\
    );
\i__carry__0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__14_n_0\
    );
\i__carry__0_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__14_n_0\
    );
\i__carry__1_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__14_n_0\
    );
\i__carry__1_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__14_n_0\
    );
\i__carry__1_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__14_n_0\
    );
\i__carry__1_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__14_n_0\
    );
\i__carry__2_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__14_n_0\
    );
\i__carry__2_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__14_n_0\
    );
\i__carry__2_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__14_n_0\
    );
\i__carry__2_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__14_n_0\
    );
\i__carry__3_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__14_n_0\
    );
\i__carry__3_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__14_n_0\
    );
\i__carry__3_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__14_n_0\
    );
\i__carry__3_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__14_n_0\
    );
\i__carry__4_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__14_n_0\
    );
\i__carry__4_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__14_n_0\
    );
\i__carry__4_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__14_n_0\
    );
\i__carry__4_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__14_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_39 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[30].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[29].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[28].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_552\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_530\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_39 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_39;

architecture STRUCTURE of system_Synth_0_0_WaveGen_39 is
  signal \^channels[30].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_457\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_460\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_463\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_466\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_457\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_460\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_463\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_466\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_457\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_460\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_463\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_466\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_830\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_857\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_860\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_863\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_864\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_983\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_986\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_989\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_992\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_422\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_425\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_428\ : label is "soft_lutpair308";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[30].waveform\(23 downto 0) <= \^channels[30].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(6)
    );
\Waveform[10]_INST_0_i_460\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(5)
    );
\Waveform[10]_INST_0_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(4)
    );
\Waveform[10]_INST_0_i_466\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(3)
    );
\Waveform[14]_INST_0_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(10)
    );
\Waveform[14]_INST_0_i_460\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(9)
    );
\Waveform[14]_INST_0_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(8)
    );
\Waveform[14]_INST_0_i_466\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(7)
    );
\Waveform[18]_INST_0_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(14)
    );
\Waveform[18]_INST_0_i_460\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(13)
    );
\Waveform[18]_INST_0_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(12)
    );
\Waveform[18]_INST_0_i_466\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(11)
    );
\Waveform[22]_INST_0_i_547\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[30].waveform\(23),
      I1 => \channels[29].waveform\(1),
      I2 => \channels[28].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[30].waveform\(23),
      I1 => \channels[29].waveform\(1),
      I2 => \channels[28].waveform\(1),
      I3 => \^channels[30].waveform\(22),
      I4 => \channels[29].waveform\(0),
      I5 => \channels[28].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_830\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(23)
    );
\Waveform[22]_INST_0_i_857\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(21)
    );
\Waveform[22]_INST_0_i_860\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(20)
    );
\Waveform[22]_INST_0_i_863\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(19)
    );
\Waveform[22]_INST_0_i_864\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(22)
    );
\Waveform[22]_INST_0_i_983\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(18)
    );
\Waveform[22]_INST_0_i_986\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(17)
    );
\Waveform[22]_INST_0_i_989\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(16)
    );
\Waveform[22]_INST_0_i_992\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(15)
    );
\Waveform[6]_INST_0_i_422\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(2)
    );
\Waveform[6]_INST_0_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(1)
    );
\Waveform[6]_INST_0_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \^channels[30].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__15_n_0\,
      S(2) => \i__carry_i_2__15_n_0\,
      S(1) => \i__carry_i_3__15_n_0\,
      S(0) => \i__carry_i_4__15_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__15_n_0\,
      S(2) => \i__carry__0_i_2__15_n_0\,
      S(1) => \i__carry__0_i_3__15_n_0\,
      S(0) => \i__carry__0_i_4__15_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__15_n_0\,
      S(2) => \i__carry__1_i_2__15_n_0\,
      S(1) => \i__carry__1_i_3__15_n_0\,
      S(0) => \i__carry__1_i_4__15_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__15_n_0\,
      S(2) => \i__carry__2_i_2__15_n_0\,
      S(1) => \i__carry__2_i_3__15_n_0\,
      S(0) => \i__carry__2_i_4__15_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__15_n_0\,
      S(2) => \i__carry__3_i_2__15_n_0\,
      S(1) => \i__carry__3_i_3__15_n_0\,
      S(0) => \i__carry__3_i_4__15_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__15_n_0\,
      S(2) => \i__carry__4_i_2__15_n_0\,
      S(1) => \i__carry__4_i_3__15_n_0\,
      S(0) => \i__carry__4_i_4__15_n_0\
    );
\i__carry__0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__15_n_0\
    );
\i__carry__0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__15_n_0\
    );
\i__carry__0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__15_n_0\
    );
\i__carry__0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__15_n_0\
    );
\i__carry__1_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__15_n_0\
    );
\i__carry__1_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__15_n_0\
    );
\i__carry__1_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__15_n_0\
    );
\i__carry__1_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__15_n_0\
    );
\i__carry__2_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__15_n_0\
    );
\i__carry__2_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__15_n_0\
    );
\i__carry__2_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__15_n_0\
    );
\i__carry__2_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__15_n_0\
    );
\i__carry__3_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__15_n_0\
    );
\i__carry__3_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__15_n_0\
    );
\i__carry__3_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__15_n_0\
    );
\i__carry__3_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__15_n_0\
    );
\i__carry__4_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__15_n_0\
    );
\i__carry__4_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__15_n_0\
    );
\i__carry__4_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__15_n_0\
    );
\i__carry__4_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__15_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_4 is
  port (
    \channels[62].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_474\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_460\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_4 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_4;

architecture STRUCTURE of system_Synth_0_0_WaveGen_4 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__53_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__53_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__53_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__53_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__53_n_0\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_420\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_423\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_426\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_429\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_420\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_423\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_426\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_429\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_420\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_423\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_426\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_429\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_736\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_751\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_754\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_757\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_760\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_811\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_814\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_817\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_820\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_394\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_397\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_400\ : label is "soft_lutpair769";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(6)
    );
\Waveform[10]_INST_0_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(5)
    );
\Waveform[10]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(4)
    );
\Waveform[10]_INST_0_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(3)
    );
\Waveform[14]_INST_0_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(10)
    );
\Waveform[14]_INST_0_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(9)
    );
\Waveform[14]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(8)
    );
\Waveform[14]_INST_0_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(7)
    );
\Waveform[18]_INST_0_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(14)
    );
\Waveform[18]_INST_0_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(13)
    );
\Waveform[18]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(12)
    );
\Waveform[18]_INST_0_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(11)
    );
\Waveform[22]_INST_0_i_736\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(23)
    );
\Waveform[22]_INST_0_i_751\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(21)
    );
\Waveform[22]_INST_0_i_754\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(20)
    );
\Waveform[22]_INST_0_i_757\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(19)
    );
\Waveform[22]_INST_0_i_760\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(22)
    );
\Waveform[22]_INST_0_i_811\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(18)
    );
\Waveform[22]_INST_0_i_814\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(17)
    );
\Waveform[22]_INST_0_i_817\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(16)
    );
\Waveform[22]_INST_0_i_820\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(15)
    );
\Waveform[6]_INST_0_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(2)
    );
\Waveform[6]_INST_0_i_397\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(1)
    );
\Waveform[6]_INST_0_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \channels[62].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__53_n_0\,
      S(2) => \i__carry_i_2__53_n_0\,
      S(1) => \i__carry_i_3__53_n_0\,
      S(0) => \i__carry_i_4__53_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__53_n_0\,
      S(2) => \i__carry__0_i_2__53_n_0\,
      S(1) => \i__carry__0_i_3__53_n_0\,
      S(0) => \i__carry__0_i_4__53_n_0\
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__53_n_0\,
      S(2) => \i__carry__1_i_2__53_n_0\,
      S(1) => \i__carry__1_i_3__53_n_0\,
      S(0) => \i__carry__1_i_4__53_n_0\
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \i_/i_/i__carry__2_n_0\,
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__53_n_0\,
      S(2) => \i__carry__2_i_2__53_n_0\,
      S(1) => \i__carry__2_i_3__53_n_0\,
      S(0) => \i__carry__2_i_4__53_n_0\
    );
\i_/i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__2_n_0\,
      CO(3) => \i_/i_/i__carry__3_n_0\,
      CO(2) => \i_/i_/i__carry__3_n_1\,
      CO(1) => \i_/i_/i__carry__3_n_2\,
      CO(0) => \i_/i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i_/i__carry__3_n_4\,
      O(2) => \i_/i_/i__carry__3_n_5\,
      O(1) => \i_/i_/i__carry__3_n_6\,
      O(0) => \i_/i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__53_n_0\,
      S(2) => \i__carry__3_i_2__53_n_0\,
      S(1) => \i__carry__3_i_3__53_n_0\,
      S(0) => \i__carry__3_i_4__53_n_0\
    );
\i_/i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i__carry__4_n_1\,
      CO(1) => \i_/i_/i__carry__4_n_2\,
      CO(0) => \i_/i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i_/i__carry__4_n_4\,
      O(2) => \i_/i_/i__carry__4_n_5\,
      O(1) => \i_/i_/i__carry__4_n_6\,
      O(0) => \i_/i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__53_n_0\,
      S(2) => \i__carry__4_i_2__53_n_0\,
      S(1) => \i__carry__4_i_3__53_n_0\,
      S(0) => \i__carry__4_i_4__53_n_0\
    );
\i__carry__0_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__53_n_0\
    );
\i__carry__0_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__53_n_0\
    );
\i__carry__0_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__53_n_0\
    );
\i__carry__0_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__53_n_0\
    );
\i__carry__1_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__53_n_0\
    );
\i__carry__1_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__53_n_0\
    );
\i__carry__1_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__53_n_0\
    );
\i__carry__1_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__53_n_0\
    );
\i__carry__2_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__53_n_0\
    );
\i__carry__2_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__53_n_0\
    );
\i__carry__2_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__53_n_0\
    );
\i__carry__2_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__53_n_0\
    );
\i__carry__3_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__53_n_0\
    );
\i__carry__3_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__53_n_0\
    );
\i__carry__3_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__53_n_0\
    );
\i__carry__3_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__53_n_0\
    );
\i__carry__4_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__53_n_0\
    );
\i__carry__4_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__53_n_0\
    );
\i__carry__4_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__53_n_0\
    );
\i__carry__4_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__53_n_0\
    );
\i__carry_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__53_n_0\
    );
\i__carry_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__53_n_0\
    );
\i__carry_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__53_n_0\
    );
\i__carry_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_40 is
  port (
    \channels[2].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_182\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_160\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_40 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_40;

architecture STRUCTURE of system_Synth_0_0_WaveGen_40 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__36_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_203\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_206\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_209\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_212\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_203\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_206\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_209\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_212\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_203\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_206\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_209\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_212\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_341\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_353\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_356\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_359\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_362\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_176\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_179\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_182\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_203\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_206\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_209\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_212\ : label is "soft_lutpair296";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(10)
    );
\Waveform[10]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(9)
    );
\Waveform[10]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(8)
    );
\Waveform[10]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(7)
    );
\Waveform[14]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(14)
    );
\Waveform[14]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(13)
    );
\Waveform[14]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(12)
    );
\Waveform[14]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(11)
    );
\Waveform[18]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(18)
    );
\Waveform[18]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(17)
    );
\Waveform[18]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(16)
    );
\Waveform[18]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(15)
    );
\Waveform[22]_INST_0_i_341\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(23)
    );
\Waveform[22]_INST_0_i_353\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(21)
    );
\Waveform[22]_INST_0_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(20)
    );
\Waveform[22]_INST_0_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(19)
    );
\Waveform[22]_INST_0_i_362\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(22)
    );
\Waveform[2]_INST_0_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(2)
    );
\Waveform[2]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(1)
    );
\Waveform[2]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(0)
    );
\Waveform[6]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(6)
    );
\Waveform[6]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(5)
    );
\Waveform[6]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(4)
    );
\Waveform[6]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \channels[2].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__36_n_0\,
      S(2) => \i__carry_i_2__36_n_0\,
      S(1) => \i__carry_i_3__36_n_0\,
      S(0) => \i__carry_i_4__36_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__36_n_0\,
      S(2) => \i__carry__0_i_2__36_n_0\,
      S(1) => \i__carry__0_i_3__36_n_0\,
      S(0) => \i__carry__0_i_4__36_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__36_n_0\,
      S(2) => \i__carry__1_i_2__36_n_0\,
      S(1) => \i__carry__1_i_3__36_n_0\,
      S(0) => \i__carry__1_i_4__36_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__36_n_0\,
      S(2) => \i__carry__2_i_2__36_n_0\,
      S(1) => \i__carry__2_i_3__36_n_0\,
      S(0) => \i__carry__2_i_4__36_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__36_n_0\,
      S(2) => \i__carry__3_i_2__36_n_0\,
      S(1) => \i__carry__3_i_3__36_n_0\,
      S(0) => \i__carry__3_i_4__36_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__36_n_0\,
      S(2) => \i__carry__4_i_2__36_n_0\,
      S(1) => \i__carry__4_i_3__36_n_0\,
      S(0) => \i__carry__4_i_4__36_n_0\
    );
\i__carry__0_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__36_n_0\
    );
\i__carry__0_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__36_n_0\
    );
\i__carry__0_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__36_n_0\
    );
\i__carry__0_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__36_n_0\
    );
\i__carry__1_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__36_n_0\
    );
\i__carry__1_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__36_n_0\
    );
\i__carry__1_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__36_n_0\
    );
\i__carry__1_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__36_n_0\
    );
\i__carry__2_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__36_n_0\
    );
\i__carry__2_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__36_n_0\
    );
\i__carry__2_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__36_n_0\
    );
\i__carry__2_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__36_n_0\
    );
\i__carry__3_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__36_n_0\
    );
\i__carry__3_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__36_n_0\
    );
\i__carry__3_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__36_n_0\
    );
\i__carry__3_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__36_n_0\
    );
\i__carry__4_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__36_n_0\
    );
\i__carry__4_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__36_n_0\
    );
\i__carry__4_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__36_n_0\
    );
\i__carry__4_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__36_n_0\
    );
\i__carry_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__36_n_0\
    );
\i__carry_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__36_n_0\
    );
\i__carry_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__36_n_0\
    );
\i__carry_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_41 is
  port (
    \channels[29].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_552\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_530\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_41 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_41;

architecture STRUCTURE of system_Synth_0_0_WaveGen_41 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_456\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_459\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_462\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_465\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_456\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_459\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_462\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_465\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_456\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_459\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_462\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_465\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_829\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_856\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_859\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_862\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_865\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_982\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_985\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_988\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_991\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_421\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_424\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_427\ : label is "soft_lutpair282";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(6)
    );
\Waveform[10]_INST_0_i_459\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(5)
    );
\Waveform[10]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(4)
    );
\Waveform[10]_INST_0_i_465\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(3)
    );
\Waveform[14]_INST_0_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(10)
    );
\Waveform[14]_INST_0_i_459\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(9)
    );
\Waveform[14]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(8)
    );
\Waveform[14]_INST_0_i_465\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(7)
    );
\Waveform[18]_INST_0_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(14)
    );
\Waveform[18]_INST_0_i_459\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(13)
    );
\Waveform[18]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(12)
    );
\Waveform[18]_INST_0_i_465\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(11)
    );
\Waveform[22]_INST_0_i_829\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(23)
    );
\Waveform[22]_INST_0_i_856\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(21)
    );
\Waveform[22]_INST_0_i_859\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(20)
    );
\Waveform[22]_INST_0_i_862\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(19)
    );
\Waveform[22]_INST_0_i_865\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(22)
    );
\Waveform[22]_INST_0_i_982\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(18)
    );
\Waveform[22]_INST_0_i_985\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(17)
    );
\Waveform[22]_INST_0_i_988\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(16)
    );
\Waveform[22]_INST_0_i_991\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(15)
    );
\Waveform[6]_INST_0_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(2)
    );
\Waveform[6]_INST_0_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(1)
    );
\Waveform[6]_INST_0_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_552\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_530\,
      O => \channels[29].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__16_n_0\,
      S(2) => \i__carry_i_2__16_n_0\,
      S(1) => \i__carry_i_3__16_n_0\,
      S(0) => \i__carry_i_4__16_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__16_n_0\,
      S(2) => \i__carry__0_i_2__16_n_0\,
      S(1) => \i__carry__0_i_3__16_n_0\,
      S(0) => \i__carry__0_i_4__16_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__16_n_0\,
      S(2) => \i__carry__1_i_2__16_n_0\,
      S(1) => \i__carry__1_i_3__16_n_0\,
      S(0) => \i__carry__1_i_4__16_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__16_n_0\,
      S(2) => \i__carry__2_i_2__16_n_0\,
      S(1) => \i__carry__2_i_3__16_n_0\,
      S(0) => \i__carry__2_i_4__16_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__16_n_0\,
      S(2) => \i__carry__3_i_2__16_n_0\,
      S(1) => \i__carry__3_i_3__16_n_0\,
      S(0) => \i__carry__3_i_4__16_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__16_n_0\,
      S(2) => \i__carry__4_i_2__16_n_0\,
      S(1) => \i__carry__4_i_3__16_n_0\,
      S(0) => \i__carry__4_i_4__16_n_0\
    );
\i__carry__0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__16_n_0\
    );
\i__carry__0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__16_n_0\
    );
\i__carry__0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__16_n_0\
    );
\i__carry__0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__16_n_0\
    );
\i__carry__1_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__16_n_0\
    );
\i__carry__1_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__16_n_0\
    );
\i__carry__1_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__16_n_0\
    );
\i__carry__1_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__16_n_0\
    );
\i__carry__2_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__16_n_0\
    );
\i__carry__2_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__16_n_0\
    );
\i__carry__2_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__16_n_0\
    );
\i__carry__2_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__16_n_0\
    );
\i__carry__3_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__16_n_0\
    );
\i__carry__3_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__16_n_0\
    );
\i__carry__3_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__16_n_0\
    );
\i__carry__3_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__16_n_0\
    );
\i__carry__4_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__16_n_0\
    );
\i__carry__4_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__16_n_0\
    );
\i__carry__4_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__16_n_0\
    );
\i__carry__4_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__16_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_42 is
  port (
    \channels[28].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[29].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[30].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform[6]_INST_0_i_426_0\ : in STD_LOGIC;
    \Waveform[6]_INST_0_i_426_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_42 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_42;

architecture STRUCTURE of system_Synth_0_0_WaveGen_42 is
  signal \Waveform[22]_INST_0_i_1101_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1110_n_0\ : STD_LOGIC;
  signal \^channels[28].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__26_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_455\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_458\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_461\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_464\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_455\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_458\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_461\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_464\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_455\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_458\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_461\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_464\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1101\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1110\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_828\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_855\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_858\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_861\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_866\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_981\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_984\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_987\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_990\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_420\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_423\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_426\ : label is "soft_lutpair268";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[28].waveform\(23 downto 0) <= \^channels[28].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(6)
    );
\Waveform[10]_INST_0_i_458\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(5)
    );
\Waveform[10]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(4)
    );
\Waveform[10]_INST_0_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(3)
    );
\Waveform[14]_INST_0_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(10)
    );
\Waveform[14]_INST_0_i_458\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(9)
    );
\Waveform[14]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(8)
    );
\Waveform[14]_INST_0_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(7)
    );
\Waveform[18]_INST_0_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(14)
    );
\Waveform[18]_INST_0_i_458\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(13)
    );
\Waveform[18]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(12)
    );
\Waveform[18]_INST_0_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(11)
    );
\Waveform[22]_INST_0_i_1101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_426_1\,
      I1 => \Waveform[6]_INST_0_i_426_0\,
      O => \Waveform[22]_INST_0_i_1101_n_0\
    );
\Waveform[22]_INST_0_i_1110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_426_0\,
      I1 => \Waveform[6]_INST_0_i_426_1\,
      O => \Waveform[22]_INST_0_i_1110_n_0\
    );
\Waveform[22]_INST_0_i_529\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[28].waveform\(23),
      I1 => \channels[29].waveform\(0),
      I2 => \channels[30].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_828\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(23)
    );
\Waveform[22]_INST_0_i_855\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(21)
    );
\Waveform[22]_INST_0_i_858\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(20)
    );
\Waveform[22]_INST_0_i_861\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(19)
    );
\Waveform[22]_INST_0_i_866\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(22)
    );
\Waveform[22]_INST_0_i_981\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(18)
    );
\Waveform[22]_INST_0_i_984\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(17)
    );
\Waveform[22]_INST_0_i_987\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(16)
    );
\Waveform[22]_INST_0_i_990\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(15)
    );
\Waveform[6]_INST_0_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(2)
    );
\Waveform[6]_INST_0_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(1)
    );
\Waveform[6]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1110_n_0\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_1101_n_0\,
      O => \^channels[28].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__26_n_0\,
      S(2) => \i__carry_i_2__26_n_0\,
      S(1) => \i__carry_i_3__26_n_0\,
      S(0) => \i__carry_i_4__26_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__26_n_0\,
      S(2) => \i__carry__0_i_2__26_n_0\,
      S(1) => \i__carry__0_i_3__26_n_0\,
      S(0) => \i__carry__0_i_4__26_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__26_n_0\,
      S(2) => \i__carry__1_i_2__26_n_0\,
      S(1) => \i__carry__1_i_3__26_n_0\,
      S(0) => \i__carry__1_i_4__26_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__26_n_0\,
      S(2) => \i__carry__2_i_2__26_n_0\,
      S(1) => \i__carry__2_i_3__26_n_0\,
      S(0) => \i__carry__2_i_4__26_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__26_n_0\,
      S(2) => \i__carry__3_i_2__26_n_0\,
      S(1) => \i__carry__3_i_3__26_n_0\,
      S(0) => \i__carry__3_i_4__26_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__26_n_0\,
      S(2) => \i__carry__4_i_2__26_n_0\,
      S(1) => \i__carry__4_i_3__26_n_0\,
      S(0) => \i__carry__4_i_4__26_n_0\
    );
\i__carry__0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__26_n_0\
    );
\i__carry__0_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__26_n_0\
    );
\i__carry__0_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__26_n_0\
    );
\i__carry__0_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__26_n_0\
    );
\i__carry__1_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__26_n_0\
    );
\i__carry__1_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__26_n_0\
    );
\i__carry__1_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__26_n_0\
    );
\i__carry__1_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__26_n_0\
    );
\i__carry__2_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__26_n_0\
    );
\i__carry__2_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__26_n_0\
    );
\i__carry__2_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__26_n_0\
    );
\i__carry__2_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__26_n_0\
    );
\i__carry__3_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__26_n_0\
    );
\i__carry__3_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__26_n_0\
    );
\i__carry__3_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__26_n_0\
    );
\i__carry__3_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__26_n_0\
    );
\i__carry__4_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__26_n_0\
    );
\i__carry__4_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__26_n_0\
    );
\i__carry__4_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__26_n_0\
    );
\i__carry__4_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__26_n_0\
    );
\i__carry_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__26_n_0\
    );
\i__carry_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__26_n_0\
    );
\i__carry_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__26_n_0\
    );
\i__carry_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_43 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[27].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[26].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[25].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_544\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_528\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_43 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_43;

architecture STRUCTURE of system_Synth_0_0_WaveGen_43 is
  signal \^channels[27].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__18_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_445\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_448\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_451\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_454\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_445\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_448\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_451\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_454\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_445\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_448\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_451\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_454\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_827\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_845\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_848\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_851\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_852\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_971\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_974\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_977\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_980\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_413\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_416\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_419\ : label is "soft_lutpair254";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[27].waveform\(23 downto 0) <= \^channels[27].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(6)
    );
\Waveform[10]_INST_0_i_448\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(5)
    );
\Waveform[10]_INST_0_i_451\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(4)
    );
\Waveform[10]_INST_0_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(3)
    );
\Waveform[14]_INST_0_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(10)
    );
\Waveform[14]_INST_0_i_448\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(9)
    );
\Waveform[14]_INST_0_i_451\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(8)
    );
\Waveform[14]_INST_0_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(7)
    );
\Waveform[18]_INST_0_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(14)
    );
\Waveform[18]_INST_0_i_448\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(13)
    );
\Waveform[18]_INST_0_i_451\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(12)
    );
\Waveform[18]_INST_0_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(11)
    );
\Waveform[22]_INST_0_i_539\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[27].waveform\(23),
      I1 => \channels[26].waveform\(1),
      I2 => \channels[25].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[27].waveform\(23),
      I1 => \channels[26].waveform\(1),
      I2 => \channels[25].waveform\(1),
      I3 => \^channels[27].waveform\(22),
      I4 => \channels[26].waveform\(0),
      I5 => \channels[25].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_827\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(23)
    );
\Waveform[22]_INST_0_i_845\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(21)
    );
\Waveform[22]_INST_0_i_848\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(20)
    );
\Waveform[22]_INST_0_i_851\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(19)
    );
\Waveform[22]_INST_0_i_852\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(22)
    );
\Waveform[22]_INST_0_i_971\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(18)
    );
\Waveform[22]_INST_0_i_974\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(17)
    );
\Waveform[22]_INST_0_i_977\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(16)
    );
\Waveform[22]_INST_0_i_980\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(15)
    );
\Waveform[6]_INST_0_i_413\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(2)
    );
\Waveform[6]_INST_0_i_416\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(1)
    );
\Waveform[6]_INST_0_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[27].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__18_n_0\,
      S(2) => \i__carry_i_2__18_n_0\,
      S(1) => \i__carry_i_3__18_n_0\,
      S(0) => \i__carry_i_4__18_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__18_n_0\,
      S(2) => \i__carry__0_i_2__18_n_0\,
      S(1) => \i__carry__0_i_3__18_n_0\,
      S(0) => \i__carry__0_i_4__18_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__18_n_0\,
      S(2) => \i__carry__1_i_2__18_n_0\,
      S(1) => \i__carry__1_i_3__18_n_0\,
      S(0) => \i__carry__1_i_4__18_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__18_n_0\,
      S(2) => \i__carry__2_i_2__18_n_0\,
      S(1) => \i__carry__2_i_3__18_n_0\,
      S(0) => \i__carry__2_i_4__18_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__18_n_0\,
      S(2) => \i__carry__3_i_2__18_n_0\,
      S(1) => \i__carry__3_i_3__18_n_0\,
      S(0) => \i__carry__3_i_4__18_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__18_n_0\,
      S(2) => \i__carry__4_i_2__18_n_0\,
      S(1) => \i__carry__4_i_3__18_n_0\,
      S(0) => \i__carry__4_i_4__18_n_0\
    );
\i__carry__0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__18_n_0\
    );
\i__carry__0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__18_n_0\
    );
\i__carry__0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__18_n_0\
    );
\i__carry__0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__18_n_0\
    );
\i__carry__1_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__18_n_0\
    );
\i__carry__1_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__18_n_0\
    );
\i__carry__1_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__18_n_0\
    );
\i__carry__1_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__18_n_0\
    );
\i__carry__2_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__18_n_0\
    );
\i__carry__2_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__18_n_0\
    );
\i__carry__2_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__18_n_0\
    );
\i__carry__2_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__18_n_0\
    );
\i__carry__3_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__18_n_0\
    );
\i__carry__3_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__18_n_0\
    );
\i__carry__3_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__18_n_0\
    );
\i__carry__3_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__18_n_0\
    );
\i__carry__4_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__18_n_0\
    );
\i__carry__4_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__18_n_0\
    );
\i__carry__4_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__18_n_0\
    );
\i__carry__4_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__18_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__18_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_44 is
  port (
    \channels[26].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_544\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_528\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_44 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_44;

architecture STRUCTURE of system_Synth_0_0_WaveGen_44 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__25_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_444\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_447\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_450\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_453\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_444\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_447\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_450\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_453\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_444\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_447\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_450\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_453\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_826\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_844\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_847\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_850\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_853\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_970\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_973\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_976\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_979\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_412\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_415\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_418\ : label is "soft_lutpair239";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_444\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(6)
    );
\Waveform[10]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(5)
    );
\Waveform[10]_INST_0_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(4)
    );
\Waveform[10]_INST_0_i_453\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(3)
    );
\Waveform[14]_INST_0_i_444\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(10)
    );
\Waveform[14]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(9)
    );
\Waveform[14]_INST_0_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(8)
    );
\Waveform[14]_INST_0_i_453\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(7)
    );
\Waveform[18]_INST_0_i_444\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(14)
    );
\Waveform[18]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(13)
    );
\Waveform[18]_INST_0_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(12)
    );
\Waveform[18]_INST_0_i_453\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(11)
    );
\Waveform[22]_INST_0_i_826\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(23)
    );
\Waveform[22]_INST_0_i_844\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(21)
    );
\Waveform[22]_INST_0_i_847\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(20)
    );
\Waveform[22]_INST_0_i_850\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(19)
    );
\Waveform[22]_INST_0_i_853\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(22)
    );
\Waveform[22]_INST_0_i_970\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(18)
    );
\Waveform[22]_INST_0_i_973\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(17)
    );
\Waveform[22]_INST_0_i_976\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(16)
    );
\Waveform[22]_INST_0_i_979\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(15)
    );
\Waveform[6]_INST_0_i_412\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(2)
    );
\Waveform[6]_INST_0_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(1)
    );
\Waveform[6]_INST_0_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \channels[26].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__25_n_0\,
      S(2) => \i__carry_i_2__25_n_0\,
      S(1) => \i__carry_i_3__25_n_0\,
      S(0) => \i__carry_i_4__25_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__25_n_0\,
      S(2) => \i__carry__0_i_2__25_n_0\,
      S(1) => \i__carry__0_i_3__25_n_0\,
      S(0) => \i__carry__0_i_4__25_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__25_n_0\,
      S(2) => \i__carry__1_i_2__25_n_0\,
      S(1) => \i__carry__1_i_3__25_n_0\,
      S(0) => \i__carry__1_i_4__25_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__25_n_0\,
      S(2) => \i__carry__2_i_2__25_n_0\,
      S(1) => \i__carry__2_i_3__25_n_0\,
      S(0) => \i__carry__2_i_4__25_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__25_n_0\,
      S(2) => \i__carry__3_i_2__25_n_0\,
      S(1) => \i__carry__3_i_3__25_n_0\,
      S(0) => \i__carry__3_i_4__25_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__25_n_0\,
      S(2) => \i__carry__4_i_2__25_n_0\,
      S(1) => \i__carry__4_i_3__25_n_0\,
      S(0) => \i__carry__4_i_4__25_n_0\
    );
\i__carry__0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__25_n_0\
    );
\i__carry__0_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__25_n_0\
    );
\i__carry__0_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__25_n_0\
    );
\i__carry__0_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__25_n_0\
    );
\i__carry__1_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__25_n_0\
    );
\i__carry__1_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__25_n_0\
    );
\i__carry__1_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__25_n_0\
    );
\i__carry__1_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__25_n_0\
    );
\i__carry__2_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__25_n_0\
    );
\i__carry__2_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__25_n_0\
    );
\i__carry__2_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__25_n_0\
    );
\i__carry__2_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__25_n_0\
    );
\i__carry__3_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__25_n_0\
    );
\i__carry__3_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__25_n_0\
    );
\i__carry__3_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__25_n_0\
    );
\i__carry__3_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__25_n_0\
    );
\i__carry__4_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__25_n_0\
    );
\i__carry__4_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__25_n_0\
    );
\i__carry__4_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__25_n_0\
    );
\i__carry__4_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__25_n_0\
    );
\i__carry_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__25_n_0\
    );
\i__carry_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__25_n_0\
    );
\i__carry_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__25_n_0\
    );
\i__carry_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_45 is
  port (
    \channels[25].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_544\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_528\ : in STD_LOGIC;
    \channels[26].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[27].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_45 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_45;

architecture STRUCTURE of system_Synth_0_0_WaveGen_45 is
  signal \^channels[25].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__24_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_443\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_446\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_449\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_452\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_443\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_446\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_449\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_452\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_443\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_446\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_449\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_452\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_825\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_843\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_846\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_849\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_854\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_969\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_972\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_975\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_978\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_411\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_414\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_417\ : label is "soft_lutpair225";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[25].waveform\(23 downto 0) <= \^channels[25].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_443\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(6)
    );
\Waveform[10]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(5)
    );
\Waveform[10]_INST_0_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(4)
    );
\Waveform[10]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(3)
    );
\Waveform[14]_INST_0_i_443\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(10)
    );
\Waveform[14]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(9)
    );
\Waveform[14]_INST_0_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(8)
    );
\Waveform[14]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(7)
    );
\Waveform[18]_INST_0_i_443\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(14)
    );
\Waveform[18]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(13)
    );
\Waveform[18]_INST_0_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(12)
    );
\Waveform[18]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(11)
    );
\Waveform[22]_INST_0_i_527\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[25].waveform\(23),
      I1 => \channels[26].waveform\(0),
      I2 => \channels[27].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_825\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(23)
    );
\Waveform[22]_INST_0_i_843\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(21)
    );
\Waveform[22]_INST_0_i_846\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(20)
    );
\Waveform[22]_INST_0_i_849\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(19)
    );
\Waveform[22]_INST_0_i_854\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(22)
    );
\Waveform[22]_INST_0_i_969\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(18)
    );
\Waveform[22]_INST_0_i_972\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(17)
    );
\Waveform[22]_INST_0_i_975\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(16)
    );
\Waveform[22]_INST_0_i_978\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(15)
    );
\Waveform[6]_INST_0_i_411\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(2)
    );
\Waveform[6]_INST_0_i_414\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(1)
    );
\Waveform[6]_INST_0_i_417\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_544\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_528\,
      O => \^channels[25].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__24_n_0\,
      S(2) => \i__carry_i_2__24_n_0\,
      S(1) => \i__carry_i_3__24_n_0\,
      S(0) => \i__carry_i_4__24_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__24_n_0\,
      S(2) => \i__carry__0_i_2__24_n_0\,
      S(1) => \i__carry__0_i_3__24_n_0\,
      S(0) => \i__carry__0_i_4__24_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__24_n_0\,
      S(2) => \i__carry__1_i_2__24_n_0\,
      S(1) => \i__carry__1_i_3__24_n_0\,
      S(0) => \i__carry__1_i_4__24_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__24_n_0\,
      S(2) => \i__carry__2_i_2__24_n_0\,
      S(1) => \i__carry__2_i_3__24_n_0\,
      S(0) => \i__carry__2_i_4__24_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__24_n_0\,
      S(2) => \i__carry__3_i_2__24_n_0\,
      S(1) => \i__carry__3_i_3__24_n_0\,
      S(0) => \i__carry__3_i_4__24_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__24_n_0\,
      S(2) => \i__carry__4_i_2__24_n_0\,
      S(1) => \i__carry__4_i_3__24_n_0\,
      S(0) => \i__carry__4_i_4__24_n_0\
    );
\i__carry__0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__24_n_0\
    );
\i__carry__0_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__24_n_0\
    );
\i__carry__0_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__24_n_0\
    );
\i__carry__0_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__24_n_0\
    );
\i__carry__1_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__24_n_0\
    );
\i__carry__1_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__24_n_0\
    );
\i__carry__1_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__24_n_0\
    );
\i__carry__1_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__24_n_0\
    );
\i__carry__2_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__24_n_0\
    );
\i__carry__2_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__24_n_0\
    );
\i__carry__2_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__24_n_0\
    );
\i__carry__2_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__24_n_0\
    );
\i__carry__3_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__24_n_0\
    );
\i__carry__3_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__24_n_0\
    );
\i__carry__3_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__24_n_0\
    );
\i__carry__3_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__24_n_0\
    );
\i__carry__4_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__24_n_0\
    );
\i__carry__4_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__24_n_0\
    );
\i__carry__4_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__24_n_0\
    );
\i__carry__4_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__24_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__24_n_0\
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__24_n_0\
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__24_n_0\
    );
\i__carry_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_46 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[24].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[23].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[22].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_536\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_526\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_46 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_46;

architecture STRUCTURE of system_Synth_0_0_WaveGen_46 is
  signal \^channels[24].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__23_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_433\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_436\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_439\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_442\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_433\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_436\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_439\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_442\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_433\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_436\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_439\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_442\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_824\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_833\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_836\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_839\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_840\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_959\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_962\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_965\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_968\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_404\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_407\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_410\ : label is "soft_lutpair212";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[24].waveform\(23 downto 0) <= \^channels[24].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(6)
    );
\Waveform[10]_INST_0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(5)
    );
\Waveform[10]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(4)
    );
\Waveform[10]_INST_0_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(3)
    );
\Waveform[14]_INST_0_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(10)
    );
\Waveform[14]_INST_0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(9)
    );
\Waveform[14]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(8)
    );
\Waveform[14]_INST_0_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(7)
    );
\Waveform[18]_INST_0_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(14)
    );
\Waveform[18]_INST_0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(13)
    );
\Waveform[18]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(12)
    );
\Waveform[18]_INST_0_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(11)
    );
\Waveform[22]_INST_0_i_531\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[24].waveform\(23),
      I1 => \channels[23].waveform\(1),
      I2 => \channels[22].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[24].waveform\(23),
      I1 => \channels[23].waveform\(1),
      I2 => \channels[22].waveform\(1),
      I3 => \^channels[24].waveform\(22),
      I4 => \channels[23].waveform\(0),
      I5 => \channels[22].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_824\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(23)
    );
\Waveform[22]_INST_0_i_833\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(21)
    );
\Waveform[22]_INST_0_i_836\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(20)
    );
\Waveform[22]_INST_0_i_839\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(19)
    );
\Waveform[22]_INST_0_i_840\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(22)
    );
\Waveform[22]_INST_0_i_959\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(18)
    );
\Waveform[22]_INST_0_i_962\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(17)
    );
\Waveform[22]_INST_0_i_965\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(16)
    );
\Waveform[22]_INST_0_i_968\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(15)
    );
\Waveform[6]_INST_0_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(2)
    );
\Waveform[6]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(1)
    );
\Waveform[6]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[24].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__23_n_0\,
      S(2) => \i__carry_i_2__23_n_0\,
      S(1) => \i__carry_i_3__23_n_0\,
      S(0) => \i__carry_i_4__23_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__23_n_0\,
      S(2) => \i__carry__0_i_2__23_n_0\,
      S(1) => \i__carry__0_i_3__23_n_0\,
      S(0) => \i__carry__0_i_4__23_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__23_n_0\,
      S(2) => \i__carry__1_i_2__23_n_0\,
      S(1) => \i__carry__1_i_3__23_n_0\,
      S(0) => \i__carry__1_i_4__23_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__23_n_0\,
      S(2) => \i__carry__2_i_2__23_n_0\,
      S(1) => \i__carry__2_i_3__23_n_0\,
      S(0) => \i__carry__2_i_4__23_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__23_n_0\,
      S(2) => \i__carry__3_i_2__23_n_0\,
      S(1) => \i__carry__3_i_3__23_n_0\,
      S(0) => \i__carry__3_i_4__23_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__23_n_0\,
      S(2) => \i__carry__4_i_2__23_n_0\,
      S(1) => \i__carry__4_i_3__23_n_0\,
      S(0) => \i__carry__4_i_4__23_n_0\
    );
\i__carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__23_n_0\
    );
\i__carry__0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__23_n_0\
    );
\i__carry__0_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__23_n_0\
    );
\i__carry__0_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__23_n_0\
    );
\i__carry__1_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__23_n_0\
    );
\i__carry__1_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__23_n_0\
    );
\i__carry__1_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__23_n_0\
    );
\i__carry__1_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__23_n_0\
    );
\i__carry__2_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__23_n_0\
    );
\i__carry__2_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__23_n_0\
    );
\i__carry__2_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__23_n_0\
    );
\i__carry__2_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__23_n_0\
    );
\i__carry__3_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__23_n_0\
    );
\i__carry__3_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__23_n_0\
    );
\i__carry__3_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__23_n_0\
    );
\i__carry__3_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__23_n_0\
    );
\i__carry__4_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__23_n_0\
    );
\i__carry__4_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__23_n_0\
    );
\i__carry__4_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__23_n_0\
    );
\i__carry__4_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__23_n_0\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__23_n_0\
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__23_n_0\
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__23_n_0\
    );
\i__carry_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_47 is
  port (
    \channels[23].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_536\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_526\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_47 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_47;

architecture STRUCTURE of system_Synth_0_0_WaveGen_47 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__22_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_432\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_435\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_438\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_441\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_432\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_435\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_438\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_441\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_432\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_435\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_438\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_441\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_823\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_832\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_835\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_838\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_841\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_958\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_961\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_964\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_967\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_403\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_406\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_409\ : label is "soft_lutpair198";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(6)
    );
\Waveform[10]_INST_0_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(5)
    );
\Waveform[10]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(4)
    );
\Waveform[10]_INST_0_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(3)
    );
\Waveform[14]_INST_0_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(10)
    );
\Waveform[14]_INST_0_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(9)
    );
\Waveform[14]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(8)
    );
\Waveform[14]_INST_0_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(7)
    );
\Waveform[18]_INST_0_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(14)
    );
\Waveform[18]_INST_0_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(13)
    );
\Waveform[18]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(12)
    );
\Waveform[18]_INST_0_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(11)
    );
\Waveform[22]_INST_0_i_823\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(23)
    );
\Waveform[22]_INST_0_i_832\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(21)
    );
\Waveform[22]_INST_0_i_835\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(20)
    );
\Waveform[22]_INST_0_i_838\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(19)
    );
\Waveform[22]_INST_0_i_841\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(22)
    );
\Waveform[22]_INST_0_i_958\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(18)
    );
\Waveform[22]_INST_0_i_961\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(17)
    );
\Waveform[22]_INST_0_i_964\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(16)
    );
\Waveform[22]_INST_0_i_967\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(15)
    );
\Waveform[6]_INST_0_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(2)
    );
\Waveform[6]_INST_0_i_406\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(1)
    );
\Waveform[6]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \channels[23].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__22_n_0\,
      S(2) => \i__carry_i_2__22_n_0\,
      S(1) => \i__carry_i_3__22_n_0\,
      S(0) => \i__carry_i_4__22_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__22_n_0\,
      S(2) => \i__carry__0_i_2__22_n_0\,
      S(1) => \i__carry__0_i_3__22_n_0\,
      S(0) => \i__carry__0_i_4__22_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__22_n_0\,
      S(2) => \i__carry__1_i_2__22_n_0\,
      S(1) => \i__carry__1_i_3__22_n_0\,
      S(0) => \i__carry__1_i_4__22_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__22_n_0\,
      S(2) => \i__carry__2_i_2__22_n_0\,
      S(1) => \i__carry__2_i_3__22_n_0\,
      S(0) => \i__carry__2_i_4__22_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__22_n_0\,
      S(2) => \i__carry__3_i_2__22_n_0\,
      S(1) => \i__carry__3_i_3__22_n_0\,
      S(0) => \i__carry__3_i_4__22_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__22_n_0\,
      S(2) => \i__carry__4_i_2__22_n_0\,
      S(1) => \i__carry__4_i_3__22_n_0\,
      S(0) => \i__carry__4_i_4__22_n_0\
    );
\i__carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__22_n_0\
    );
\i__carry__0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__22_n_0\
    );
\i__carry__0_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__22_n_0\
    );
\i__carry__0_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__22_n_0\
    );
\i__carry__1_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__22_n_0\
    );
\i__carry__1_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__22_n_0\
    );
\i__carry__1_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__22_n_0\
    );
\i__carry__1_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__22_n_0\
    );
\i__carry__2_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__22_n_0\
    );
\i__carry__2_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__22_n_0\
    );
\i__carry__2_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__22_n_0\
    );
\i__carry__2_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__22_n_0\
    );
\i__carry__3_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__22_n_0\
    );
\i__carry__3_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__22_n_0\
    );
\i__carry__3_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__22_n_0\
    );
\i__carry__3_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__22_n_0\
    );
\i__carry__4_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__22_n_0\
    );
\i__carry__4_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__22_n_0\
    );
\i__carry__4_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__22_n_0\
    );
\i__carry__4_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__22_n_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__22_n_0\
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__22_n_0\
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_48 is
  port (
    \channels[22].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_536\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_526\ : in STD_LOGIC;
    \channels[23].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[24].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_48 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_48;

architecture STRUCTURE of system_Synth_0_0_WaveGen_48 is
  signal \^channels[22].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__21_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_431\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_434\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_437\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_440\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_431\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_434\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_437\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_440\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_431\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_434\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_437\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_440\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_822\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_831\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_834\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_837\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_842\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_957\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_960\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_963\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_966\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_402\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_405\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_408\ : label is "soft_lutpair184";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[22].waveform\(23 downto 0) <= \^channels[22].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(6)
    );
\Waveform[10]_INST_0_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(5)
    );
\Waveform[10]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(4)
    );
\Waveform[10]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(3)
    );
\Waveform[14]_INST_0_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(10)
    );
\Waveform[14]_INST_0_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(9)
    );
\Waveform[14]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(8)
    );
\Waveform[14]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(7)
    );
\Waveform[18]_INST_0_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(14)
    );
\Waveform[18]_INST_0_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(13)
    );
\Waveform[18]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(12)
    );
\Waveform[18]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(11)
    );
\Waveform[22]_INST_0_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[22].waveform\(23),
      I1 => \channels[23].waveform\(0),
      I2 => \channels[24].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_822\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(23)
    );
\Waveform[22]_INST_0_i_831\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(21)
    );
\Waveform[22]_INST_0_i_834\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(20)
    );
\Waveform[22]_INST_0_i_837\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(19)
    );
\Waveform[22]_INST_0_i_842\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(22)
    );
\Waveform[22]_INST_0_i_957\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(18)
    );
\Waveform[22]_INST_0_i_960\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(17)
    );
\Waveform[22]_INST_0_i_963\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(16)
    );
\Waveform[22]_INST_0_i_966\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(15)
    );
\Waveform[6]_INST_0_i_402\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(2)
    );
\Waveform[6]_INST_0_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(1)
    );
\Waveform[6]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_536\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_526\,
      O => \^channels[22].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__21_n_0\,
      S(2) => \i__carry_i_2__21_n_0\,
      S(1) => \i__carry_i_3__21_n_0\,
      S(0) => \i__carry_i_4__21_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__21_n_0\,
      S(2) => \i__carry__0_i_2__21_n_0\,
      S(1) => \i__carry__0_i_3__21_n_0\,
      S(0) => \i__carry__0_i_4__21_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__21_n_0\,
      S(2) => \i__carry__1_i_2__21_n_0\,
      S(1) => \i__carry__1_i_3__21_n_0\,
      S(0) => \i__carry__1_i_4__21_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__21_n_0\,
      S(2) => \i__carry__2_i_2__21_n_0\,
      S(1) => \i__carry__2_i_3__21_n_0\,
      S(0) => \i__carry__2_i_4__21_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__21_n_0\,
      S(2) => \i__carry__3_i_2__21_n_0\,
      S(1) => \i__carry__3_i_3__21_n_0\,
      S(0) => \i__carry__3_i_4__21_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__21_n_0\,
      S(2) => \i__carry__4_i_2__21_n_0\,
      S(1) => \i__carry__4_i_3__21_n_0\,
      S(0) => \i__carry__4_i_4__21_n_0\
    );
\i__carry__0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__21_n_0\
    );
\i__carry__0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__21_n_0\
    );
\i__carry__0_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__21_n_0\
    );
\i__carry__0_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__21_n_0\
    );
\i__carry__1_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__21_n_0\
    );
\i__carry__1_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__21_n_0\
    );
\i__carry__1_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__21_n_0\
    );
\i__carry__1_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__21_n_0\
    );
\i__carry__2_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__21_n_0\
    );
\i__carry__2_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__21_n_0\
    );
\i__carry__2_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__21_n_0\
    );
\i__carry__2_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__21_n_0\
    );
\i__carry__3_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__21_n_0\
    );
\i__carry__3_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__21_n_0\
    );
\i__carry__3_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__21_n_0\
    );
\i__carry__3_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__21_n_0\
    );
\i__carry__4_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__21_n_0\
    );
\i__carry__4_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__21_n_0\
    );
\i__carry__4_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__21_n_0\
    );
\i__carry__4_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__21_n_0\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__21_n_0\
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__21_n_0\
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_49 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[21].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[20].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[19].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_112\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_90\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_49 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_49;

architecture STRUCTURE of system_Synth_0_0_WaveGen_49 is
  signal \^channels[21].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_249\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_252\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_255\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_258\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_249\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_252\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_255\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_258\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_249\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_252\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_255\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_258\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_247\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_274\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_277\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_280\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_281\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_204\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_207\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_210\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_249\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_252\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_255\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_258\ : label is "soft_lutpair172";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[21].waveform\(23 downto 0) <= \^channels[21].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(10)
    );
\Waveform[10]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(9)
    );
\Waveform[10]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(8)
    );
\Waveform[10]_INST_0_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(7)
    );
\Waveform[14]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(14)
    );
\Waveform[14]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(13)
    );
\Waveform[14]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(12)
    );
\Waveform[14]_INST_0_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(11)
    );
\Waveform[18]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(18)
    );
\Waveform[18]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(17)
    );
\Waveform[18]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(16)
    );
\Waveform[18]_INST_0_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(15)
    );
\Waveform[22]_INST_0_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[21].waveform\(23),
      I1 => \channels[20].waveform\(1),
      I2 => \channels[19].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[21].waveform\(23),
      I1 => \channels[20].waveform\(1),
      I2 => \channels[19].waveform\(1),
      I3 => \^channels[21].waveform\(22),
      I4 => \channels[20].waveform\(0),
      I5 => \channels[19].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(23)
    );
\Waveform[22]_INST_0_i_274\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(21)
    );
\Waveform[22]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(20)
    );
\Waveform[22]_INST_0_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(19)
    );
\Waveform[22]_INST_0_i_281\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(22)
    );
\Waveform[2]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(2)
    );
\Waveform[2]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(1)
    );
\Waveform[2]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(0)
    );
\Waveform[6]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(6)
    );
\Waveform[6]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(5)
    );
\Waveform[6]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(4)
    );
\Waveform[6]_INST_0_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[21].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__20_n_0\,
      S(2) => \i__carry_i_2__20_n_0\,
      S(1) => \i__carry_i_3__20_n_0\,
      S(0) => \i__carry_i_4__20_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__20_n_0\,
      S(2) => \i__carry__0_i_2__20_n_0\,
      S(1) => \i__carry__0_i_3__20_n_0\,
      S(0) => \i__carry__0_i_4__20_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__20_n_0\,
      S(2) => \i__carry__1_i_2__20_n_0\,
      S(1) => \i__carry__1_i_3__20_n_0\,
      S(0) => \i__carry__1_i_4__20_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__20_n_0\,
      S(2) => \i__carry__2_i_2__20_n_0\,
      S(1) => \i__carry__2_i_3__20_n_0\,
      S(0) => \i__carry__2_i_4__20_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__20_n_0\,
      S(2) => \i__carry__3_i_2__20_n_0\,
      S(1) => \i__carry__3_i_3__20_n_0\,
      S(0) => \i__carry__3_i_4__20_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__20_n_0\,
      S(2) => \i__carry__4_i_2__20_n_0\,
      S(1) => \i__carry__4_i_3__20_n_0\,
      S(0) => \i__carry__4_i_4__20_n_0\
    );
\i__carry__0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__20_n_0\
    );
\i__carry__0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__20_n_0\
    );
\i__carry__0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__20_n_0\
    );
\i__carry__0_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__20_n_0\
    );
\i__carry__1_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__20_n_0\
    );
\i__carry__1_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__20_n_0\
    );
\i__carry__1_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__20_n_0\
    );
\i__carry__1_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__20_n_0\
    );
\i__carry__2_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__20_n_0\
    );
\i__carry__2_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__20_n_0\
    );
\i__carry__2_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__20_n_0\
    );
\i__carry__2_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__20_n_0\
    );
\i__carry__3_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__20_n_0\
    );
\i__carry__3_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__20_n_0\
    );
\i__carry__3_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__20_n_0\
    );
\i__carry__3_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__20_n_0\
    );
\i__carry__4_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__20_n_0\
    );
\i__carry__4_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__20_n_0\
    );
\i__carry__4_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__20_n_0\
    );
\i__carry__4_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__20_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_5 is
  port (
    \channels[61].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_474\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_460\ : in STD_LOGIC;
    \channels[62].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[63].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_5 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_5;

architecture STRUCTURE of system_Synth_0_0_WaveGen_5 is
  signal \^channels[61].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_419\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_422\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_425\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_428\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_419\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_422\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_425\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_428\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_419\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_422\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_425\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_428\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_735\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_750\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_753\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_756\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_761\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_810\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_813\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_816\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_819\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_393\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_396\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_399\ : label is "soft_lutpair756";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[61].waveform\(23 downto 0) <= \^channels[61].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(6)
    );
\Waveform[10]_INST_0_i_422\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(5)
    );
\Waveform[10]_INST_0_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(4)
    );
\Waveform[10]_INST_0_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(3)
    );
\Waveform[14]_INST_0_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(10)
    );
\Waveform[14]_INST_0_i_422\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(9)
    );
\Waveform[14]_INST_0_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(8)
    );
\Waveform[14]_INST_0_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(7)
    );
\Waveform[18]_INST_0_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(14)
    );
\Waveform[18]_INST_0_i_422\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(13)
    );
\Waveform[18]_INST_0_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(12)
    );
\Waveform[18]_INST_0_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(11)
    );
\Waveform[22]_INST_0_i_459\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[61].waveform\(23),
      I1 => \channels[62].waveform\(0),
      I2 => \channels[63].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_735\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(23)
    );
\Waveform[22]_INST_0_i_750\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(21)
    );
\Waveform[22]_INST_0_i_753\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(20)
    );
\Waveform[22]_INST_0_i_756\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(19)
    );
\Waveform[22]_INST_0_i_761\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(22)
    );
\Waveform[22]_INST_0_i_810\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(18)
    );
\Waveform[22]_INST_0_i_813\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(17)
    );
\Waveform[22]_INST_0_i_816\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(16)
    );
\Waveform[22]_INST_0_i_819\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(15)
    );
\Waveform[6]_INST_0_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(2)
    );
\Waveform[6]_INST_0_i_396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(1)
    );
\Waveform[6]_INST_0_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_474\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_460\,
      O => \^channels[61].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__0_n_0\,
      S(2) => \i__carry__3_i_2__0_n_0\,
      S(1) => \i__carry__3_i_3__0_n_0\,
      S(0) => \i__carry__3_i_4__0_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__0_n_0\,
      S(2) => \i__carry__4_i_2__0_n_0\,
      S(1) => \i__carry__4_i_3__0_n_0\,
      S(0) => \i__carry__4_i_4__0_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_50 is
  port (
    \channels[20].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_112\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_90\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_50 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_50;

architecture STRUCTURE of system_Synth_0_0_WaveGen_50 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__19_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_248\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_251\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_254\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_257\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_248\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_251\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_254\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_257\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_248\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_251\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_254\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_257\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_246\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_273\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_276\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_279\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_282\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_203\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_206\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_209\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_248\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_251\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_254\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_257\ : label is "soft_lutpair158";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(10)
    );
\Waveform[10]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(9)
    );
\Waveform[10]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(8)
    );
\Waveform[10]_INST_0_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(7)
    );
\Waveform[14]_INST_0_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(14)
    );
\Waveform[14]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(13)
    );
\Waveform[14]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(12)
    );
\Waveform[14]_INST_0_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(11)
    );
\Waveform[18]_INST_0_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(18)
    );
\Waveform[18]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(17)
    );
\Waveform[18]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(16)
    );
\Waveform[18]_INST_0_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(15)
    );
\Waveform[22]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(23)
    );
\Waveform[22]_INST_0_i_273\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(21)
    );
\Waveform[22]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(20)
    );
\Waveform[22]_INST_0_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(19)
    );
\Waveform[22]_INST_0_i_282\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(22)
    );
\Waveform[2]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(2)
    );
\Waveform[2]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(1)
    );
\Waveform[2]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(0)
    );
\Waveform[6]_INST_0_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(6)
    );
\Waveform[6]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(5)
    );
\Waveform[6]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(4)
    );
\Waveform[6]_INST_0_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \channels[20].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__19_n_0\,
      S(2) => \i__carry_i_2__19_n_0\,
      S(1) => \i__carry_i_3__19_n_0\,
      S(0) => \i__carry_i_4__19_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__19_n_0\,
      S(2) => \i__carry__0_i_2__19_n_0\,
      S(1) => \i__carry__0_i_3__19_n_0\,
      S(0) => \i__carry__0_i_4__19_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__19_n_0\,
      S(2) => \i__carry__1_i_2__19_n_0\,
      S(1) => \i__carry__1_i_3__19_n_0\,
      S(0) => \i__carry__1_i_4__19_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__19_n_0\,
      S(2) => \i__carry__2_i_2__19_n_0\,
      S(1) => \i__carry__2_i_3__19_n_0\,
      S(0) => \i__carry__2_i_4__19_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__19_n_0\,
      S(2) => \i__carry__3_i_2__19_n_0\,
      S(1) => \i__carry__3_i_3__19_n_0\,
      S(0) => \i__carry__3_i_4__19_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__19_n_0\,
      S(2) => \i__carry__4_i_2__19_n_0\,
      S(1) => \i__carry__4_i_3__19_n_0\,
      S(0) => \i__carry__4_i_4__19_n_0\
    );
\i__carry__0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__19_n_0\
    );
\i__carry__0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__19_n_0\
    );
\i__carry__0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__19_n_0\
    );
\i__carry__0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__19_n_0\
    );
\i__carry__1_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__19_n_0\
    );
\i__carry__1_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__19_n_0\
    );
\i__carry__1_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__19_n_0\
    );
\i__carry__1_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__19_n_0\
    );
\i__carry__2_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__19_n_0\
    );
\i__carry__2_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__19_n_0\
    );
\i__carry__2_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__19_n_0\
    );
\i__carry__2_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__19_n_0\
    );
\i__carry__3_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__19_n_0\
    );
\i__carry__3_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__19_n_0\
    );
\i__carry__3_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__19_n_0\
    );
\i__carry__3_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__19_n_0\
    );
\i__carry__4_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__19_n_0\
    );
\i__carry__4_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__19_n_0\
    );
\i__carry__4_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__19_n_0\
    );
\i__carry__4_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__19_n_0\
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__19_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_51 is
  port (
    \channels[1].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_182\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_160\ : in STD_LOGIC;
    \channels[2].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[3].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_51 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_51;

architecture STRUCTURE of system_Synth_0_0_WaveGen_51 is
  signal \^channels[1].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__37_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_202\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_205\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_208\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_211\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_202\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_205\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_208\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_211\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_202\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_205\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_208\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_211\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_340\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_352\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_355\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_358\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_363\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_175\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_178\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_181\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_202\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_205\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_208\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_211\ : label is "soft_lutpair145";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[1].waveform\(23 downto 0) <= \^channels[1].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(10)
    );
\Waveform[10]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(9)
    );
\Waveform[10]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(8)
    );
\Waveform[10]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(7)
    );
\Waveform[14]_INST_0_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(14)
    );
\Waveform[14]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(13)
    );
\Waveform[14]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(12)
    );
\Waveform[14]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(11)
    );
\Waveform[18]_INST_0_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(18)
    );
\Waveform[18]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(17)
    );
\Waveform[18]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(16)
    );
\Waveform[18]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(15)
    );
\Waveform[22]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[1].waveform\(23),
      I1 => \channels[2].waveform\(0),
      I2 => \channels[3].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(23)
    );
\Waveform[22]_INST_0_i_352\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(21)
    );
\Waveform[22]_INST_0_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(20)
    );
\Waveform[22]_INST_0_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(19)
    );
\Waveform[22]_INST_0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(22)
    );
\Waveform[2]_INST_0_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(2)
    );
\Waveform[2]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(1)
    );
\Waveform[2]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(0)
    );
\Waveform[6]_INST_0_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(6)
    );
\Waveform[6]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(5)
    );
\Waveform[6]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(4)
    );
\Waveform[6]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_182\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_160\,
      O => \^channels[1].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__37_n_0\,
      S(2) => \i__carry_i_2__37_n_0\,
      S(1) => \i__carry_i_3__37_n_0\,
      S(0) => \i__carry_i_4__37_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__37_n_0\,
      S(2) => \i__carry__0_i_2__37_n_0\,
      S(1) => \i__carry__0_i_3__37_n_0\,
      S(0) => \i__carry__0_i_4__37_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__37_n_0\,
      S(2) => \i__carry__1_i_2__37_n_0\,
      S(1) => \i__carry__1_i_3__37_n_0\,
      S(0) => \i__carry__1_i_4__37_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__37_n_0\,
      S(2) => \i__carry__2_i_2__37_n_0\,
      S(1) => \i__carry__2_i_3__37_n_0\,
      S(0) => \i__carry__2_i_4__37_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__37_n_0\,
      S(2) => \i__carry__3_i_2__37_n_0\,
      S(1) => \i__carry__3_i_3__37_n_0\,
      S(0) => \i__carry__3_i_4__37_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__37_n_0\,
      S(2) => \i__carry__4_i_2__37_n_0\,
      S(1) => \i__carry__4_i_3__37_n_0\,
      S(0) => \i__carry__4_i_4__37_n_0\
    );
\i__carry__0_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__37_n_0\
    );
\i__carry__0_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__37_n_0\
    );
\i__carry__0_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__37_n_0\
    );
\i__carry__0_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__37_n_0\
    );
\i__carry__1_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__37_n_0\
    );
\i__carry__1_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__37_n_0\
    );
\i__carry__1_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__37_n_0\
    );
\i__carry__1_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__37_n_0\
    );
\i__carry__2_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__37_n_0\
    );
\i__carry__2_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__37_n_0\
    );
\i__carry__2_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__37_n_0\
    );
\i__carry__2_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__37_n_0\
    );
\i__carry__3_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__37_n_0\
    );
\i__carry__3_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__37_n_0\
    );
\i__carry__3_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__37_n_0\
    );
\i__carry__3_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__37_n_0\
    );
\i__carry__4_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__37_n_0\
    );
\i__carry__4_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__37_n_0\
    );
\i__carry__4_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__37_n_0\
    );
\i__carry__4_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__37_n_0\
    );
\i__carry_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__37_n_0\
    );
\i__carry_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__37_n_0\
    );
\i__carry_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__37_n_0\
    );
\i__carry_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_52 is
  port (
    \channels[19].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform[22]_INST_0_i_112\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_90\ : in STD_LOGIC;
    \channels[20].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[21].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_52 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_52;

architecture STRUCTURE of system_Synth_0_0_WaveGen_52 is
  signal \^channels[19].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_247\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_250\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_253\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_256\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_247\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_250\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_253\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_256\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_247\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_250\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_253\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_256\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_245\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_272\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_275\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_278\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_283\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_202\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_205\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_208\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_247\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_250\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_253\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_256\ : label is "soft_lutpair132";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1\ : label is 11;
begin
  \channels[19].waveform\(23 downto 0) <= \^channels[19].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(10)
    );
\Waveform[10]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(9)
    );
\Waveform[10]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(8)
    );
\Waveform[10]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(7)
    );
\Waveform[14]_INST_0_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(14)
    );
\Waveform[14]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(13)
    );
\Waveform[14]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(12)
    );
\Waveform[14]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(11)
    );
\Waveform[18]_INST_0_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(18)
    );
\Waveform[18]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(17)
    );
\Waveform[18]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(16)
    );
\Waveform[18]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(15)
    );
\Waveform[22]_INST_0_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(23)
    );
\Waveform[22]_INST_0_i_272\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(21)
    );
\Waveform[22]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(20)
    );
\Waveform[22]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(19)
    );
\Waveform[22]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(22)
    );
\Waveform[22]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[19].waveform\(23),
      I1 => \channels[20].waveform\(0),
      I2 => \channels[21].waveform\(0),
      O => DI(0)
    );
\Waveform[2]_INST_0_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(2)
    );
\Waveform[2]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(1)
    );
\Waveform[2]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(0)
    );
\Waveform[6]_INST_0_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(6)
    );
\Waveform[6]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(5)
    );
\Waveform[6]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(4)
    );
\Waveform[6]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_112\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_90\,
      O => \^channels[19].waveform\(3)
    );
\counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2_n_0\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3_n_0\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4_n_0\
    );
\counter[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5_n_0\
    );
\counter[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2_n_0\
    );
\counter[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3_n_0\
    );
\counter[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4_n_0\
    );
\counter[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5_n_0\
    );
\counter[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2_n_0\
    );
\counter[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3_n_0\
    );
\counter[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4_n_0\
    );
\counter[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5_n_0\
    );
\counter[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2_n_0\
    );
\counter[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3_n_0\
    );
\counter[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4_n_0\
    );
\counter[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5_n_0\
    );
\counter[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2_n_0\
    );
\counter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3_n_0\
    );
\counter[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4_n_0\
    );
\counter[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5_n_0\
    );
\counter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2_n_0\
    );
\counter[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3_n_0\
    );
\counter[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4_n_0\
    );
\counter[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1_n_0\,
      CO(2) => \counter_reg[0]_i_1_n_1\,
      CO(1) => \counter_reg[0]_i_1_n_2\,
      CO(0) => \counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1_n_4\,
      O(2) => \counter_reg[0]_i_1_n_5\,
      O(1) => \counter_reg[0]_i_1_n_6\,
      O(0) => \counter_reg[0]_i_1_n_7\,
      S(3) => \counter[0]_i_2_n_0\,
      S(2) => \counter[0]_i_3_n_0\,
      S(1) => \counter[0]_i_4_n_0\,
      S(0) => \counter[0]_i_5_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3) => \counter[12]_i_2_n_0\,
      S(2) => \counter[12]_i_3_n_0\,
      S(1) => \counter[12]_i_4_n_0\,
      S(0) => \counter[12]_i_5_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3) => \counter[16]_i_2_n_0\,
      S(2) => \counter[16]_i_3_n_0\,
      S(1) => \counter[16]_i_4_n_0\,
      S(0) => \counter[16]_i_5_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3) => \counter[20]_i_2_n_0\,
      S(2) => \counter[20]_i_3_n_0\,
      S(1) => \counter[20]_i_4_n_0\,
      S(0) => \counter[20]_i_5_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3) => \counter[4]_i_2_n_0\,
      S(2) => \counter[4]_i_3_n_0\,
      S(1) => \counter[4]_i_4_n_0\,
      S(0) => \counter[4]_i_5_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3) => \counter[8]_i_2_n_0\,
      S(2) => \counter[8]_i_3_n_0\,
      S(1) => \counter[8]_i_4_n_0\,
      S(0) => \counter[8]_i_5_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_53 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[18].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[17].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[16].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_104\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_88\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_53 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_53;

architecture STRUCTURE of system_Synth_0_0_WaveGen_53 is
  signal \^channels[18].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_237\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_240\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_243\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_246\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_237\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_240\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_243\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_246\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_237\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_240\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_243\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_246\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_244\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_262\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_265\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_268\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_269\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_195\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_198\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_201\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_237\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_240\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_243\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_246\ : label is "soft_lutpair119";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__0\ : label is 11;
begin
  \channels[18].waveform\(23 downto 0) <= \^channels[18].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(10)
    );
\Waveform[10]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(9)
    );
\Waveform[10]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(8)
    );
\Waveform[10]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(7)
    );
\Waveform[14]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(14)
    );
\Waveform[14]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(13)
    );
\Waveform[14]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(12)
    );
\Waveform[14]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(11)
    );
\Waveform[18]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(18)
    );
\Waveform[18]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(17)
    );
\Waveform[18]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(16)
    );
\Waveform[18]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(15)
    );
\Waveform[22]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[18].waveform\(23),
      I1 => \channels[17].waveform\(1),
      I2 => \channels[16].waveform\(1),
      I3 => \^channels[18].waveform\(22),
      I4 => \channels[17].waveform\(0),
      I5 => \channels[16].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(23)
    );
\Waveform[22]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(21)
    );
\Waveform[22]_INST_0_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(20)
    );
\Waveform[22]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(19)
    );
\Waveform[22]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(22)
    );
\Waveform[22]_INST_0_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[18].waveform\(23),
      I1 => \channels[17].waveform\(1),
      I2 => \channels[16].waveform\(1),
      O => DI(0)
    );
\Waveform[2]_INST_0_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(2)
    );
\Waveform[2]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(1)
    );
\Waveform[2]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(0)
    );
\Waveform[6]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(6)
    );
\Waveform[6]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(5)
    );
\Waveform[6]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(4)
    );
\Waveform[6]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[18].waveform\(3)
    );
\counter[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__0_n_0\
    );
\counter[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__0_n_0\
    );
\counter[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__0_n_0\
    );
\counter[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__0_n_0\
    );
\counter[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__0_n_0\
    );
\counter[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__0_n_0\
    );
\counter[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__0_n_0\
    );
\counter[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__0_n_0\
    );
\counter[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__0_n_0\
    );
\counter[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__0_n_0\
    );
\counter[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__0_n_0\
    );
\counter[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__0_n_0\
    );
\counter[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__0_n_0\
    );
\counter[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__0_n_0\
    );
\counter[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__0_n_0\
    );
\counter[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__0_n_0\
    );
\counter[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__0_n_0\
    );
\counter[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__0_n_0\
    );
\counter[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__0_n_0\
    );
\counter[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__0_n_0\
    );
\counter[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__0_n_0\
    );
\counter[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__0_n_0\
    );
\counter[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__0_n_0\
    );
\counter[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__0_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__0_n_0\,
      CO(2) => \counter_reg[0]_i_1__0_n_1\,
      CO(1) => \counter_reg[0]_i_1__0_n_2\,
      CO(0) => \counter_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__0_n_4\,
      O(2) => \counter_reg[0]_i_1__0_n_5\,
      O(1) => \counter_reg[0]_i_1__0_n_6\,
      O(0) => \counter_reg[0]_i_1__0_n_7\,
      S(3) => \counter[0]_i_2__0_n_0\,
      S(2) => \counter[0]_i_3__0_n_0\,
      S(1) => \counter[0]_i_4__0_n_0\,
      S(0) => \counter[0]_i_5__0_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__0_n_0\,
      CO(3) => \counter_reg[12]_i_1__0_n_0\,
      CO(2) => \counter_reg[12]_i_1__0_n_1\,
      CO(1) => \counter_reg[12]_i_1__0_n_2\,
      CO(0) => \counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__0_n_4\,
      O(2) => \counter_reg[12]_i_1__0_n_5\,
      O(1) => \counter_reg[12]_i_1__0_n_6\,
      O(0) => \counter_reg[12]_i_1__0_n_7\,
      S(3) => \counter[12]_i_2__0_n_0\,
      S(2) => \counter[12]_i_3__0_n_0\,
      S(1) => \counter[12]_i_4__0_n_0\,
      S(0) => \counter[12]_i_5__0_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__0_n_0\,
      CO(3) => \counter_reg[16]_i_1__0_n_0\,
      CO(2) => \counter_reg[16]_i_1__0_n_1\,
      CO(1) => \counter_reg[16]_i_1__0_n_2\,
      CO(0) => \counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__0_n_4\,
      O(2) => \counter_reg[16]_i_1__0_n_5\,
      O(1) => \counter_reg[16]_i_1__0_n_6\,
      O(0) => \counter_reg[16]_i_1__0_n_7\,
      S(3) => \counter[16]_i_2__0_n_0\,
      S(2) => \counter[16]_i_3__0_n_0\,
      S(1) => \counter[16]_i_4__0_n_0\,
      S(0) => \counter[16]_i_5__0_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__0_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__0_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__0_n_1\,
      CO(1) => \counter_reg[20]_i_1__0_n_2\,
      CO(0) => \counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__0_n_4\,
      O(2) => \counter_reg[20]_i_1__0_n_5\,
      O(1) => \counter_reg[20]_i_1__0_n_6\,
      O(0) => \counter_reg[20]_i_1__0_n_7\,
      S(3) => \counter[20]_i_2__0_n_0\,
      S(2) => \counter[20]_i_3__0_n_0\,
      S(1) => \counter[20]_i_4__0_n_0\,
      S(0) => \counter[20]_i_5__0_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__0_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__0_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__0_n_0\,
      CO(3) => \counter_reg[4]_i_1__0_n_0\,
      CO(2) => \counter_reg[4]_i_1__0_n_1\,
      CO(1) => \counter_reg[4]_i_1__0_n_2\,
      CO(0) => \counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__0_n_4\,
      O(2) => \counter_reg[4]_i_1__0_n_5\,
      O(1) => \counter_reg[4]_i_1__0_n_6\,
      O(0) => \counter_reg[4]_i_1__0_n_7\,
      S(3) => \counter[4]_i_2__0_n_0\,
      S(2) => \counter[4]_i_3__0_n_0\,
      S(1) => \counter[4]_i_4__0_n_0\,
      S(0) => \counter[4]_i_5__0_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__0_n_0\,
      CO(3) => \counter_reg[8]_i_1__0_n_0\,
      CO(2) => \counter_reg[8]_i_1__0_n_1\,
      CO(1) => \counter_reg[8]_i_1__0_n_2\,
      CO(0) => \counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__0_n_4\,
      O(2) => \counter_reg[8]_i_1__0_n_5\,
      O(1) => \counter_reg[8]_i_1__0_n_6\,
      O(0) => \counter_reg[8]_i_1__0_n_7\,
      S(3) => \counter[8]_i_2__0_n_0\,
      S(2) => \counter[8]_i_3__0_n_0\,
      S(1) => \counter[8]_i_4__0_n_0\,
      S(0) => \counter[8]_i_5__0_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_54 is
  port (
    \channels[17].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_104\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_88\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_54 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_54;

architecture STRUCTURE of system_Synth_0_0_WaveGen_54 is
  signal \counter[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_236\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_239\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_242\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_245\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_236\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_239\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_242\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_245\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_236\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_239\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_242\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_245\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_243\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_261\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_264\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_267\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_270\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_194\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_197\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_200\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_236\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_239\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_242\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_245\ : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__1\ : label is 11;
begin
\Waveform[10]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(10)
    );
\Waveform[10]_INST_0_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(9)
    );
\Waveform[10]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(8)
    );
\Waveform[10]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(7)
    );
\Waveform[14]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(14)
    );
\Waveform[14]_INST_0_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(13)
    );
\Waveform[14]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(12)
    );
\Waveform[14]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(11)
    );
\Waveform[18]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(18)
    );
\Waveform[18]_INST_0_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(17)
    );
\Waveform[18]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(16)
    );
\Waveform[18]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(15)
    );
\Waveform[22]_INST_0_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(23)
    );
\Waveform[22]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(21)
    );
\Waveform[22]_INST_0_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(20)
    );
\Waveform[22]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(19)
    );
\Waveform[22]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(22)
    );
\Waveform[2]_INST_0_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(2)
    );
\Waveform[2]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(1)
    );
\Waveform[2]_INST_0_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(0)
    );
\Waveform[6]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(6)
    );
\Waveform[6]_INST_0_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(5)
    );
\Waveform[6]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(4)
    );
\Waveform[6]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \channels[17].waveform\(3)
    );
\counter[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__1_n_0\
    );
\counter[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__1_n_0\
    );
\counter[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__1_n_0\
    );
\counter[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__1_n_0\
    );
\counter[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__1_n_0\
    );
\counter[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__1_n_0\
    );
\counter[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__1_n_0\
    );
\counter[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__1_n_0\
    );
\counter[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__1_n_0\
    );
\counter[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__1_n_0\
    );
\counter[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__1_n_0\
    );
\counter[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__1_n_0\
    );
\counter[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__1_n_0\
    );
\counter[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__1_n_0\
    );
\counter[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__1_n_0\
    );
\counter[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__1_n_0\
    );
\counter[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__1_n_0\
    );
\counter[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__1_n_0\
    );
\counter[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__1_n_0\
    );
\counter[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__1_n_0\
    );
\counter[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__1_n_0\
    );
\counter[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__1_n_0\
    );
\counter[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__1_n_0\
    );
\counter[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__1_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__1_n_0\,
      CO(2) => \counter_reg[0]_i_1__1_n_1\,
      CO(1) => \counter_reg[0]_i_1__1_n_2\,
      CO(0) => \counter_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__1_n_4\,
      O(2) => \counter_reg[0]_i_1__1_n_5\,
      O(1) => \counter_reg[0]_i_1__1_n_6\,
      O(0) => \counter_reg[0]_i_1__1_n_7\,
      S(3) => \counter[0]_i_2__1_n_0\,
      S(2) => \counter[0]_i_3__1_n_0\,
      S(1) => \counter[0]_i_4__1_n_0\,
      S(0) => \counter[0]_i_5__1_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__1_n_0\,
      CO(3) => \counter_reg[12]_i_1__1_n_0\,
      CO(2) => \counter_reg[12]_i_1__1_n_1\,
      CO(1) => \counter_reg[12]_i_1__1_n_2\,
      CO(0) => \counter_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__1_n_4\,
      O(2) => \counter_reg[12]_i_1__1_n_5\,
      O(1) => \counter_reg[12]_i_1__1_n_6\,
      O(0) => \counter_reg[12]_i_1__1_n_7\,
      S(3) => \counter[12]_i_2__1_n_0\,
      S(2) => \counter[12]_i_3__1_n_0\,
      S(1) => \counter[12]_i_4__1_n_0\,
      S(0) => \counter[12]_i_5__1_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__1_n_0\,
      CO(3) => \counter_reg[16]_i_1__1_n_0\,
      CO(2) => \counter_reg[16]_i_1__1_n_1\,
      CO(1) => \counter_reg[16]_i_1__1_n_2\,
      CO(0) => \counter_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__1_n_4\,
      O(2) => \counter_reg[16]_i_1__1_n_5\,
      O(1) => \counter_reg[16]_i_1__1_n_6\,
      O(0) => \counter_reg[16]_i_1__1_n_7\,
      S(3) => \counter[16]_i_2__1_n_0\,
      S(2) => \counter[16]_i_3__1_n_0\,
      S(1) => \counter[16]_i_4__1_n_0\,
      S(0) => \counter[16]_i_5__1_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__1_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__1_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__1_n_1\,
      CO(1) => \counter_reg[20]_i_1__1_n_2\,
      CO(0) => \counter_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__1_n_4\,
      O(2) => \counter_reg[20]_i_1__1_n_5\,
      O(1) => \counter_reg[20]_i_1__1_n_6\,
      O(0) => \counter_reg[20]_i_1__1_n_7\,
      S(3) => \counter[20]_i_2__1_n_0\,
      S(2) => \counter[20]_i_3__1_n_0\,
      S(1) => \counter[20]_i_4__1_n_0\,
      S(0) => \counter[20]_i_5__1_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__1_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__1_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__1_n_0\,
      CO(3) => \counter_reg[4]_i_1__1_n_0\,
      CO(2) => \counter_reg[4]_i_1__1_n_1\,
      CO(1) => \counter_reg[4]_i_1__1_n_2\,
      CO(0) => \counter_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__1_n_4\,
      O(2) => \counter_reg[4]_i_1__1_n_5\,
      O(1) => \counter_reg[4]_i_1__1_n_6\,
      O(0) => \counter_reg[4]_i_1__1_n_7\,
      S(3) => \counter[4]_i_2__1_n_0\,
      S(2) => \counter[4]_i_3__1_n_0\,
      S(1) => \counter[4]_i_4__1_n_0\,
      S(0) => \counter[4]_i_5__1_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__1_n_0\,
      CO(3) => \counter_reg[8]_i_1__1_n_0\,
      CO(2) => \counter_reg[8]_i_1__1_n_1\,
      CO(1) => \counter_reg[8]_i_1__1_n_2\,
      CO(0) => \counter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__1_n_4\,
      O(2) => \counter_reg[8]_i_1__1_n_5\,
      O(1) => \counter_reg[8]_i_1__1_n_6\,
      O(0) => \counter_reg[8]_i_1__1_n_7\,
      S(3) => \counter[8]_i_2__1_n_0\,
      S(2) => \counter[8]_i_3__1_n_0\,
      S(1) => \counter[8]_i_4__1_n_0\,
      S(0) => \counter[8]_i_5__1_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_55 is
  port (
    \channels[16].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform[22]_INST_0_i_104\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_88\ : in STD_LOGIC;
    \channels[17].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[18].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_55 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_55;

architecture STRUCTURE of system_Synth_0_0_WaveGen_55 is
  signal \^channels[16].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__2_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_235\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_238\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_241\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_244\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_235\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_238\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_241\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_244\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_235\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_238\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_241\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_244\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_242\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_260\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_263\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_266\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_271\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_193\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_196\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_199\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_235\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_238\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_241\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_244\ : label is "soft_lutpair93";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__2\ : label is 11;
begin
  \channels[16].waveform\(23 downto 0) <= \^channels[16].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(10)
    );
\Waveform[10]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(9)
    );
\Waveform[10]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(8)
    );
\Waveform[10]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(7)
    );
\Waveform[14]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(14)
    );
\Waveform[14]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(13)
    );
\Waveform[14]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(12)
    );
\Waveform[14]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(11)
    );
\Waveform[18]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(18)
    );
\Waveform[18]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(17)
    );
\Waveform[18]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(16)
    );
\Waveform[18]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(15)
    );
\Waveform[22]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(23)
    );
\Waveform[22]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(21)
    );
\Waveform[22]_INST_0_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(20)
    );
\Waveform[22]_INST_0_i_266\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(19)
    );
\Waveform[22]_INST_0_i_271\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(22)
    );
\Waveform[22]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[16].waveform\(23),
      I1 => \channels[17].waveform\(0),
      I2 => \channels[18].waveform\(0),
      O => DI(0)
    );
\Waveform[2]_INST_0_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(2)
    );
\Waveform[2]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(1)
    );
\Waveform[2]_INST_0_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(0)
    );
\Waveform[6]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(6)
    );
\Waveform[6]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(5)
    );
\Waveform[6]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(4)
    );
\Waveform[6]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_104\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_88\,
      O => \^channels[16].waveform\(3)
    );
\counter[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__2_n_0\
    );
\counter[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__2_n_0\
    );
\counter[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__2_n_0\
    );
\counter[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__2_n_0\
    );
\counter[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__2_n_0\
    );
\counter[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__2_n_0\
    );
\counter[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__2_n_0\
    );
\counter[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__2_n_0\
    );
\counter[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__2_n_0\
    );
\counter[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__2_n_0\
    );
\counter[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__2_n_0\
    );
\counter[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__2_n_0\
    );
\counter[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__2_n_0\
    );
\counter[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__2_n_0\
    );
\counter[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__2_n_0\
    );
\counter[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__2_n_0\
    );
\counter[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__2_n_0\
    );
\counter[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__2_n_0\
    );
\counter[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__2_n_0\
    );
\counter[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__2_n_0\
    );
\counter[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__2_n_0\
    );
\counter[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__2_n_0\
    );
\counter[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__2_n_0\
    );
\counter[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__2_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__2_n_0\,
      CO(2) => \counter_reg[0]_i_1__2_n_1\,
      CO(1) => \counter_reg[0]_i_1__2_n_2\,
      CO(0) => \counter_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__2_n_4\,
      O(2) => \counter_reg[0]_i_1__2_n_5\,
      O(1) => \counter_reg[0]_i_1__2_n_6\,
      O(0) => \counter_reg[0]_i_1__2_n_7\,
      S(3) => \counter[0]_i_2__2_n_0\,
      S(2) => \counter[0]_i_3__2_n_0\,
      S(1) => \counter[0]_i_4__2_n_0\,
      S(0) => \counter[0]_i_5__2_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__2_n_0\,
      CO(3) => \counter_reg[12]_i_1__2_n_0\,
      CO(2) => \counter_reg[12]_i_1__2_n_1\,
      CO(1) => \counter_reg[12]_i_1__2_n_2\,
      CO(0) => \counter_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__2_n_4\,
      O(2) => \counter_reg[12]_i_1__2_n_5\,
      O(1) => \counter_reg[12]_i_1__2_n_6\,
      O(0) => \counter_reg[12]_i_1__2_n_7\,
      S(3) => \counter[12]_i_2__2_n_0\,
      S(2) => \counter[12]_i_3__2_n_0\,
      S(1) => \counter[12]_i_4__2_n_0\,
      S(0) => \counter[12]_i_5__2_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__2_n_0\,
      CO(3) => \counter_reg[16]_i_1__2_n_0\,
      CO(2) => \counter_reg[16]_i_1__2_n_1\,
      CO(1) => \counter_reg[16]_i_1__2_n_2\,
      CO(0) => \counter_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__2_n_4\,
      O(2) => \counter_reg[16]_i_1__2_n_5\,
      O(1) => \counter_reg[16]_i_1__2_n_6\,
      O(0) => \counter_reg[16]_i_1__2_n_7\,
      S(3) => \counter[16]_i_2__2_n_0\,
      S(2) => \counter[16]_i_3__2_n_0\,
      S(1) => \counter[16]_i_4__2_n_0\,
      S(0) => \counter[16]_i_5__2_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__2_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__2_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__2_n_1\,
      CO(1) => \counter_reg[20]_i_1__2_n_2\,
      CO(0) => \counter_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__2_n_4\,
      O(2) => \counter_reg[20]_i_1__2_n_5\,
      O(1) => \counter_reg[20]_i_1__2_n_6\,
      O(0) => \counter_reg[20]_i_1__2_n_7\,
      S(3) => \counter[20]_i_2__2_n_0\,
      S(2) => \counter[20]_i_3__2_n_0\,
      S(1) => \counter[20]_i_4__2_n_0\,
      S(0) => \counter[20]_i_5__2_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__2_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__2_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__2_n_0\,
      CO(3) => \counter_reg[4]_i_1__2_n_0\,
      CO(2) => \counter_reg[4]_i_1__2_n_1\,
      CO(1) => \counter_reg[4]_i_1__2_n_2\,
      CO(0) => \counter_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__2_n_4\,
      O(2) => \counter_reg[4]_i_1__2_n_5\,
      O(1) => \counter_reg[4]_i_1__2_n_6\,
      O(0) => \counter_reg[4]_i_1__2_n_7\,
      S(3) => \counter[4]_i_2__2_n_0\,
      S(2) => \counter[4]_i_3__2_n_0\,
      S(1) => \counter[4]_i_4__2_n_0\,
      S(0) => \counter[4]_i_5__2_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__2_n_0\,
      CO(3) => \counter_reg[8]_i_1__2_n_0\,
      CO(2) => \counter_reg[8]_i_1__2_n_1\,
      CO(1) => \counter_reg[8]_i_1__2_n_2\,
      CO(0) => \counter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__2_n_4\,
      O(2) => \counter_reg[8]_i_1__2_n_5\,
      O(1) => \counter_reg[8]_i_1__2_n_6\,
      O(0) => \counter_reg[8]_i_1__2_n_7\,
      S(3) => \counter[8]_i_2__2_n_0\,
      S(2) => \counter[8]_i_3__2_n_0\,
      S(1) => \counter[8]_i_4__2_n_0\,
      S(0) => \counter[8]_i_5__2_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_56 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[15].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[14].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[13].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_96\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_86\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_56 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_56;

architecture STRUCTURE of system_Synth_0_0_WaveGen_56 is
  signal \^channels[15].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__3_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_225\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_228\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_231\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_234\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_225\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_228\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_231\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_234\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_225\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_228\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_231\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_234\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_241\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_250\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_253\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_256\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_257\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_186\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_189\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_192\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_225\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_228\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_231\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_234\ : label is "soft_lutpair80";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__3\ : label is 11;
begin
  \channels[15].waveform\(23 downto 0) <= \^channels[15].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(10)
    );
\Waveform[10]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(9)
    );
\Waveform[10]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(8)
    );
\Waveform[10]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(7)
    );
\Waveform[14]_INST_0_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(14)
    );
\Waveform[14]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(13)
    );
\Waveform[14]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(12)
    );
\Waveform[14]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(11)
    );
\Waveform[18]_INST_0_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(18)
    );
\Waveform[18]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(17)
    );
\Waveform[18]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(16)
    );
\Waveform[18]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(15)
    );
\Waveform[22]_INST_0_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(23)
    );
\Waveform[22]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(21)
    );
\Waveform[22]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(20)
    );
\Waveform[22]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(19)
    );
\Waveform[22]_INST_0_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(22)
    );
\Waveform[22]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[15].waveform\(23),
      I1 => \channels[14].waveform\(1),
      I2 => \channels[13].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[15].waveform\(23),
      I1 => \channels[14].waveform\(1),
      I2 => \channels[13].waveform\(1),
      I3 => \^channels[15].waveform\(22),
      I4 => \channels[14].waveform\(0),
      I5 => \channels[13].waveform\(0),
      O => S(0)
    );
\Waveform[2]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(2)
    );
\Waveform[2]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(1)
    );
\Waveform[2]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(0)
    );
\Waveform[6]_INST_0_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(6)
    );
\Waveform[6]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(5)
    );
\Waveform[6]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(4)
    );
\Waveform[6]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[15].waveform\(3)
    );
\counter[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__3_n_0\
    );
\counter[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__3_n_0\
    );
\counter[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__3_n_0\
    );
\counter[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__3_n_0\
    );
\counter[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__3_n_0\
    );
\counter[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__3_n_0\
    );
\counter[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__3_n_0\
    );
\counter[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__3_n_0\
    );
\counter[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__3_n_0\
    );
\counter[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__3_n_0\
    );
\counter[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__3_n_0\
    );
\counter[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__3_n_0\
    );
\counter[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__3_n_0\
    );
\counter[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__3_n_0\
    );
\counter[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__3_n_0\
    );
\counter[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__3_n_0\
    );
\counter[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__3_n_0\
    );
\counter[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__3_n_0\
    );
\counter[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__3_n_0\
    );
\counter[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__3_n_0\
    );
\counter[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__3_n_0\
    );
\counter[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__3_n_0\
    );
\counter[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__3_n_0\
    );
\counter[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__3_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__3_n_0\,
      CO(2) => \counter_reg[0]_i_1__3_n_1\,
      CO(1) => \counter_reg[0]_i_1__3_n_2\,
      CO(0) => \counter_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__3_n_4\,
      O(2) => \counter_reg[0]_i_1__3_n_5\,
      O(1) => \counter_reg[0]_i_1__3_n_6\,
      O(0) => \counter_reg[0]_i_1__3_n_7\,
      S(3) => \counter[0]_i_2__3_n_0\,
      S(2) => \counter[0]_i_3__3_n_0\,
      S(1) => \counter[0]_i_4__3_n_0\,
      S(0) => \counter[0]_i_5__3_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__3_n_0\,
      CO(3) => \counter_reg[12]_i_1__3_n_0\,
      CO(2) => \counter_reg[12]_i_1__3_n_1\,
      CO(1) => \counter_reg[12]_i_1__3_n_2\,
      CO(0) => \counter_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__3_n_4\,
      O(2) => \counter_reg[12]_i_1__3_n_5\,
      O(1) => \counter_reg[12]_i_1__3_n_6\,
      O(0) => \counter_reg[12]_i_1__3_n_7\,
      S(3) => \counter[12]_i_2__3_n_0\,
      S(2) => \counter[12]_i_3__3_n_0\,
      S(1) => \counter[12]_i_4__3_n_0\,
      S(0) => \counter[12]_i_5__3_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__3_n_0\,
      CO(3) => \counter_reg[16]_i_1__3_n_0\,
      CO(2) => \counter_reg[16]_i_1__3_n_1\,
      CO(1) => \counter_reg[16]_i_1__3_n_2\,
      CO(0) => \counter_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__3_n_4\,
      O(2) => \counter_reg[16]_i_1__3_n_5\,
      O(1) => \counter_reg[16]_i_1__3_n_6\,
      O(0) => \counter_reg[16]_i_1__3_n_7\,
      S(3) => \counter[16]_i_2__3_n_0\,
      S(2) => \counter[16]_i_3__3_n_0\,
      S(1) => \counter[16]_i_4__3_n_0\,
      S(0) => \counter[16]_i_5__3_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__3_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__3_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__3_n_1\,
      CO(1) => \counter_reg[20]_i_1__3_n_2\,
      CO(0) => \counter_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__3_n_4\,
      O(2) => \counter_reg[20]_i_1__3_n_5\,
      O(1) => \counter_reg[20]_i_1__3_n_6\,
      O(0) => \counter_reg[20]_i_1__3_n_7\,
      S(3) => \counter[20]_i_2__3_n_0\,
      S(2) => \counter[20]_i_3__3_n_0\,
      S(1) => \counter[20]_i_4__3_n_0\,
      S(0) => \counter[20]_i_5__3_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__3_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__3_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__3_n_0\,
      CO(3) => \counter_reg[4]_i_1__3_n_0\,
      CO(2) => \counter_reg[4]_i_1__3_n_1\,
      CO(1) => \counter_reg[4]_i_1__3_n_2\,
      CO(0) => \counter_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__3_n_4\,
      O(2) => \counter_reg[4]_i_1__3_n_5\,
      O(1) => \counter_reg[4]_i_1__3_n_6\,
      O(0) => \counter_reg[4]_i_1__3_n_7\,
      S(3) => \counter[4]_i_2__3_n_0\,
      S(2) => \counter[4]_i_3__3_n_0\,
      S(1) => \counter[4]_i_4__3_n_0\,
      S(0) => \counter[4]_i_5__3_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__3_n_0\,
      CO(3) => \counter_reg[8]_i_1__3_n_0\,
      CO(2) => \counter_reg[8]_i_1__3_n_1\,
      CO(1) => \counter_reg[8]_i_1__3_n_2\,
      CO(0) => \counter_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__3_n_4\,
      O(2) => \counter_reg[8]_i_1__3_n_5\,
      O(1) => \counter_reg[8]_i_1__3_n_6\,
      O(0) => \counter_reg[8]_i_1__3_n_7\,
      S(3) => \counter[8]_i_2__3_n_0\,
      S(2) => \counter[8]_i_3__3_n_0\,
      S(1) => \counter[8]_i_4__3_n_0\,
      S(0) => \counter[8]_i_5__3_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_57 is
  port (
    \channels[14].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_96\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_86\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_57 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_57;

architecture STRUCTURE of system_Synth_0_0_WaveGen_57 is
  signal \counter[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__4_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_224\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_227\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_230\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_233\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_224\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_227\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_230\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_233\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_224\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_227\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_230\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_233\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_240\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_249\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_252\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_255\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_258\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_185\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_188\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_191\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_224\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_227\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_230\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_233\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(10)
    );
\Waveform[10]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(9)
    );
\Waveform[10]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(8)
    );
\Waveform[10]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(7)
    );
\Waveform[14]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(14)
    );
\Waveform[14]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(13)
    );
\Waveform[14]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(12)
    );
\Waveform[14]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(11)
    );
\Waveform[18]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(18)
    );
\Waveform[18]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(17)
    );
\Waveform[18]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(16)
    );
\Waveform[18]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(15)
    );
\Waveform[22]_INST_0_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(23)
    );
\Waveform[22]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(21)
    );
\Waveform[22]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(20)
    );
\Waveform[22]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(19)
    );
\Waveform[22]_INST_0_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(22)
    );
\Waveform[2]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(2)
    );
\Waveform[2]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(1)
    );
\Waveform[2]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(0)
    );
\Waveform[6]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(6)
    );
\Waveform[6]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(5)
    );
\Waveform[6]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(4)
    );
\Waveform[6]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \channels[14].waveform\(3)
    );
\counter[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__4_n_0\
    );
\counter[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__4_n_0\
    );
\counter[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__4_n_0\
    );
\counter[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__4_n_0\
    );
\counter[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__4_n_0\
    );
\counter[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__4_n_0\
    );
\counter[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__4_n_0\
    );
\counter[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__4_n_0\
    );
\counter[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__4_n_0\
    );
\counter[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__4_n_0\
    );
\counter[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__4_n_0\
    );
\counter[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__4_n_0\
    );
\counter[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__4_n_0\
    );
\counter[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__4_n_0\
    );
\counter[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__4_n_0\
    );
\counter[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__4_n_0\
    );
\counter[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__4_n_0\
    );
\counter[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__4_n_0\
    );
\counter[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__4_n_0\
    );
\counter[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__4_n_0\
    );
\counter[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__4_n_0\
    );
\counter[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__4_n_0\
    );
\counter[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__4_n_0\
    );
\counter[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__4_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__4_n_0\,
      CO(2) => \counter_reg[0]_i_1__4_n_1\,
      CO(1) => \counter_reg[0]_i_1__4_n_2\,
      CO(0) => \counter_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__4_n_4\,
      O(2) => \counter_reg[0]_i_1__4_n_5\,
      O(1) => \counter_reg[0]_i_1__4_n_6\,
      O(0) => \counter_reg[0]_i_1__4_n_7\,
      S(3) => \counter[0]_i_2__4_n_0\,
      S(2) => \counter[0]_i_3__4_n_0\,
      S(1) => \counter[0]_i_4__4_n_0\,
      S(0) => \counter[0]_i_5__4_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__4_n_0\,
      CO(3) => \counter_reg[12]_i_1__4_n_0\,
      CO(2) => \counter_reg[12]_i_1__4_n_1\,
      CO(1) => \counter_reg[12]_i_1__4_n_2\,
      CO(0) => \counter_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__4_n_4\,
      O(2) => \counter_reg[12]_i_1__4_n_5\,
      O(1) => \counter_reg[12]_i_1__4_n_6\,
      O(0) => \counter_reg[12]_i_1__4_n_7\,
      S(3) => \counter[12]_i_2__4_n_0\,
      S(2) => \counter[12]_i_3__4_n_0\,
      S(1) => \counter[12]_i_4__4_n_0\,
      S(0) => \counter[12]_i_5__4_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__4_n_0\,
      CO(3) => \counter_reg[16]_i_1__4_n_0\,
      CO(2) => \counter_reg[16]_i_1__4_n_1\,
      CO(1) => \counter_reg[16]_i_1__4_n_2\,
      CO(0) => \counter_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__4_n_4\,
      O(2) => \counter_reg[16]_i_1__4_n_5\,
      O(1) => \counter_reg[16]_i_1__4_n_6\,
      O(0) => \counter_reg[16]_i_1__4_n_7\,
      S(3) => \counter[16]_i_2__4_n_0\,
      S(2) => \counter[16]_i_3__4_n_0\,
      S(1) => \counter[16]_i_4__4_n_0\,
      S(0) => \counter[16]_i_5__4_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__4_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__4_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__4_n_1\,
      CO(1) => \counter_reg[20]_i_1__4_n_2\,
      CO(0) => \counter_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__4_n_4\,
      O(2) => \counter_reg[20]_i_1__4_n_5\,
      O(1) => \counter_reg[20]_i_1__4_n_6\,
      O(0) => \counter_reg[20]_i_1__4_n_7\,
      S(3) => \counter[20]_i_2__4_n_0\,
      S(2) => \counter[20]_i_3__4_n_0\,
      S(1) => \counter[20]_i_4__4_n_0\,
      S(0) => \counter[20]_i_5__4_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__4_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__4_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__4_n_0\,
      CO(3) => \counter_reg[4]_i_1__4_n_0\,
      CO(2) => \counter_reg[4]_i_1__4_n_1\,
      CO(1) => \counter_reg[4]_i_1__4_n_2\,
      CO(0) => \counter_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__4_n_4\,
      O(2) => \counter_reg[4]_i_1__4_n_5\,
      O(1) => \counter_reg[4]_i_1__4_n_6\,
      O(0) => \counter_reg[4]_i_1__4_n_7\,
      S(3) => \counter[4]_i_2__4_n_0\,
      S(2) => \counter[4]_i_3__4_n_0\,
      S(1) => \counter[4]_i_4__4_n_0\,
      S(0) => \counter[4]_i_5__4_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__4_n_0\,
      CO(3) => \counter_reg[8]_i_1__4_n_0\,
      CO(2) => \counter_reg[8]_i_1__4_n_1\,
      CO(1) => \counter_reg[8]_i_1__4_n_2\,
      CO(0) => \counter_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__4_n_4\,
      O(2) => \counter_reg[8]_i_1__4_n_5\,
      O(1) => \counter_reg[8]_i_1__4_n_6\,
      O(0) => \counter_reg[8]_i_1__4_n_7\,
      S(3) => \counter[8]_i_2__4_n_0\,
      S(2) => \counter[8]_i_3__4_n_0\,
      S(1) => \counter[8]_i_4__4_n_0\,
      S(0) => \counter[8]_i_5__4_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_58 is
  port (
    \channels[13].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform[22]_INST_0_i_96\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_86\ : in STD_LOGIC;
    \channels[14].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[15].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_58 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_58;

architecture STRUCTURE of system_Synth_0_0_WaveGen_58 is
  signal \^channels[13].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__5_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_223\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_226\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_229\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_232\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_223\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_226\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_229\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_232\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_223\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_226\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_229\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_232\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_239\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_248\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_251\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_254\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_259\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_184\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_187\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_190\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_223\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_226\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_229\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_232\ : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__5\ : label is 11;
begin
  \channels[13].waveform\(23 downto 0) <= \^channels[13].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(10)
    );
\Waveform[10]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(9)
    );
\Waveform[10]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(8)
    );
\Waveform[10]_INST_0_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(7)
    );
\Waveform[14]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(14)
    );
\Waveform[14]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(13)
    );
\Waveform[14]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(12)
    );
\Waveform[14]_INST_0_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(11)
    );
\Waveform[18]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(18)
    );
\Waveform[18]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(17)
    );
\Waveform[18]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(16)
    );
\Waveform[18]_INST_0_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(15)
    );
\Waveform[22]_INST_0_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(23)
    );
\Waveform[22]_INST_0_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(21)
    );
\Waveform[22]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(20)
    );
\Waveform[22]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(19)
    );
\Waveform[22]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(22)
    );
\Waveform[22]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[13].waveform\(23),
      I1 => \channels[14].waveform\(0),
      I2 => \channels[15].waveform\(0),
      O => DI(0)
    );
\Waveform[2]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(2)
    );
\Waveform[2]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(1)
    );
\Waveform[2]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(0)
    );
\Waveform[6]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(6)
    );
\Waveform[6]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(5)
    );
\Waveform[6]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(4)
    );
\Waveform[6]_INST_0_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_96\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_86\,
      O => \^channels[13].waveform\(3)
    );
\counter[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__5_n_0\
    );
\counter[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__5_n_0\
    );
\counter[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__5_n_0\
    );
\counter[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__5_n_0\
    );
\counter[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__5_n_0\
    );
\counter[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__5_n_0\
    );
\counter[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__5_n_0\
    );
\counter[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__5_n_0\
    );
\counter[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__5_n_0\
    );
\counter[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__5_n_0\
    );
\counter[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__5_n_0\
    );
\counter[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__5_n_0\
    );
\counter[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__5_n_0\
    );
\counter[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__5_n_0\
    );
\counter[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__5_n_0\
    );
\counter[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__5_n_0\
    );
\counter[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__5_n_0\
    );
\counter[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__5_n_0\
    );
\counter[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__5_n_0\
    );
\counter[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__5_n_0\
    );
\counter[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__5_n_0\
    );
\counter[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__5_n_0\
    );
\counter[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__5_n_0\
    );
\counter[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__5_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__5_n_0\,
      CO(2) => \counter_reg[0]_i_1__5_n_1\,
      CO(1) => \counter_reg[0]_i_1__5_n_2\,
      CO(0) => \counter_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__5_n_4\,
      O(2) => \counter_reg[0]_i_1__5_n_5\,
      O(1) => \counter_reg[0]_i_1__5_n_6\,
      O(0) => \counter_reg[0]_i_1__5_n_7\,
      S(3) => \counter[0]_i_2__5_n_0\,
      S(2) => \counter[0]_i_3__5_n_0\,
      S(1) => \counter[0]_i_4__5_n_0\,
      S(0) => \counter[0]_i_5__5_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__5_n_0\,
      CO(3) => \counter_reg[12]_i_1__5_n_0\,
      CO(2) => \counter_reg[12]_i_1__5_n_1\,
      CO(1) => \counter_reg[12]_i_1__5_n_2\,
      CO(0) => \counter_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__5_n_4\,
      O(2) => \counter_reg[12]_i_1__5_n_5\,
      O(1) => \counter_reg[12]_i_1__5_n_6\,
      O(0) => \counter_reg[12]_i_1__5_n_7\,
      S(3) => \counter[12]_i_2__5_n_0\,
      S(2) => \counter[12]_i_3__5_n_0\,
      S(1) => \counter[12]_i_4__5_n_0\,
      S(0) => \counter[12]_i_5__5_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__5_n_0\,
      CO(3) => \counter_reg[16]_i_1__5_n_0\,
      CO(2) => \counter_reg[16]_i_1__5_n_1\,
      CO(1) => \counter_reg[16]_i_1__5_n_2\,
      CO(0) => \counter_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__5_n_4\,
      O(2) => \counter_reg[16]_i_1__5_n_5\,
      O(1) => \counter_reg[16]_i_1__5_n_6\,
      O(0) => \counter_reg[16]_i_1__5_n_7\,
      S(3) => \counter[16]_i_2__5_n_0\,
      S(2) => \counter[16]_i_3__5_n_0\,
      S(1) => \counter[16]_i_4__5_n_0\,
      S(0) => \counter[16]_i_5__5_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__5_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__5_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__5_n_1\,
      CO(1) => \counter_reg[20]_i_1__5_n_2\,
      CO(0) => \counter_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__5_n_4\,
      O(2) => \counter_reg[20]_i_1__5_n_5\,
      O(1) => \counter_reg[20]_i_1__5_n_6\,
      O(0) => \counter_reg[20]_i_1__5_n_7\,
      S(3) => \counter[20]_i_2__5_n_0\,
      S(2) => \counter[20]_i_3__5_n_0\,
      S(1) => \counter[20]_i_4__5_n_0\,
      S(0) => \counter[20]_i_5__5_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__5_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__5_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__5_n_0\,
      CO(3) => \counter_reg[4]_i_1__5_n_0\,
      CO(2) => \counter_reg[4]_i_1__5_n_1\,
      CO(1) => \counter_reg[4]_i_1__5_n_2\,
      CO(0) => \counter_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__5_n_4\,
      O(2) => \counter_reg[4]_i_1__5_n_5\,
      O(1) => \counter_reg[4]_i_1__5_n_6\,
      O(0) => \counter_reg[4]_i_1__5_n_7\,
      S(3) => \counter[4]_i_2__5_n_0\,
      S(2) => \counter[4]_i_3__5_n_0\,
      S(1) => \counter[4]_i_4__5_n_0\,
      S(0) => \counter[4]_i_5__5_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__5_n_0\,
      CO(3) => \counter_reg[8]_i_1__5_n_0\,
      CO(2) => \counter_reg[8]_i_1__5_n_1\,
      CO(1) => \counter_reg[8]_i_1__5_n_2\,
      CO(0) => \counter_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__5_n_4\,
      O(2) => \counter_reg[8]_i_1__5_n_5\,
      O(1) => \counter_reg[8]_i_1__5_n_6\,
      O(0) => \counter_reg[8]_i_1__5_n_7\,
      S(3) => \counter[8]_i_2__5_n_0\,
      S(2) => \counter[8]_i_3__5_n_0\,
      S(1) => \counter[8]_i_4__5_n_0\,
      S(0) => \counter[8]_i_5__5_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_59 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[12].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[11].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[10].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_142\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_120\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_59 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_59;

architecture STRUCTURE of system_Synth_0_0_WaveGen_59 is
  signal \^channels[12].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5__6_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \counter_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_183\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_186\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_189\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_192\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_183\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_186\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_189\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_192\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_183\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_186\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_189\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_192\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_292\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_319\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_322\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_325\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_326\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_165\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_168\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_171\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_183\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_186\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_189\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_192\ : label is "soft_lutpair40";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__6\ : label is 11;
begin
  \channels[12].waveform\(23 downto 0) <= \^channels[12].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(10)
    );
\Waveform[10]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(9)
    );
\Waveform[10]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(8)
    );
\Waveform[10]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(7)
    );
\Waveform[14]_INST_0_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(14)
    );
\Waveform[14]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(13)
    );
\Waveform[14]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(12)
    );
\Waveform[14]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(11)
    );
\Waveform[18]_INST_0_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(18)
    );
\Waveform[18]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(17)
    );
\Waveform[18]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(16)
    );
\Waveform[18]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(15)
    );
\Waveform[22]_INST_0_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[12].waveform\(23),
      I1 => \channels[11].waveform\(1),
      I2 => \channels[10].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[12].waveform\(23),
      I1 => \channels[11].waveform\(1),
      I2 => \channels[10].waveform\(1),
      I3 => \^channels[12].waveform\(22),
      I4 => \channels[11].waveform\(0),
      I5 => \channels[10].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(23)
    );
\Waveform[22]_INST_0_i_319\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(21)
    );
\Waveform[22]_INST_0_i_322\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(20)
    );
\Waveform[22]_INST_0_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(19)
    );
\Waveform[22]_INST_0_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(22)
    );
\Waveform[2]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(2)
    );
\Waveform[2]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(1)
    );
\Waveform[2]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(0)
    );
\Waveform[6]_INST_0_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(6)
    );
\Waveform[6]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(5)
    );
\Waveform[6]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(4)
    );
\Waveform[6]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[12].waveform\(3)
    );
\counter[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \counter[0]_i_2__6_n_0\
    );
\counter[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \counter[0]_i_3__6_n_0\
    );
\counter[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \counter[0]_i_4__6_n_0\
    );
\counter[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \counter[0]_i_5__6_n_0\
    );
\counter[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \counter[12]_i_2__6_n_0\
    );
\counter[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \counter[12]_i_3__6_n_0\
    );
\counter[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \counter[12]_i_4__6_n_0\
    );
\counter[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \counter[12]_i_5__6_n_0\
    );
\counter[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \counter[16]_i_2__6_n_0\
    );
\counter[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \counter[16]_i_3__6_n_0\
    );
\counter[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \counter[16]_i_4__6_n_0\
    );
\counter[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \counter[16]_i_5__6_n_0\
    );
\counter[20]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \counter[20]_i_2__6_n_0\
    );
\counter[20]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \counter[20]_i_3__6_n_0\
    );
\counter[20]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \counter[20]_i_4__6_n_0\
    );
\counter[20]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \counter[20]_i_5__6_n_0\
    );
\counter[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \counter[4]_i_2__6_n_0\
    );
\counter[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \counter[4]_i_3__6_n_0\
    );
\counter[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \counter[4]_i_4__6_n_0\
    );
\counter[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \counter[4]_i_5__6_n_0\
    );
\counter[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \counter[8]_i_2__6_n_0\
    );
\counter[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \counter[8]_i_3__6_n_0\
    );
\counter[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \counter[8]_i_4__6_n_0\
    );
\counter[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \counter[8]_i_5__6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__6_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_1__6_n_0\,
      CO(2) => \counter_reg[0]_i_1__6_n_1\,
      CO(1) => \counter_reg[0]_i_1__6_n_2\,
      CO(0) => \counter_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \counter_reg[0]_i_1__6_n_4\,
      O(2) => \counter_reg[0]_i_1__6_n_5\,
      O(1) => \counter_reg[0]_i_1__6_n_6\,
      O(0) => \counter_reg[0]_i_1__6_n_7\,
      S(3) => \counter[0]_i_2__6_n_0\,
      S(2) => \counter[0]_i_3__6_n_0\,
      S(1) => \counter[0]_i_4__6_n_0\,
      S(0) => \counter[0]_i_5__6_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__6_n_0\,
      CO(3) => \counter_reg[12]_i_1__6_n_0\,
      CO(2) => \counter_reg[12]_i_1__6_n_1\,
      CO(1) => \counter_reg[12]_i_1__6_n_2\,
      CO(0) => \counter_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \counter_reg[12]_i_1__6_n_4\,
      O(2) => \counter_reg[12]_i_1__6_n_5\,
      O(1) => \counter_reg[12]_i_1__6_n_6\,
      O(0) => \counter_reg[12]_i_1__6_n_7\,
      S(3) => \counter[12]_i_2__6_n_0\,
      S(2) => \counter[12]_i_3__6_n_0\,
      S(1) => \counter[12]_i_4__6_n_0\,
      S(0) => \counter[12]_i_5__6_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__6_n_0\,
      CO(3) => \counter_reg[16]_i_1__6_n_0\,
      CO(2) => \counter_reg[16]_i_1__6_n_1\,
      CO(1) => \counter_reg[16]_i_1__6_n_2\,
      CO(0) => \counter_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \counter_reg[16]_i_1__6_n_4\,
      O(2) => \counter_reg[16]_i_1__6_n_5\,
      O(1) => \counter_reg[16]_i_1__6_n_6\,
      O(0) => \counter_reg[16]_i_1__6_n_7\,
      S(3) => \counter[16]_i_2__6_n_0\,
      S(2) => \counter[16]_i_3__6_n_0\,
      S(1) => \counter[16]_i_4__6_n_0\,
      S(0) => \counter[16]_i_5__6_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__6_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__6_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_1__6_n_1\,
      CO(1) => \counter_reg[20]_i_1__6_n_2\,
      CO(0) => \counter_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \counter_reg[20]_i_1__6_n_4\,
      O(2) => \counter_reg[20]_i_1__6_n_5\,
      O(1) => \counter_reg[20]_i_1__6_n_6\,
      O(0) => \counter_reg[20]_i_1__6_n_7\,
      S(3) => \counter[20]_i_2__6_n_0\,
      S(2) => \counter[20]_i_3__6_n_0\,
      S(1) => \counter[20]_i_4__6_n_0\,
      S(0) => \counter[20]_i_5__6_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__6_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[0]_i_1__6_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_1__6_n_0\,
      CO(3) => \counter_reg[4]_i_1__6_n_0\,
      CO(2) => \counter_reg[4]_i_1__6_n_1\,
      CO(1) => \counter_reg[4]_i_1__6_n_2\,
      CO(0) => \counter_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \counter_reg[4]_i_1__6_n_4\,
      O(2) => \counter_reg[4]_i_1__6_n_5\,
      O(1) => \counter_reg[4]_i_1__6_n_6\,
      O(0) => \counter_reg[4]_i_1__6_n_7\,
      S(3) => \counter[4]_i_2__6_n_0\,
      S(2) => \counter[4]_i_3__6_n_0\,
      S(1) => \counter[4]_i_4__6_n_0\,
      S(0) => \counter[4]_i_5__6_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__6_n_0\,
      CO(3) => \counter_reg[8]_i_1__6_n_0\,
      CO(2) => \counter_reg[8]_i_1__6_n_1\,
      CO(1) => \counter_reg[8]_i_1__6_n_2\,
      CO(0) => \counter_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \counter_reg[8]_i_1__6_n_4\,
      O(2) => \counter_reg[8]_i_1__6_n_5\,
      O(1) => \counter_reg[8]_i_1__6_n_6\,
      O(0) => \counter_reg[8]_i_1__6_n_7\,
      S(3) => \counter[8]_i_2__6_n_0\,
      S(2) => \counter[8]_i_3__6_n_0\,
      S(1) => \counter[8]_i_4__6_n_0\,
      S(0) => \counter[8]_i_5__6_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[60].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \channels[59].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[58].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_466\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_458\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_6 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_6;

architecture STRUCTURE of system_Synth_0_0_WaveGen_6 is
  signal \^channels[60].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_409\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_412\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_415\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_418\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_409\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_412\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_415\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_418\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_409\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_412\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_415\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_418\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_734\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_740\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_743\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_746\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_747\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_800\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_803\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_806\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_809\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_386\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_389\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_392\ : label is "soft_lutpair743";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[60].waveform\(23 downto 0) <= \^channels[60].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(6)
    );
\Waveform[10]_INST_0_i_412\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(5)
    );
\Waveform[10]_INST_0_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(4)
    );
\Waveform[10]_INST_0_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(3)
    );
\Waveform[14]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(10)
    );
\Waveform[14]_INST_0_i_412\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(9)
    );
\Waveform[14]_INST_0_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(8)
    );
\Waveform[14]_INST_0_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(7)
    );
\Waveform[18]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(14)
    );
\Waveform[18]_INST_0_i_412\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(13)
    );
\Waveform[18]_INST_0_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(12)
    );
\Waveform[18]_INST_0_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(11)
    );
\Waveform[22]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^channels[60].waveform\(23),
      I1 => \channels[59].waveform\(1),
      I2 => \channels[58].waveform\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^channels[60].waveform\(23),
      I1 => \channels[59].waveform\(1),
      I2 => \channels[58].waveform\(1),
      I3 => \^channels[60].waveform\(22),
      I4 => \channels[59].waveform\(0),
      I5 => \channels[58].waveform\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_734\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(23)
    );
\Waveform[22]_INST_0_i_740\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(21)
    );
\Waveform[22]_INST_0_i_743\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(20)
    );
\Waveform[22]_INST_0_i_746\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(19)
    );
\Waveform[22]_INST_0_i_747\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(22)
    );
\Waveform[22]_INST_0_i_800\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(18)
    );
\Waveform[22]_INST_0_i_803\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(17)
    );
\Waveform[22]_INST_0_i_806\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(16)
    );
\Waveform[22]_INST_0_i_809\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(15)
    );
\Waveform[6]_INST_0_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(2)
    );
\Waveform[6]_INST_0_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(1)
    );
\Waveform[6]_INST_0_i_392\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[60].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__1_n_0\,
      S(2) => \i__carry__2_i_2__1_n_0\,
      S(1) => \i__carry__2_i_3__1_n_0\,
      S(0) => \i__carry__2_i_4__1_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__1_n_0\,
      S(2) => \i__carry__3_i_2__1_n_0\,
      S(1) => \i__carry__3_i_3__1_n_0\,
      S(0) => \i__carry__3_i_4__1_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__1_n_0\,
      S(2) => \i__carry__4_i_2__1_n_0\,
      S(1) => \i__carry__4_i_3__1_n_0\,
      S(0) => \i__carry__4_i_4__1_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__1_n_0\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__1_n_0\
    );
\i__carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__1_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_60 is
  port (
    \channels[11].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_142\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_120\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_60 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_60;

architecture STRUCTURE of system_Synth_0_0_WaveGen_60 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__27_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_182\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_185\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_188\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_191\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_182\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_185\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_188\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_191\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_182\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_185\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_188\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_191\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_291\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_318\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_321\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_324\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_327\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_164\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_167\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_170\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_182\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_185\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_188\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_191\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(10)
    );
\Waveform[10]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(9)
    );
\Waveform[10]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(8)
    );
\Waveform[10]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(7)
    );
\Waveform[14]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(14)
    );
\Waveform[14]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(13)
    );
\Waveform[14]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(12)
    );
\Waveform[14]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(11)
    );
\Waveform[18]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(18)
    );
\Waveform[18]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(17)
    );
\Waveform[18]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(16)
    );
\Waveform[18]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(15)
    );
\Waveform[22]_INST_0_i_291\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(23)
    );
\Waveform[22]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(21)
    );
\Waveform[22]_INST_0_i_321\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(20)
    );
\Waveform[22]_INST_0_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(19)
    );
\Waveform[22]_INST_0_i_327\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(22)
    );
\Waveform[2]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(2)
    );
\Waveform[2]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(1)
    );
\Waveform[2]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(0)
    );
\Waveform[6]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(6)
    );
\Waveform[6]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(5)
    );
\Waveform[6]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(4)
    );
\Waveform[6]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \channels[11].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__27_n_0\,
      S(2) => \i__carry_i_2__27_n_0\,
      S(1) => \i__carry_i_3__27_n_0\,
      S(0) => \i__carry_i_4__27_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__27_n_0\,
      S(2) => \i__carry__0_i_2__27_n_0\,
      S(1) => \i__carry__0_i_3__27_n_0\,
      S(0) => \i__carry__0_i_4__27_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__27_n_0\,
      S(2) => \i__carry__1_i_2__27_n_0\,
      S(1) => \i__carry__1_i_3__27_n_0\,
      S(0) => \i__carry__1_i_4__27_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__27_n_0\,
      S(2) => \i__carry__2_i_2__27_n_0\,
      S(1) => \i__carry__2_i_3__27_n_0\,
      S(0) => \i__carry__2_i_4__27_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__27_n_0\,
      S(2) => \i__carry__3_i_2__27_n_0\,
      S(1) => \i__carry__3_i_3__27_n_0\,
      S(0) => \i__carry__3_i_4__27_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__27_n_0\,
      S(2) => \i__carry__4_i_2__27_n_0\,
      S(1) => \i__carry__4_i_3__27_n_0\,
      S(0) => \i__carry__4_i_4__27_n_0\
    );
\i__carry__0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__27_n_0\
    );
\i__carry__0_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__27_n_0\
    );
\i__carry__0_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__27_n_0\
    );
\i__carry__0_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__27_n_0\
    );
\i__carry__1_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__27_n_0\
    );
\i__carry__1_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__27_n_0\
    );
\i__carry__1_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__27_n_0\
    );
\i__carry__1_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__27_n_0\
    );
\i__carry__2_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__27_n_0\
    );
\i__carry__2_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__27_n_0\
    );
\i__carry__2_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__27_n_0\
    );
\i__carry__2_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__27_n_0\
    );
\i__carry__3_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__27_n_0\
    );
\i__carry__3_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__27_n_0\
    );
\i__carry__3_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__27_n_0\
    );
\i__carry__3_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__27_n_0\
    );
\i__carry__4_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__27_n_0\
    );
\i__carry__4_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__27_n_0\
    );
\i__carry__4_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__27_n_0\
    );
\i__carry__4_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__27_n_0\
    );
\i__carry_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__27_n_0\
    );
\i__carry_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__27_n_0\
    );
\i__carry_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__27_n_0\
    );
\i__carry_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_61 is
  port (
    \channels[10].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_142\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_120\ : in STD_LOGIC;
    \channels[11].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[12].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_61 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_61;

architecture STRUCTURE of system_Synth_0_0_WaveGen_61 is
  signal \^channels[10].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__28_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_181\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_184\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_187\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_190\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_181\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_184\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_187\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_190\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_181\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_184\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_187\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_190\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_290\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_317\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_320\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_323\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_328\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_163\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_166\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_169\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_181\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_184\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_187\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_190\ : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[10].waveform\(23 downto 0) <= \^channels[10].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(10)
    );
\Waveform[10]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(9)
    );
\Waveform[10]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(8)
    );
\Waveform[10]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(7)
    );
\Waveform[14]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(14)
    );
\Waveform[14]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(13)
    );
\Waveform[14]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(12)
    );
\Waveform[14]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(11)
    );
\Waveform[18]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(18)
    );
\Waveform[18]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(17)
    );
\Waveform[18]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(16)
    );
\Waveform[18]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(15)
    );
\Waveform[22]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[10].waveform\(23),
      I1 => \channels[11].waveform\(0),
      I2 => \channels[12].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(23)
    );
\Waveform[22]_INST_0_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(21)
    );
\Waveform[22]_INST_0_i_320\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(20)
    );
\Waveform[22]_INST_0_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(19)
    );
\Waveform[22]_INST_0_i_328\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(22)
    );
\Waveform[2]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(2)
    );
\Waveform[2]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(1)
    );
\Waveform[2]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(0)
    );
\Waveform[6]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(6)
    );
\Waveform[6]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(5)
    );
\Waveform[6]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(4)
    );
\Waveform[6]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_142\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_120\,
      O => \^channels[10].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__28_n_0\,
      S(2) => \i__carry_i_2__28_n_0\,
      S(1) => \i__carry_i_3__28_n_0\,
      S(0) => \i__carry_i_4__28_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__28_n_0\,
      S(2) => \i__carry__0_i_2__28_n_0\,
      S(1) => \i__carry__0_i_3__28_n_0\,
      S(0) => \i__carry__0_i_4__28_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__28_n_0\,
      S(2) => \i__carry__1_i_2__28_n_0\,
      S(1) => \i__carry__1_i_3__28_n_0\,
      S(0) => \i__carry__1_i_4__28_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__28_n_0\,
      S(2) => \i__carry__2_i_2__28_n_0\,
      S(1) => \i__carry__2_i_3__28_n_0\,
      S(0) => \i__carry__2_i_4__28_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__28_n_0\,
      S(2) => \i__carry__3_i_2__28_n_0\,
      S(1) => \i__carry__3_i_3__28_n_0\,
      S(0) => \i__carry__3_i_4__28_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__28_n_0\,
      S(2) => \i__carry__4_i_2__28_n_0\,
      S(1) => \i__carry__4_i_3__28_n_0\,
      S(0) => \i__carry__4_i_4__28_n_0\
    );
\i__carry__0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__28_n_0\
    );
\i__carry__0_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__28_n_0\
    );
\i__carry__0_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__28_n_0\
    );
\i__carry__0_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__28_n_0\
    );
\i__carry__1_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__28_n_0\
    );
\i__carry__1_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__28_n_0\
    );
\i__carry__1_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__28_n_0\
    );
\i__carry__1_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__28_n_0\
    );
\i__carry__2_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__28_n_0\
    );
\i__carry__2_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__28_n_0\
    );
\i__carry__2_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__28_n_0\
    );
\i__carry__2_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__28_n_0\
    );
\i__carry__3_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__28_n_0\
    );
\i__carry__3_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__28_n_0\
    );
\i__carry__3_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__28_n_0\
    );
\i__carry__3_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__28_n_0\
    );
\i__carry__4_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__28_n_0\
    );
\i__carry__4_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__28_n_0\
    );
\i__carry__4_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__28_n_0\
    );
\i__carry__4_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__28_n_0\
    );
\i__carry_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__28_n_0\
    );
\i__carry_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__28_n_0\
    );
\i__carry_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__28_n_0\
    );
\i__carry_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_62 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[23]_0\ : out STD_LOGIC;
    \channels[0].waveform\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_174\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_158\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_62 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_62;

architecture STRUCTURE of system_Synth_0_0_WaveGen_62 is
  signal \^channels[0].waveform\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^counter_reg[23]_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__38_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__38_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__38_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__38_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__38_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_196\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_197\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_198\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_201\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_196\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_197\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_198\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_201\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_196\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_197\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_198\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_201\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_339\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_346\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_347\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_350\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_351\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_172\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_173\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_174\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_196\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_197\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_198\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_201\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[0].waveform\(22 downto 0) <= \^channels[0].waveform\(22 downto 0);
  \counter_reg[23]_0\ <= \^counter_reg[23]_0\;
\Waveform[10]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(10)
    );
\Waveform[10]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(9)
    );
\Waveform[10]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(8)
    );
\Waveform[10]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(7)
    );
\Waveform[14]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(14)
    );
\Waveform[14]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(13)
    );
\Waveform[14]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(12)
    );
\Waveform[14]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(11)
    );
\Waveform[18]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(18)
    );
\Waveform[18]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(17)
    );
\Waveform[18]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(16)
    );
\Waveform[18]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(15)
    );
\Waveform[22]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_72\(1),
      I1 => O(1),
      I2 => \^counter_reg[23]_0\,
      O => \counter_reg[23]_1\(0)
    );
\Waveform[22]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^counter_reg[23]_0\,
      I1 => O(1),
      I2 => \Waveform[22]_INST_0_i_72\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^counter_reg[23]_0\,
      I1 => O(1),
      I2 => \Waveform[22]_INST_0_i_72\(1),
      I3 => \^channels[0].waveform\(22),
      I4 => O(0),
      I5 => \Waveform[22]_INST_0_i_72\(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_158\,
      O => \^counter_reg[23]_0\
    );
\Waveform[22]_INST_0_i_346\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(21)
    );
\Waveform[22]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(20)
    );
\Waveform[22]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(19)
    );
\Waveform[22]_INST_0_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(22)
    );
\Waveform[2]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(2)
    );
\Waveform[2]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(1)
    );
\Waveform[2]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(0)
    );
\Waveform[6]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(6)
    );
\Waveform[6]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(5)
    );
\Waveform[6]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(4)
    );
\Waveform[6]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_174\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_158\,
      O => \^channels[0].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__38_n_0\,
      S(2) => \i__carry_i_2__38_n_0\,
      S(1) => \i__carry_i_3__38_n_0\,
      S(0) => \i__carry_i_4__38_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__38_n_0\,
      S(2) => \i__carry__0_i_2__38_n_0\,
      S(1) => \i__carry__0_i_3__38_n_0\,
      S(0) => \i__carry__0_i_4__38_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__38_n_0\,
      S(2) => \i__carry__1_i_2__38_n_0\,
      S(1) => \i__carry__1_i_3__38_n_0\,
      S(0) => \i__carry__1_i_4__38_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__38_n_0\,
      S(2) => \i__carry__2_i_2__38_n_0\,
      S(1) => \i__carry__2_i_3__38_n_0\,
      S(0) => \i__carry__2_i_4__38_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__38_n_0\,
      S(2) => \i__carry__3_i_2__38_n_0\,
      S(1) => \i__carry__3_i_3__38_n_0\,
      S(0) => \i__carry__3_i_4__38_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__38_n_0\,
      S(2) => \i__carry__4_i_2__38_n_0\,
      S(1) => \i__carry__4_i_3__38_n_0\,
      S(0) => \i__carry__4_i_4__38_n_0\
    );
\i__carry__0_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__38_n_0\
    );
\i__carry__0_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__38_n_0\
    );
\i__carry__0_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__38_n_0\
    );
\i__carry__0_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__38_n_0\
    );
\i__carry__1_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__38_n_0\
    );
\i__carry__1_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__38_n_0\
    );
\i__carry__1_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__38_n_0\
    );
\i__carry__1_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__38_n_0\
    );
\i__carry__2_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__38_n_0\
    );
\i__carry__2_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__38_n_0\
    );
\i__carry__2_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__38_n_0\
    );
\i__carry__2_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__38_n_0\
    );
\i__carry__3_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__38_n_0\
    );
\i__carry__3_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__38_n_0\
    );
\i__carry__3_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__38_n_0\
    );
\i__carry__3_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__38_n_0\
    );
\i__carry__4_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__38_n_0\
    );
\i__carry__4_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__38_n_0\
    );
\i__carry__4_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__38_n_0\
    );
\i__carry__4_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__38_n_0\
    );
\i__carry_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__38_n_0\
    );
\i__carry_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__38_n_0\
    );
\i__carry_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__38_n_0\
    );
\i__carry_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_7 is
  port (
    \channels[5].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_126\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_116\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_7 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_7;

architecture STRUCTURE of system_Synth_0_0_WaveGen_7 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__33_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_158\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_161\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_164\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_167\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_158\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_161\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_164\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_167\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_158\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_161\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_164\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_167\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_285\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_294\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_297\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_300\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_303\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_146\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_149\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \Waveform[2]_INST_0_i_152\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_158\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_161\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_164\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_167\ : label is "soft_lutpair731";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(10)
    );
\Waveform[10]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(9)
    );
\Waveform[10]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(8)
    );
\Waveform[10]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(7)
    );
\Waveform[14]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(14)
    );
\Waveform[14]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(13)
    );
\Waveform[14]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(12)
    );
\Waveform[14]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(11)
    );
\Waveform[18]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(18)
    );
\Waveform[18]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(17)
    );
\Waveform[18]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(16)
    );
\Waveform[18]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(15)
    );
\Waveform[22]_INST_0_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(23)
    );
\Waveform[22]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(21)
    );
\Waveform[22]_INST_0_i_297\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(20)
    );
\Waveform[22]_INST_0_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(19)
    );
\Waveform[22]_INST_0_i_303\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(22)
    );
\Waveform[2]_INST_0_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(2)
    );
\Waveform[2]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(1)
    );
\Waveform[2]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(0)
    );
\Waveform[6]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(6)
    );
\Waveform[6]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(5)
    );
\Waveform[6]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(4)
    );
\Waveform[6]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_126\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_116\,
      O => \channels[5].waveform\(3)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__33_n_0\,
      S(2) => \i__carry_i_2__33_n_0\,
      S(1) => \i__carry_i_3__33_n_0\,
      S(0) => \i__carry_i_4__33_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__33_n_0\,
      S(2) => \i__carry__0_i_2__33_n_0\,
      S(1) => \i__carry__0_i_3__33_n_0\,
      S(0) => \i__carry__0_i_4__33_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__33_n_0\,
      S(2) => \i__carry__1_i_2__33_n_0\,
      S(1) => \i__carry__1_i_3__33_n_0\,
      S(0) => \i__carry__1_i_4__33_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__33_n_0\,
      S(2) => \i__carry__2_i_2__33_n_0\,
      S(1) => \i__carry__2_i_3__33_n_0\,
      S(0) => \i__carry__2_i_4__33_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__33_n_0\,
      S(2) => \i__carry__3_i_2__33_n_0\,
      S(1) => \i__carry__3_i_3__33_n_0\,
      S(0) => \i__carry__3_i_4__33_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__33_n_0\,
      S(2) => \i__carry__4_i_2__33_n_0\,
      S(1) => \i__carry__4_i_3__33_n_0\,
      S(0) => \i__carry__4_i_4__33_n_0\
    );
\i__carry__0_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__33_n_0\
    );
\i__carry__0_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__33_n_0\
    );
\i__carry__0_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__33_n_0\
    );
\i__carry__0_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__33_n_0\
    );
\i__carry__1_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__33_n_0\
    );
\i__carry__1_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__33_n_0\
    );
\i__carry__1_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__33_n_0\
    );
\i__carry__1_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__33_n_0\
    );
\i__carry__2_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__33_n_0\
    );
\i__carry__2_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__33_n_0\
    );
\i__carry__2_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__33_n_0\
    );
\i__carry__2_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__33_n_0\
    );
\i__carry__3_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__33_n_0\
    );
\i__carry__3_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__33_n_0\
    );
\i__carry__3_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__33_n_0\
    );
\i__carry__3_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__33_n_0\
    );
\i__carry__4_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__33_n_0\
    );
\i__carry__4_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__33_n_0\
    );
\i__carry__4_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__33_n_0\
    );
\i__carry__4_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__33_n_0\
    );
\i__carry_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__33_n_0\
    );
\i__carry_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__33_n_0\
    );
\i__carry_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__33_n_0\
    );
\i__carry_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_8 is
  port (
    \channels[59].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_466\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_458\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_8 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_8;

architecture STRUCTURE of system_Synth_0_0_WaveGen_8 is
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_408\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_411\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_414\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_417\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_408\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_411\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_414\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_417\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_408\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_411\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_414\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_417\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_733\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_739\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_742\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_745\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_748\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_799\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_802\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_805\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_808\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_385\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_388\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_391\ : label is "soft_lutpair717";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
\Waveform[10]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(6)
    );
\Waveform[10]_INST_0_i_411\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(5)
    );
\Waveform[10]_INST_0_i_414\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(4)
    );
\Waveform[10]_INST_0_i_417\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(3)
    );
\Waveform[14]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(10)
    );
\Waveform[14]_INST_0_i_411\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(9)
    );
\Waveform[14]_INST_0_i_414\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(8)
    );
\Waveform[14]_INST_0_i_417\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(7)
    );
\Waveform[18]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(14)
    );
\Waveform[18]_INST_0_i_411\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(13)
    );
\Waveform[18]_INST_0_i_414\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(12)
    );
\Waveform[18]_INST_0_i_417\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(11)
    );
\Waveform[22]_INST_0_i_733\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(23)
    );
\Waveform[22]_INST_0_i_739\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(21)
    );
\Waveform[22]_INST_0_i_742\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(20)
    );
\Waveform[22]_INST_0_i_745\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(19)
    );
\Waveform[22]_INST_0_i_748\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(22)
    );
\Waveform[22]_INST_0_i_799\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(18)
    );
\Waveform[22]_INST_0_i_802\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(17)
    );
\Waveform[22]_INST_0_i_805\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(16)
    );
\Waveform[22]_INST_0_i_808\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(15)
    );
\Waveform[6]_INST_0_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(2)
    );
\Waveform[6]_INST_0_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(1)
    );
\Waveform[6]_INST_0_i_391\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \channels[59].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__2_n_0\,
      S(2) => \i__carry__2_i_2__2_n_0\,
      S(1) => \i__carry__2_i_3__2_n_0\,
      S(0) => \i__carry__2_i_4__2_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__2_n_0\,
      S(2) => \i__carry__3_i_2__2_n_0\,
      S(1) => \i__carry__3_i_3__2_n_0\,
      S(0) => \i__carry__3_i_4__2_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__2_n_0\,
      S(2) => \i__carry__4_i_2__2_n_0\,
      S(1) => \i__carry__4_i_3__2_n_0\,
      S(0) => \i__carry__4_i_4__2_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__2_n_0\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__2_n_0\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__2_n_0\
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__2_n_0\
    );
\i__carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__2_n_0\
    );
\i__carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__2_n_0\
    );
\i__carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__2_n_0\
    );
\i__carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__2_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_9 is
  port (
    \channels[58].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Waveform[22]_INST_0_i_466\ : in STD_LOGIC;
    \Waveform[22]_INST_0_i_458\ : in STD_LOGIC;
    \channels[59].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[60].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_9 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_9;

architecture STRUCTURE of system_Synth_0_0_WaveGen_9 is
  signal \^channels[58].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \NLW_i_/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_407\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_410\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_413\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \Waveform[10]_INST_0_i_416\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_407\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_410\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_413\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \Waveform[14]_INST_0_i_416\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_407\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_410\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_413\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \Waveform[18]_INST_0_i_416\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_732\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_738\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_741\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_744\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_749\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_798\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_801\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_804\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_807\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_384\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_387\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \Waveform[6]_INST_0_i_390\ : label is "soft_lutpair704";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i__carry__4\ : label is 11;
begin
  \channels[58].waveform\(23 downto 0) <= \^channels[58].waveform\(23 downto 0);
\Waveform[10]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(6),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(6)
    );
\Waveform[10]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(5),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(5)
    );
\Waveform[10]_INST_0_i_413\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(4),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(4)
    );
\Waveform[10]_INST_0_i_416\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(3),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(3)
    );
\Waveform[14]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(10),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(10)
    );
\Waveform[14]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(9),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(9)
    );
\Waveform[14]_INST_0_i_413\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(8),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(8)
    );
\Waveform[14]_INST_0_i_416\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(7),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(7)
    );
\Waveform[18]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(14),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(14)
    );
\Waveform[18]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(13),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(13)
    );
\Waveform[18]_INST_0_i_413\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(12),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(12)
    );
\Waveform[18]_INST_0_i_416\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(11),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(11)
    );
\Waveform[22]_INST_0_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^channels[58].waveform\(23),
      I1 => \channels[59].waveform\(0),
      I2 => \channels[60].waveform\(0),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_732\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(23),
      I1 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(23)
    );
\Waveform[22]_INST_0_i_738\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(21),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(21)
    );
\Waveform[22]_INST_0_i_741\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(20),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(20)
    );
\Waveform[22]_INST_0_i_744\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(19),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(19)
    );
\Waveform[22]_INST_0_i_749\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(22),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(22)
    );
\Waveform[22]_INST_0_i_798\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(18),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(18)
    );
\Waveform[22]_INST_0_i_801\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(17),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(17)
    );
\Waveform[22]_INST_0_i_804\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(16),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(16)
    );
\Waveform[22]_INST_0_i_807\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(15),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(15)
    );
\Waveform[6]_INST_0_i_384\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(2),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(2)
    );
\Waveform[6]_INST_0_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(1),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(1)
    );
\Waveform[6]_INST_0_i_390\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_466\,
      I1 => counter_reg(0),
      I2 => \Waveform[22]_INST_0_i_458\,
      O => \^channels[58].waveform\(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_7\,
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_5\,
      Q => counter_reg(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_4\,
      Q => counter_reg(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_7\,
      Q => counter_reg(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_6\,
      Q => counter_reg(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_5\,
      Q => counter_reg(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__2_n_4\,
      Q => counter_reg(15),
      R => '0'
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_7\,
      Q => counter_reg(16),
      R => '0'
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_6\,
      Q => counter_reg(17),
      R => '0'
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_5\,
      Q => counter_reg(18),
      R => '0'
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__3_n_4\,
      Q => counter_reg(19),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_6\,
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_7\,
      Q => counter_reg(20),
      R => '0'
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_6\,
      Q => counter_reg(21),
      R => '0'
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_5\,
      Q => counter_reg(22),
      R => '0'
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__4_n_4\,
      Q => counter_reg(23),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_5\,
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry_n_4\,
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_7\,
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_6\,
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_5\,
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__0_n_4\,
      Q => counter_reg(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_7\,
      Q => counter_reg(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \i_/i__carry__1_n_6\,
      Q => counter_reg(9),
      R => '0'
    );
\i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i__carry_n_0\,
      CO(2) => \i_/i__carry_n_1\,
      CO(1) => \i_/i__carry_n_2\,
      CO(0) => \i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \i_/i__carry_n_4\,
      O(2) => \i_/i__carry_n_5\,
      O(1) => \i_/i__carry_n_6\,
      O(0) => \i_/i__carry_n_7\,
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
\i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry_n_0\,
      CO(3) => \i_/i__carry__0_n_0\,
      CO(2) => \i_/i__carry__0_n_1\,
      CO(1) => \i_/i__carry__0_n_2\,
      CO(0) => \i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \i_/i__carry__0_n_4\,
      O(2) => \i_/i__carry__0_n_5\,
      O(1) => \i_/i__carry__0_n_6\,
      O(0) => \i_/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__3_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__3_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__0_n_0\,
      CO(3) => \i_/i__carry__1_n_0\,
      CO(2) => \i_/i__carry__1_n_1\,
      CO(1) => \i_/i__carry__1_n_2\,
      CO(0) => \i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \i_/i__carry__1_n_4\,
      O(2) => \i_/i__carry__1_n_5\,
      O(1) => \i_/i__carry__1_n_6\,
      O(0) => \i_/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__3_n_0\,
      S(2) => \i__carry__1_i_2__3_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \i__carry__1_i_4__3_n_0\
    );
\i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__1_n_0\,
      CO(3) => \i_/i__carry__2_n_0\,
      CO(2) => \i_/i__carry__2_n_1\,
      CO(1) => \i_/i__carry__2_n_2\,
      CO(0) => \i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \i_/i__carry__2_n_4\,
      O(2) => \i_/i__carry__2_n_5\,
      O(1) => \i_/i__carry__2_n_6\,
      O(0) => \i_/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__3_n_0\,
      S(2) => \i__carry__2_i_2__3_n_0\,
      S(1) => \i__carry__2_i_3__3_n_0\,
      S(0) => \i__carry__2_i_4__3_n_0\
    );
\i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__2_n_0\,
      CO(3) => \i_/i__carry__3_n_0\,
      CO(2) => \i_/i__carry__3_n_1\,
      CO(1) => \i_/i__carry__3_n_2\,
      CO(0) => \i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \i_/i__carry__3_n_4\,
      O(2) => \i_/i__carry__3_n_5\,
      O(1) => \i_/i__carry__3_n_6\,
      O(0) => \i_/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__3_n_0\,
      S(2) => \i__carry__3_i_2__3_n_0\,
      S(1) => \i__carry__3_i_3__3_n_0\,
      S(0) => \i__carry__3_i_4__3_n_0\
    );
\i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i__carry__3_n_0\,
      CO(3) => \NLW_i_/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \i_/i__carry__4_n_1\,
      CO(1) => \i_/i__carry__4_n_2\,
      CO(0) => \i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \i_/i__carry__4_n_4\,
      O(2) => \i_/i__carry__4_n_5\,
      O(1) => \i_/i__carry__4_n_6\,
      O(0) => \i_/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__3_n_0\,
      S(2) => \i__carry__4_i_2__3_n_0\,
      S(1) => \i__carry__4_i_3__3_n_0\,
      S(0) => \i__carry__4_i_4__3_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(7),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => counter_reg(6),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(5),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => counter_reg(4),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(11),
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => counter_reg(10),
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(9),
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => counter_reg(8),
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(15),
      O => \i__carry__2_i_1__3_n_0\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => counter_reg(14),
      O => \i__carry__2_i_2__3_n_0\
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(13),
      O => \i__carry__2_i_3__3_n_0\
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => counter_reg(12),
      O => \i__carry__2_i_4__3_n_0\
    );
\i__carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => counter_reg(19),
      O => \i__carry__3_i_1__3_n_0\
    );
\i__carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => counter_reg(18),
      O => \i__carry__3_i_2__3_n_0\
    );
\i__carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => counter_reg(17),
      O => \i__carry__3_i_3__3_n_0\
    );
\i__carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => counter_reg(16),
      O => \i__carry__3_i_4__3_n_0\
    );
\i__carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => counter_reg(23),
      O => \i__carry__4_i_1__3_n_0\
    );
\i__carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => counter_reg(22),
      O => \i__carry__4_i_2__3_n_0\
    );
\i__carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => counter_reg(21),
      O => \i__carry__4_i_3__3_n_0\
    );
\i__carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => counter_reg(20),
      O => \i__carry__4_i_4__3_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(3),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => counter_reg(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(1),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => counter_reg(0),
      O => \i__carry_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_Channel is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[0].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[11]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    \increment_reg[0]_3\ : in STD_LOGIC;
    \increment_reg[0]_4\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC;
    \wavetype_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_Channel : entity is "Channel";
end system_Synth_0_0_Channel;

architecture STRUCTURE of system_Synth_0_0_Channel is
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \BusPReady_i_1__46_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_477_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_505_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__39_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_477\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_505\ : label is "soft_lutpair12";
begin
  \BusPAddr[11]\ <= \^buspaddr[11]\;
\BusPReady_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010000000100"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(1),
      I2 => BusPAddr(0),
      I3 => \^buspaddr[11]\,
      I4 => BusPReady_reg_n_0,
      I5 => \increment_reg[0]_4\,
      O => \BusPReady_i_1__46_n_0\
    );
\BusPReady_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPReady_reg_0,
      I2 => BusPAddr(4),
      I3 => BusPSel,
      I4 => BusPAddr(5),
      I5 => BusPReady_reg_1,
      O => \^buspaddr[11]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__46_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_477\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_477_n_0\
    );
\Waveform[22]_INST_0_i_505\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_505_n_0\
    );
\increment[23]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment_reg[0]_1\,
      I2 => \increment_reg[0]_2\,
      I3 => \increment_reg[0]_3\,
      I4 => \increment_reg[0]_4\,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__39_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_62
     port map (
      DI(0) => DI(0),
      O(1 downto 0) => O(1 downto 0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_158\ => \Waveform[22]_INST_0_i_477_n_0\,
      \Waveform[22]_INST_0_i_174\ => \Waveform[22]_INST_0_i_505_n_0\,
      \Waveform[22]_INST_0_i_72\(1 downto 0) => \Waveform[22]_INST_0_i_72\(1 downto 0),
      \channels[0].waveform\(22 downto 0) => \channels[0].waveform\(22 downto 0),
      clock1MHz => clock1MHz,
      \counter_reg[23]_0\ => \channels[0].waveform\(23),
      \counter_reg[23]_1\(0) => \counter_reg[23]\(0)
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \increment_reg[0]_0\,
      I2 => \wavetype_reg[0]_0\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_2__40_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \increment_reg[0]_0\,
      I2 => \wavetype_reg[0]_0\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_2__40_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__40_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized0\ is
  port (
    \channels[1].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[12]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[2].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[3].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized0\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized0\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized0\ is
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \BusPReady_i_1__45_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_478_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_522_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__36_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_478\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_522\ : label is "soft_lutpair156";
begin
  \BusPAddr[12]\ <= \^buspaddr[12]\;
\BusPReady_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF202200002022"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPAddr(0),
      I3 => \^buspaddr[12]\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__45_n_0\
    );
\BusPReady_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => BusPReady_reg_3,
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPAddr(1),
      O => \^buspaddr[12]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__45_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_478\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_478_n_0\
    );
\Waveform[22]_INST_0_i_522\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_522_n_0\
    );
\increment[23]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment_reg[0]_1\,
      I2 => \increment_reg[0]_2\,
      I3 => BusPEnable,
      I4 => BusPSel,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__36_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_51
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_160\ => \Waveform[22]_INST_0_i_478_n_0\,
      \Waveform[22]_INST_0_i_182\ => \Waveform[22]_INST_0_i_522_n_0\,
      \channels[1].waveform\(23 downto 0) => \channels[1].waveform\(23 downto 0),
      \channels[2].waveform\(0) => \channels[2].waveform\(0),
      \channels[3].waveform\(0) => \channels[3].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \increment_reg[0]_0\,
      I2 => \increment_reg[0]_1\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_2__39_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \increment_reg[0]_0\,
      I2 => \increment_reg[0]_1\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_2__39_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__39_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized1\ is
  port (
    \channels[2].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    \increment_reg[0]_3\ : in STD_LOGIC;
    \increment_reg[0]_4\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BusPReady_reg_3 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC;
    \wavetype_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized1\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized1\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized1\ is
  signal \BusPReady_i_1__37_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__22_n_0\ : STD_LOGIC;
  signal \BusPReady_i_3__10_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_479_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_523_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__41_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_479\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_523\ : label is "soft_lutpair307";
begin
\BusPReady_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF220200002202"
    )
        port map (
      I0 => \BusPReady_i_2__22_n_0\,
      I1 => BusPReady_reg_0,
      I2 => BusPReady_reg_1,
      I3 => \BusPReady_i_3__10_n_0\,
      I4 => BusPReady_reg_n_0,
      I5 => \increment_reg[0]_4\,
      O => \BusPReady_i_1__37_n_0\
    );
\BusPReady_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => BusPReady_reg_2,
      I1 => BusPAddr(3),
      I2 => BusPReady_reg_3,
      I3 => BusPAddr(1),
      I4 => BusPAddr(2),
      O => \BusPReady_i_2__22_n_0\
    );
\BusPReady_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(0),
      I2 => BusPAddr(1),
      O => \BusPReady_i_3__10_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__37_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_479\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_479_n_0\
    );
\Waveform[22]_INST_0_i_523\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_523_n_0\
    );
\increment[23]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment_reg[0]_1\,
      I2 => \increment_reg[0]_2\,
      I3 => \increment_reg[0]_3\,
      I4 => \increment_reg[0]_4\,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__41_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_40
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_160\ => \Waveform[22]_INST_0_i_479_n_0\,
      \Waveform[22]_INST_0_i_182\ => \Waveform[22]_INST_0_i_523_n_0\,
      \channels[2].waveform\(23 downto 0) => \channels[2].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \increment_reg[0]_0\,
      I2 => \wavetype_reg[0]_0\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_2__38_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \increment_reg[0]_0\,
      I2 => \wavetype_reg[0]_0\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_2__38_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__38_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized10\ is
  port (
    \channels[11].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPAddr_11_sp_1 : out STD_LOGIC;
    BusPAddr_7_sp_1 : out STD_LOGIC;
    BusPAddr_10_sp_1 : out STD_LOGIC;
    \BusPAddr[31]\ : out STD_LOGIC;
    \BusPAddr[19]\ : out STD_LOGIC;
    BusPAddr_12_sp_1 : out STD_LOGIC;
    BusPAddr_15_sp_1 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    \increment_reg[0]_3\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized10\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized10\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized10\ is
  signal \^buspaddr[19]\ : STD_LOGIC;
  signal \^buspaddr[31]\ : STD_LOGIC;
  signal BusPAddr_10_sn_1 : STD_LOGIC;
  signal BusPAddr_11_sn_1 : STD_LOGIC;
  signal BusPAddr_12_sn_1 : STD_LOGIC;
  signal BusPAddr_15_sn_1 : STD_LOGIC;
  signal BusPAddr_7_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__36_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_416_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_425_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__44_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_416\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_425\ : label is "soft_lutpair38";
begin
  \BusPAddr[19]\ <= \^buspaddr[19]\;
  \BusPAddr[31]\ <= \^buspaddr[31]\;
  BusPAddr_10_sp_1 <= BusPAddr_10_sn_1;
  BusPAddr_11_sp_1 <= BusPAddr_11_sn_1;
  BusPAddr_12_sp_1 <= BusPAddr_12_sn_1;
  BusPAddr_15_sp_1 <= BusPAddr_15_sn_1;
  BusPAddr_7_sp_1 <= BusPAddr_7_sn_1;
\BusPReady_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80AA000080AA"
    )
        port map (
      I0 => BusPAddr_10_sn_1,
      I1 => BusPAddr(4),
      I2 => BusPReady_reg_0,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__36_n_0\
    );
\BusPReady_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(4),
      I2 => BusPReady_reg_3,
      I3 => BusPAddr(5),
      I4 => \^buspaddr[31]\,
      O => BusPAddr_10_sn_1
    );
BusPReady_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => BusPAddr(17),
      I1 => BusPAddr(16),
      I2 => BusPAddr(6),
      I3 => BusPSel,
      O => \^buspaddr[31]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__36_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_416_n_0\
    );
\Waveform[22]_INST_0_i_425\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_425_n_0\
    );
\increment[23]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => BusPAddr_11_sn_1,
      I1 => BusPAddr_7_sn_1,
      I2 => \increment_reg[0]_0\,
      I3 => BusPEnable,
      I4 => BusPSel,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__44_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_60
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_120\ => \Waveform[22]_INST_0_i_416_n_0\,
      \Waveform[22]_INST_0_i_142\ => \Waveform[22]_INST_0_i_425_n_0\,
      \channels[11].waveform\(23 downto 0) => \channels[11].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPAddr_11_sn_1,
      I2 => BusPAddr_7_sn_1,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_4__2_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPAddr_11_sn_1,
      I2 => BusPAddr_7_sn_1,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_4__2_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \increment_reg[0]_2\,
      I1 => \^buspaddr[19]\,
      I2 => \increment_reg[0]_3\,
      I3 => BusPAddr_12_sn_1,
      I4 => BusPAddr_15_sn_1,
      I5 => BusPAddr(4),
      O => BusPAddr_11_sn_1
    );
\wavetype[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(3),
      I4 => \increment_reg[0]_1\,
      O => BusPAddr_7_sn_1
    );
\wavetype[1]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_4__2_n_0\
    );
\wavetype[1]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(12),
      I1 => BusPAddr(13),
      I2 => BusPAddr(14),
      I3 => BusPAddr(15),
      O => \^buspaddr[19]\
    );
\wavetype[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(9),
      I2 => BusPAddr(10),
      I3 => BusPAddr(11),
      O => BusPAddr_15_sn_1
    );
\wavetype[1]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(7),
      I2 => BusPAddr(6),
      O => BusPAddr_12_sn_1
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized11\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[12].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[13]\ : out STD_LOGIC;
    \BusPAddr[11]\ : out STD_LOGIC;
    \BusPAddr[8]\ : out STD_LOGIC;
    \BusPAddr[13]_0\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[11].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[10].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized11\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized11\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized11\ is
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \^buspaddr[13]\ : STD_LOGIC;
  signal \^buspaddr[13]_0\ : STD_LOGIC;
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__33_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_417_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_426_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__32_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_3__5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_417\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_426\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__28\ : label is "soft_lutpair51";
begin
  \BusPAddr[11]\ <= \^buspaddr[11]\;
  \BusPAddr[13]\ <= \^buspaddr[13]\;
  \BusPAddr[13]_0\ <= \^buspaddr[13]_0\;
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => \^buspaddr[13]\,
      I1 => BusPSel,
      I2 => \^buspaddr[11]\,
      I3 => \^buspaddr[8]\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__33_n_0\
    );
\BusPReady_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(2),
      O => \^buspaddr[8]\
    );
\BusPReady_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(3),
      I2 => BusPAddr(5),
      O => \^buspaddr[11]\
    );
\BusPReady_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => BusPAddr(6),
      O => \^buspaddr[13]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__33_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_417\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_417_n_0\
    );
\Waveform[22]_INST_0_i_426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_426_n_0\
    );
\increment[23]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__32_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_59
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_120\ => \Waveform[22]_INST_0_i_417_n_0\,
      \Waveform[22]_INST_0_i_142\ => \Waveform[22]_INST_0_i_426_n_0\,
      \channels[10].waveform\(1 downto 0) => \channels[10].waveform\(1 downto 0),
      \channels[11].waveform\(1 downto 0) => \channels[11].waveform\(1 downto 0),
      \channels[12].waveform\(23 downto 0) => \channels[12].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \^buspaddr[13]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \^buspaddr[13]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \wavetype_reg[1]_0\,
      I1 => BusPAddr(6),
      I2 => \wavetype_reg[1]_1\,
      I3 => \^buspaddr[11]\,
      I4 => BusPAddr(0),
      O => \^buspaddr[13]_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized12\ is
  port (
    \channels[13].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[8]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[14].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[15].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized12\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized12\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized12\ is
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__32_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_391_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_400_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__33_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_391\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_400\ : label is "soft_lutpair65";
begin
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPSel,
      I2 => BusPReady_reg_1,
      I3 => \^buspaddr[8]\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__32_n_0\
    );
\BusPReady_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(2),
      O => \^buspaddr[8]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__32_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_391\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_391_n_0\
    );
\Waveform[22]_INST_0_i_400\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_400_n_0\
    );
\increment[23]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__33_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_58
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_86\ => \Waveform[22]_INST_0_i_391_n_0\,
      \Waveform[22]_INST_0_i_96\ => \Waveform[22]_INST_0_i_400_n_0\,
      \channels[13].waveform\(23 downto 0) => \channels[13].waveform\(23 downto 0),
      \channels[14].waveform\(0) => \channels[14].waveform\(0),
      \channels[15].waveform\(0) => \channels[15].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized13\ is
  port (
    \channels[14].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[12]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized13\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized13\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized13\ is
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \BusPReady_i_1__31_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_392_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_401_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__34_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_392\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_401\ : label is "soft_lutpair78";
begin
  \BusPAddr[12]\ <= \^buspaddr[12]\;
\BusPReady_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3380FF80"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPSel,
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_n_0,
      I4 => BusPEnable,
      O => \BusPReady_i_1__31_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__31_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_392\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_392_n_0\
    );
\Waveform[22]_INST_0_i_401\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_401_n_0\
    );
\increment[23]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => \^buspaddr[12]\,
      O => \increment[23]_i_1__34_n_0\
    );
\increment[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(3),
      I2 => BusPAddr(4),
      I3 => \increment_reg[0]_0\,
      I4 => BusPAddr(6),
      I5 => \increment_reg[0]_1\,
      O => \^buspaddr[12]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_57
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_86\ => \Waveform[22]_INST_0_i_392_n_0\,
      \Waveform[22]_INST_0_i_96\ => \Waveform[22]_INST_0_i_401_n_0\,
      \channels[14].waveform\(23 downto 0) => \channels[14].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized14\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[15].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    \channels[14].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[13].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized14\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized14\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized14\ is
  signal \BusPReady_i_1__30_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_393_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_402_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__26_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_393\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_402\ : label is "soft_lutpair91";
begin
\BusPReady_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPSel,
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__30_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__30_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_393\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_393_n_0\
    );
\Waveform[22]_INST_0_i_402\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_402_n_0\
    );
\increment[23]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__26_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_56
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_86\ => \Waveform[22]_INST_0_i_393_n_0\,
      \Waveform[22]_INST_0_i_96\ => \Waveform[22]_INST_0_i_402_n_0\,
      \channels[13].waveform\(1 downto 0) => \channels[13].waveform\(1 downto 0),
      \channels[14].waveform\(1 downto 0) => \channels[14].waveform\(1 downto 0),
      \channels[15].waveform\(23 downto 0) => \channels[15].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized15\ is
  port (
    \channels[16].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[11]\ : out STD_LOGIC;
    \BusPAddr[13]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[17].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[18].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized15\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized15\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized15\ is
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \^buspaddr[13]\ : STD_LOGIC;
  signal \BusPReady_i_1__29_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_394_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_403_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__28_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_394\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_403\ : label is "soft_lutpair104";
begin
  \BusPAddr[11]\ <= \^buspaddr[11]\;
  \BusPAddr[13]\ <= \^buspaddr[13]\;
\BusPReady_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPSel,
      I2 => BusPReady_reg_1,
      I3 => \^buspaddr[11]\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__29_n_0\
    );
\BusPReady_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(3),
      I2 => BusPAddr(5),
      O => \^buspaddr[11]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__29_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_394\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_394_n_0\
    );
\Waveform[22]_INST_0_i_403\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_403_n_0\
    );
\increment[23]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__28_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_55
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_104\ => \Waveform[22]_INST_0_i_403_n_0\,
      \Waveform[22]_INST_0_i_88\ => \Waveform[22]_INST_0_i_394_n_0\,
      \channels[16].waveform\(23 downto 0) => \channels[16].waveform\(23 downto 0),
      \channels[17].waveform\(0) => \channels[17].waveform\(0),
      \channels[18].waveform\(0) => \channels[18].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \^buspaddr[13]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \^buspaddr[13]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \wavetype_reg[1]_0\,
      I1 => BusPAddr(6),
      I2 => \wavetype_reg[1]_1\,
      I3 => \^buspaddr[11]\,
      I4 => BusPAddr(0),
      O => \^buspaddr[13]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized16\ is
  port (
    \channels[17].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized16\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized16\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized16\ is
  signal \BusPReady_i_1__28_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_395_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_404_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__29_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_395\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_404\ : label is "soft_lutpair117";
begin
\BusPReady_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPSel,
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__28_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__28_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_395\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_395_n_0\
    );
\Waveform[22]_INST_0_i_404\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_404_n_0\
    );
\increment[23]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__29_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_54
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_104\ => \Waveform[22]_INST_0_i_404_n_0\,
      \Waveform[22]_INST_0_i_88\ => \Waveform[22]_INST_0_i_395_n_0\,
      \channels[17].waveform\(23 downto 0) => \channels[17].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized17\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[18].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[12]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[17].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[16].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPSel : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized17\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized17\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized17\ is
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \BusPReady_i_1__27_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__17_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_396_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_405_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__30_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_396\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_405\ : label is "soft_lutpair130";
begin
  \BusPAddr[12]\ <= \^buspaddr[12]\;
\BusPReady_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => \BusPReady_i_2__17_n_0\,
      I1 => BusPSel,
      I2 => BusPReady_reg_0,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__27_n_0\
    );
\BusPReady_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(1),
      O => \BusPReady_i_2__17_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__27_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_396\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_396_n_0\
    );
\Waveform[22]_INST_0_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_405_n_0\
    );
\increment[23]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => \^buspaddr[12]\,
      O => \increment[23]_i_1__30_n_0\
    );
\increment[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(3),
      I2 => BusPAddr(4),
      I3 => \increment_reg[0]_0\,
      I4 => BusPAddr(6),
      I5 => \increment_reg[0]_1\,
      O => \^buspaddr[12]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_53
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_104\ => \Waveform[22]_INST_0_i_405_n_0\,
      \Waveform[22]_INST_0_i_88\ => \Waveform[22]_INST_0_i_396_n_0\,
      \channels[16].waveform\(1 downto 0) => \channels[16].waveform\(1 downto 0),
      \channels[17].waveform\(1 downto 0) => \channels[17].waveform\(1 downto 0),
      \channels[18].waveform\(23 downto 0) => \channels[18].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized18\ is
  port (
    \channels[19].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    \channels[20].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[21].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized18\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized18\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized18\ is
  signal \BusPReady_i_1__26_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_397_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_406_n_0\ : STD_LOGIC;
  signal \increment__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_397\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_406\ : label is "soft_lutpair143";
begin
\BusPReady_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33338000FFFF8000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPSel,
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__26_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__26_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_397\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_397_n_0\
    );
\Waveform[22]_INST_0_i_406\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_406_n_0\
    );
\increment[23]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_0\,
      O => \increment__0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_52
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_112\ => \Waveform[22]_INST_0_i_406_n_0\,
      \Waveform[22]_INST_0_i_90\ => \Waveform[22]_INST_0_i_397_n_0\,
      \channels[19].waveform\(23 downto 0) => \channels[19].waveform\(23 downto 0),
      \channels[20].waveform\(0) => \channels[20].waveform\(0),
      \channels[21].waveform\(0) => \channels[21].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized19\ is
  port (
    \channels[20].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized19\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized19\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized19\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \BusPReady_i_1__19_n_0\ : STD_LOGIC;
  signal \BusPReady_i_3__4_n_0\ : STD_LOGIC;
  signal \BusPReady_i_4__0_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_398_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_407_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__19_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_3__4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \BusPReady_i_4__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_398\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_407\ : label is "soft_lutpair170";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
\BusPReady_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FF00FF02FF00"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \BusPReady_i_3__4_n_0\,
      I2 => \BusPReady_i_4__0_n_0\,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__19_n_0\
    );
\BusPReady_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      O => \BusPReady_i_3__4_n_0\
    );
\BusPReady_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(4),
      I2 => BusPAddr(5),
      O => \BusPReady_i_4__0_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__19_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_398\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_398_n_0\
    );
\Waveform[22]_INST_0_i_407\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_407_n_0\
    );
\increment[23]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \^buspaddr[10]\,
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__19_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_50
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_112\ => \Waveform[22]_INST_0_i_407_n_0\,
      \Waveform[22]_INST_0_i_90\ => \Waveform[22]_INST_0_i_398_n_0\,
      \channels[20].waveform\(23 downto 0) => \channels[20].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__18_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__18_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__18_n_0\
    );
\wavetype[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      O => \^buspaddr[10]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[3].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[8]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[2].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[1].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized2\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized2\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized2\ is
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__38_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__16_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_480_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_524_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__43_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_480\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_524\ : label is "soft_lutpair451";
begin
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF202200002022"
    )
        port map (
      I0 => \BusPReady_i_2__16_n_0\,
      I1 => BusPReady_reg_0,
      I2 => \^buspaddr[8]\,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__38_n_0\
    );
\BusPReady_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(1),
      O => \^buspaddr[8]\
    );
\BusPReady_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      O => \BusPReady_i_2__16_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__38_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_480\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_480_n_0\
    );
\Waveform[22]_INST_0_i_524\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_524_n_0\
    );
\increment[23]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment_reg[0]_1\,
      I2 => \increment_reg[0]_2\,
      I3 => BusPEnable,
      I4 => BusPSel,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__43_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_29
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_160\ => \Waveform[22]_INST_0_i_480_n_0\,
      \Waveform[22]_INST_0_i_182\ => \Waveform[22]_INST_0_i_524_n_0\,
      \channels[1].waveform\(1 downto 0) => \channels[1].waveform\(1 downto 0),
      \channels[2].waveform\(1 downto 0) => \channels[2].waveform\(1 downto 0),
      \channels[3].waveform\(23 downto 0) => \channels[3].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \increment_reg[0]_0\,
      I2 => \increment_reg[0]_1\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_2__37_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \increment_reg[0]_0\,
      I2 => \increment_reg[0]_1\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_2__37_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__37_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized20\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[21].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    \BusPAddr[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[20].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[19].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized20\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized20\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized20\ is
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal \BusPReady_i_1__20_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_399_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_408_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__20_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_399\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_408\ : label is "soft_lutpair183";
begin
  \BusPAddr[12]\ <= \^buspaddr[12]\;
  \BusPAddr[9]\ <= \^buspaddr[9]\;
\BusPReady_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FF00FF02FF00"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => \^buspaddr[12]\,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__20_n_0\
    );
\BusPReady_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      O => \^buspaddr[12]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__20_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_399\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_399_n_0\
    );
\Waveform[22]_INST_0_i_408\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_408_n_0\
    );
\increment[23]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \^buspaddr[9]\,
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__20_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_49
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_112\ => \Waveform[22]_INST_0_i_408_n_0\,
      \Waveform[22]_INST_0_i_90\ => \Waveform[22]_INST_0_i_399_n_0\,
      \channels[19].waveform\(1 downto 0) => \channels[19].waveform\(1 downto 0),
      \channels[20].waveform\(1 downto 0) => \channels[20].waveform\(1 downto 0),
      \channels[21].waveform\(23 downto 0) => \channels[21].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__19_n_0\,
      I3 => \^buspaddr[9]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__19_n_0\,
      I3 => \^buspaddr[9]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__19_n_0\
    );
\wavetype[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      O => \^buspaddr[9]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized21\ is
  port (
    \channels[22].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    \BusPAddr[11]\ : out STD_LOGIC;
    \BusPAddr[12]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \channels[23].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[24].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized21\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized21\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized21\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \BusPReady_i_1__21_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1095_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1104_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__21_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_3__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \BusPReady_i_3__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1095\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1104\ : label is "soft_lutpair197";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
  \BusPAddr[11]\ <= \^buspaddr[11]\;
  \BusPAddr[12]\ <= \^buspaddr[12]\;
\BusPReady_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FF00FF20FF00"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \^buspaddr[11]\,
      I2 => \^buspaddr[12]\,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__21_n_0\
    );
\BusPReady_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPAddr(1),
      I4 => BusPAddr(5),
      O => \^buspaddr[11]\
    );
\BusPReady_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(4),
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      O => \^buspaddr[12]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__21_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1095\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1095_n_0\
    );
\Waveform[22]_INST_0_i_1104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1104_n_0\
    );
\increment[23]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \^buspaddr[10]\,
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__21_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_48
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_526\ => \Waveform[22]_INST_0_i_1095_n_0\,
      \Waveform[22]_INST_0_i_536\ => \Waveform[22]_INST_0_i_1104_n_0\,
      \channels[22].waveform\(23 downto 0) => \channels[22].waveform\(23 downto 0),
      \channels[23].waveform\(0) => \channels[23].waveform\(0),
      \channels[24].waveform\(0) => \channels[24].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__20_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__20_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__20_n_0\
    );
\wavetype[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      O => \^buspaddr[10]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized22\ is
  port (
    \BusPAddr[30]\ : out STD_LOGIC;
    \channels[23].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPAddr_8_sp_1 : out STD_LOGIC;
    BusPAddr_11_sp_1 : out STD_LOGIC;
    BusPAddr_13_sp_1 : out STD_LOGIC;
    BusPAddr_6_sp_1 : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized22\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized22\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized22\ is
  signal \^buspaddr[30]\ : STD_LOGIC;
  signal BusPAddr_11_sn_1 : STD_LOGIC;
  signal BusPAddr_13_sn_1 : STD_LOGIC;
  signal BusPAddr_6_sn_1 : STD_LOGIC;
  signal BusPAddr_8_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__22_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__12_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1096_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1105_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__22_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_3__13\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1096\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1105\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__21\ : label is "soft_lutpair210";
begin
  \BusPAddr[30]\ <= \^buspaddr[30]\;
  BusPAddr_11_sp_1 <= BusPAddr_11_sn_1;
  BusPAddr_13_sp_1 <= BusPAddr_13_sn_1;
  BusPAddr_6_sp_1 <= BusPAddr_6_sn_1;
  BusPAddr_8_sp_1 <= BusPAddr_8_sn_1;
\BusPReady_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000200"
    )
        port map (
      I0 => BusPAddr_13_sn_1,
      I1 => BusPReady_reg_0,
      I2 => \^buspaddr[30]\,
      I3 => \BusPReady_i_2__12_n_0\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__22_n_0\
    );
BusPReady_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wavetype_reg[1]_0\,
      I1 => BusPReady_reg_2,
      I2 => BusPAddr(10),
      O => BusPAddr_13_sn_1
    );
\BusPReady_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => BusPAddr(9),
      I1 => BusPAddr(5),
      I2 => BusPAddr(7),
      I3 => BusPAddr(6),
      O => \BusPReady_i_2__12_n_0\
    );
\BusPReady_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => BusPAddr(16),
      I1 => BusPAddr(17),
      I2 => BusPSel,
      O => \^buspaddr[30]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__22_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1096\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1096_n_0\
    );
\Waveform[22]_INST_0_i_1105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1105_n_0\
    );
\increment[23]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => BusPAddr_8_sn_1,
      I5 => BusPAddr_11_sn_1,
      O => \increment[23]_i_1__22_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_47
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_526\ => \Waveform[22]_INST_0_i_1096_n_0\,
      \Waveform[22]_INST_0_i_536\ => \Waveform[22]_INST_0_i_1105_n_0\,
      \channels[23].waveform\(23 downto 0) => \channels[23].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_1\,
      I2 => \wavetype[1]_i_2__21_n_0\,
      I3 => BusPAddr_8_sn_1,
      I4 => BusPAddr_11_sn_1,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_1\,
      I2 => \wavetype[1]_i_2__21_n_0\,
      I3 => BusPAddr_8_sn_1,
      I4 => BusPAddr_11_sn_1,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__21_n_0\
    );
\wavetype[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(9),
      I2 => BusPAddr(17),
      I3 => BusPAddr(16),
      I4 => \wavetype[1]_i_4__1_n_0\,
      I5 => \wavetype_reg[1]_0\,
      O => BusPAddr_11_sn_1
    );
\wavetype[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(4),
      I2 => BusPAddr_6_sn_1,
      I3 => BusPAddr(7),
      I4 => BusPAddr(6),
      O => BusPAddr_8_sn_1
    );
\wavetype[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BusPAddr(10),
      I1 => BusPAddr(13),
      I2 => BusPAddr(14),
      I3 => BusPAddr(15),
      I4 => BusPAddr(12),
      I5 => BusPAddr(11),
      O => \wavetype[1]_i_4__1_n_0\
    );
\wavetype[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(0),
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      O => BusPAddr_6_sn_1
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized23\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[24].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[8]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[23].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[22].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized23\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized23\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized23\ is
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__23_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1097_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1106_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__23_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1097\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1106\ : label is "soft_lutpair224";
begin
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF00FF80FF00"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPReady_reg_2,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__23_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__23_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1097\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1097_n_0\
    );
\Waveform[22]_INST_0_i_1106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1106_n_0\
    );
\increment[23]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__23_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_46
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_526\ => \Waveform[22]_INST_0_i_1097_n_0\,
      \Waveform[22]_INST_0_i_536\ => \Waveform[22]_INST_0_i_1106_n_0\,
      \channels[22].waveform\(1 downto 0) => \channels[22].waveform\(1 downto 0),
      \channels[23].waveform\(1 downto 0) => \channels[23].waveform\(1 downto 0),
      \channels[24].waveform\(23 downto 0) => \channels[24].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__22_n_0\,
      I3 => \^buspaddr[8]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__22_n_0\,
      I3 => \^buspaddr[8]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__22_n_0\
    );
\wavetype[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(0),
      I2 => \wavetype_reg[1]_1\,
      I3 => BusPAddr(2),
      I4 => BusPAddr(3),
      O => \^buspaddr[8]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized24\ is
  port (
    \channels[25].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    \channels[26].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[27].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized24\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized24\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized24\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \BusPReady_i_1__24_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__7_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1098_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1107_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__24_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__7\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1098\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1107\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__23\ : label is "soft_lutpair237";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
\BusPReady_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000200"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \BusPReady_i_2__7_n_0\,
      I2 => BusPReady_reg_1,
      I3 => BusPAddr(1),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__24_n_0\
    );
\BusPReady_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPSel,
      I1 => BusPAddr(5),
      I2 => BusPAddr(4),
      O => \BusPReady_i_2__7_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__24_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1098\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1098_n_0\
    );
\Waveform[22]_INST_0_i_1107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1107_n_0\
    );
\increment[23]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \^buspaddr[10]\,
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__24_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_45
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_528\ => \Waveform[22]_INST_0_i_1098_n_0\,
      \Waveform[22]_INST_0_i_544\ => \Waveform[22]_INST_0_i_1107_n_0\,
      \channels[25].waveform\(23 downto 0) => \channels[25].waveform\(23 downto 0),
      \channels[26].waveform\(0) => \channels[26].waveform\(0),
      \channels[27].waveform\(0) => \channels[27].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__23_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__23_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__23_n_0\
    );
\wavetype[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      O => \^buspaddr[10]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized25\ is
  port (
    \channels[26].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPAddr_0_sp_1 : out STD_LOGIC;
    BusPAddr_8_sp_1 : out STD_LOGIC;
    \BusPAddr[31]\ : out STD_LOGIC;
    \BusPAddr[31]_0\ : out STD_LOGIC;
    BusPAddr_11_sp_1 : out STD_LOGIC;
    \BusPAddr[12]\ : out STD_LOGIC;
    \BusPAddr[0]_0\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWrite : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized25\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized25\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized25\ is
  signal \^buspaddr[0]_0\ : STD_LOGIC;
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \^buspaddr[31]\ : STD_LOGIC;
  signal \^buspaddr[31]_0\ : STD_LOGIC;
  signal BusPAddr_0_sn_1 : STD_LOGIC;
  signal BusPAddr_11_sn_1 : STD_LOGIC;
  signal BusPAddr_8_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__25_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1099_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1108_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__25_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__10\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \BusPReady_i_2__6\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1099\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1108\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \increment[23]_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__25\ : label is "soft_lutpair252";
begin
  \BusPAddr[0]_0\ <= \^buspaddr[0]_0\;
  \BusPAddr[12]\ <= \^buspaddr[12]\;
  \BusPAddr[31]\ <= \^buspaddr[31]\;
  \BusPAddr[31]_0\ <= \^buspaddr[31]_0\;
  BusPAddr_0_sp_1 <= BusPAddr_0_sn_1;
  BusPAddr_11_sp_1 <= BusPAddr_11_sn_1;
  BusPAddr_8_sp_1 <= BusPAddr_8_sn_1;
\BusPReady_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FF00FF08FF00"
    )
        port map (
      I0 => \^buspaddr[31]_0\,
      I1 => BusPAddr_11_sn_1,
      I2 => \^buspaddr[12]\,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__25_n_0\
    );
\BusPReady_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => BusPAddr(11),
      I1 => BusPAddr(10),
      I2 => BusPReady_reg_0,
      I3 => BusPReady_reg_1,
      I4 => BusPAddr(9),
      O => \^buspaddr[31]_0\
    );
\BusPReady_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BusPAddr(7),
      I1 => BusPAddr(8),
      O => BusPAddr_11_sn_1
    );
\BusPReady_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888880FF"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(7),
      I2 => BusPAddr(4),
      I3 => BusPAddr(5),
      I4 => BusPAddr(6),
      O => \^buspaddr[12]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__25_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1099\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1099_n_0\
    );
\Waveform[22]_INST_0_i_1108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1108_n_0\
    );
\increment[23]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => BusPAddr_0_sn_1,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => BusPAddr_8_sn_1,
      I5 => \^buspaddr[31]\,
      O => \increment[23]_i_1__25_n_0\
    );
\increment[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPWrite,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      O => BusPAddr_0_sn_1
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_44
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_528\ => \Waveform[22]_INST_0_i_1099_n_0\,
      \Waveform[22]_INST_0_i_544\ => \Waveform[22]_INST_0_i_1108_n_0\,
      \channels[26].waveform\(23 downto 0) => \channels[26].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \^buspaddr[0]_0\,
      I2 => \wavetype[1]_i_2__24_n_0\,
      I3 => BusPAddr_8_sn_1,
      I4 => \^buspaddr[31]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \^buspaddr[0]_0\,
      I2 => \wavetype[1]_i_2__24_n_0\,
      I3 => BusPAddr_8_sn_1,
      I4 => \^buspaddr[31]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__24_n_0\
    );
\wavetype[1]_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPWrite,
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      O => \^buspaddr[0]_0\
    );
\wavetype[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => BusPAddr(11),
      I1 => BusPAddr(10),
      I2 => BusPReady_reg_0,
      I3 => BusPAddr_11_sn_1,
      I4 => BusPAddr(9),
      I5 => BusPReady_reg_1,
      O => \^buspaddr[31]\
    );
\wavetype[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(3),
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(5),
      I4 => BusPAddr(6),
      O => BusPAddr_8_sn_1
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized26\ is
  port (
    \BusPAddr[12]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[27].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \channels[26].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[25].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized26\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized26\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized26\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \BusPReady_i_1__18_n_0\ : STD_LOGIC;
  signal BusPReady_i_4_n_0 : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1100_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1109_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__18_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__29\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of BusPReady_i_4 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1100\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1109\ : label is "soft_lutpair267";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
  \BusPAddr[12]\ <= \^buspaddr[12]\;
\BusPReady_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200000002"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => \^buspaddr[12]\,
      I3 => BusPReady_i_4_n_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__18_n_0\
    );
\BusPReady_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(4),
      I2 => BusPAddr(3),
      O => \^buspaddr[12]\
    );
BusPReady_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(4),
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      O => BusPReady_i_4_n_0
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__18_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1100_n_0\
    );
\Waveform[22]_INST_0_i_1109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1109_n_0\
    );
\increment[23]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \^buspaddr[10]\,
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__18_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_43
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_528\ => \Waveform[22]_INST_0_i_1100_n_0\,
      \Waveform[22]_INST_0_i_544\ => \Waveform[22]_INST_0_i_1109_n_0\,
      \channels[25].waveform\(1 downto 0) => \channels[25].waveform\(1 downto 0),
      \channels[26].waveform\(1 downto 0) => \channels[26].waveform\(1 downto 0),
      \channels[27].waveform\(23 downto 0) => \channels[27].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__17_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__17_n_0\,
      I3 => \^buspaddr[10]\,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__17_n_0\
    );
\wavetype[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      O => \^buspaddr[10]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized27\ is
  port (
    \channels[28].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWrite_0 : out STD_LOGIC;
    \BusPAddr[26]\ : out STD_LOGIC;
    \BusPAddr[30]\ : out STD_LOGIC;
    \BusPAddr[23]\ : out STD_LOGIC;
    BusPWrite_1 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[29].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[30].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPWrite : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized27\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized27\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized27\ is
  signal \^buspaddr[23]\ : STD_LOGIC;
  signal \^buspaddr[26]\ : STD_LOGIC;
  signal \^buspaddr[30]\ : STD_LOGIC;
  signal \BusPReady_i_1__34_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__21_n_0\ : STD_LOGIC;
  signal \BusPReady_i_3__9_n_0\ : STD_LOGIC;
  signal BusPReady_i_5_n_0 : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \^buspwrite_0\ : STD_LOGIC;
  signal \^buspwrite_1\ : STD_LOGIC;
  signal \increment__1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \increment[23]_i_2__6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \wavetype[1]_i_4__3\ : label is "soft_lutpair281";
begin
  \BusPAddr[23]\ <= \^buspaddr[23]\;
  \BusPAddr[26]\ <= \^buspaddr[26]\;
  \BusPAddr[30]\ <= \^buspaddr[30]\;
  BusPWrite_0 <= \^buspwrite_0\;
  BusPWrite_1 <= \^buspwrite_1\;
\BusPReady_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FE000000FE"
    )
        port map (
      I0 => \BusPReady_i_2__21_n_0\,
      I1 => \BusPReady_i_3__9_n_0\,
      I2 => \^buspaddr[26]\,
      I3 => BusPReady_i_5_n_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_0,
      O => \BusPReady_i_1__34_n_0\
    );
\BusPReady_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(6),
      I2 => BusPAddr(7),
      O => \BusPReady_i_2__21_n_0\
    );
\BusPReady_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(9),
      O => \BusPReady_i_3__9_n_0\
    );
\BusPReady_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^buspaddr[23]\,
      I1 => BusPAddr(17),
      I2 => BusPAddr(16),
      I3 => BusPAddr(20),
      O => \^buspaddr[26]\
    );
BusPReady_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAFFFFFFFF"
    )
        port map (
      I0 => BusPReady_reg_1,
      I1 => BusPReady_reg_2,
      I2 => BusPAddr(5),
      I3 => BusPAddr(3),
      I4 => BusPAddr(4),
      I5 => BusPReady_reg_3,
      O => BusPReady_i_5_n_0
    );
BusPReady_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(14),
      I1 => BusPAddr(15),
      I2 => BusPAddr(18),
      I3 => BusPAddr(19),
      O => \^buspaddr[23]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__34_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \wavetype[1]_i_2__34_n_0\,
      I1 => \wavetype[1]_i_3__16_n_0\,
      I2 => \^buspwrite_0\,
      I3 => BusPEnable,
      I4 => BusPSel,
      I5 => BusPReady_reg_n_0,
      O => \increment__1\
    );
\increment[23]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => BusPWrite,
      I1 => BusPAddr(0),
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      O => \^buspwrite_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__1\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_42
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[6]_INST_0_i_426_0\ => \wavetype_reg_n_0_[0]\,
      \Waveform[6]_INST_0_i_426_1\ => \wavetype_reg_n_0_[1]\,
      \channels[28].waveform\(23 downto 0) => \channels[28].waveform\(23 downto 0),
      \channels[29].waveform\(0) => \channels[29].waveform\(0),
      \channels[30].waveform\(0) => \channels[30].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype[1]_i_2__34_n_0\,
      I2 => \wavetype[1]_i_3__16_n_0\,
      I3 => \^buspwrite_1\,
      I4 => \wavetype[1]_i_5__0_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype[1]_i_2__34_n_0\,
      I2 => \wavetype[1]_i_3__16_n_0\,
      I3 => \^buspwrite_1\,
      I4 => \wavetype[1]_i_5__0_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \wavetype_reg[1]_0\,
      I1 => BusPAddr(6),
      I2 => BusPAddr(7),
      I3 => BusPAddr(9),
      I4 => BusPAddr(8),
      I5 => \wavetype_reg[1]_1\,
      O => \wavetype[1]_i_2__34_n_0\
    );
\wavetype[1]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^buspaddr[30]\,
      I1 => BusPAddr(10),
      I2 => BusPAddr(11),
      I3 => BusPAddr(12),
      I4 => BusPAddr(13),
      I5 => \^buspaddr[26]\,
      O => \wavetype[1]_i_3__16_n_0\
    );
\wavetype[1]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => BusPWrite,
      I1 => BusPAddr(0),
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      O => \^buspwrite_1\
    );
\wavetype[1]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BusPAddr(21),
      I1 => BusPAddr(22),
      O => \^buspaddr[30]\
    );
\wavetype[1]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_5__0_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized28\ is
  port (
    \channels[29].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[8]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized28\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized28\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized28\ is
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__16_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1102_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1111_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__16_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1102\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1111\ : label is "soft_lutpair294";
begin
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000400000004"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPReady_reg_0,
      I2 => \^buspaddr[8]\,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__16_n_0\
    );
\BusPReady_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      O => \^buspaddr[8]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__16_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1102_n_0\
    );
\Waveform[22]_INST_0_i_1111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1111_n_0\
    );
\increment[23]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__16_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_41
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_530\ => \Waveform[22]_INST_0_i_1102_n_0\,
      \Waveform[22]_INST_0_i_552\ => \Waveform[22]_INST_0_i_1111_n_0\,
      \channels[29].waveform\(23 downto 0) => \channels[29].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__15_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__15_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__15_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized29\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[30].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[29].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[28].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized29\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized29\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized29\ is
  signal \BusPReady_i_1__15_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__8_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1103_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1112_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__15_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1103\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1112\ : label is "soft_lutpair320";
begin
\BusPReady_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FF04FF04FF04"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPReady_reg_0,
      I2 => \BusPReady_i_2__8_n_0\,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__15_n_0\
    );
\BusPReady_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(3),
      I2 => BusPAddr(4),
      I3 => BusPAddr(2),
      I4 => BusPAddr(1),
      O => \BusPReady_i_2__8_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__15_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1103_n_0\
    );
\Waveform[22]_INST_0_i_1112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1112_n_0\
    );
\increment[23]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__15_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_39
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_530\ => \Waveform[22]_INST_0_i_1103_n_0\,
      \Waveform[22]_INST_0_i_552\ => \Waveform[22]_INST_0_i_1112_n_0\,
      \channels[28].waveform\(1 downto 0) => \channels[28].waveform\(1 downto 0),
      \channels[29].waveform\(1 downto 0) => \channels[29].waveform\(1 downto 0),
      \channels[30].waveform\(23 downto 0) => \channels[30].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__14_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__14_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__14_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized3\ is
  port (
    \BusPAddr[8]\ : out STD_LOGIC;
    \channels[4].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[11]\ : out STD_LOGIC;
    \BusPAddr[7]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \channels[5].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[6].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    \increment_reg[0]_3\ : in STD_LOGIC;
    \increment_reg[0]_4\ : in STD_LOGIC;
    \increment_reg[0]_5\ : in STD_LOGIC;
    \increment_reg[0]_6\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized3\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized3\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized3\ is
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \^buspaddr[7]\ : STD_LOGIC;
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__44_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_409_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_418_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__46_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__31\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_409\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_418\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__35\ : label is "soft_lutpair596";
begin
  \BusPAddr[11]\ <= \^buspaddr[11]\;
  \BusPAddr[7]\ <= \^buspaddr[7]\;
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF880800008808"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \^buspaddr[8]\,
      I2 => BusPReady_reg_1,
      I3 => BusPAddr(3),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__44_n_0\
    );
\BusPReady_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      O => \^buspaddr[8]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__44_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_409\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_409_n_0\
    );
\Waveform[22]_INST_0_i_418\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_418_n_0\
    );
\increment[23]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^buspaddr[11]\,
      I1 => \^buspaddr[7]\,
      I2 => \increment_reg[0]_0\,
      I3 => BusPEnable,
      I4 => BusPSel,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__46_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_18
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_116\ => \Waveform[22]_INST_0_i_409_n_0\,
      \Waveform[22]_INST_0_i_126\ => \Waveform[22]_INST_0_i_418_n_0\,
      \channels[4].waveform\(23 downto 0) => \channels[4].waveform\(23 downto 0),
      \channels[5].waveform\(0) => \channels[5].waveform\(0),
      \channels[6].waveform\(0) => \channels[6].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \^buspaddr[11]\,
      I2 => \^buspaddr[7]\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_3__14_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \^buspaddr[11]\,
      I2 => \^buspaddr[7]\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_3__14_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(3),
      I4 => \increment_reg[0]_1\,
      O => \^buspaddr[7]\
    );
\wavetype[1]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_3__14_n_0\
    );
\wavetype[1]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => \increment_reg[0]_2\,
      I2 => \increment_reg[0]_3\,
      I3 => \increment_reg[0]_4\,
      I4 => \increment_reg[0]_5\,
      I5 => \increment_reg[0]_6\,
      O => \^buspaddr[11]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized30\ is
  port (
    \channels[31].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    \channels[32].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[33].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized30\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized30\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized30\ is
  signal \BusPReady_i_1__14_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1113_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1122_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__14_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1113\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1122\ : label is "soft_lutpair333";
begin
\BusPReady_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040000000400"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPReady_reg_0,
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__14_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__14_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1113_n_0\
    );
\Waveform[22]_INST_0_i_1122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1122_n_0\
    );
\increment[23]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__14_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_38
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_556\ => \Waveform[22]_INST_0_i_1113_n_0\,
      \Waveform[22]_INST_0_i_566\ => \Waveform[22]_INST_0_i_1122_n_0\,
      \channels[31].waveform\(23 downto 0) => \channels[31].waveform\(23 downto 0),
      \channels[32].waveform\(0) => \channels[32].waveform\(0),
      \channels[33].waveform\(0) => \channels[33].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__13_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__13_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__13_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized31\ is
  port (
    \channels[32].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[30]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized31\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized31\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized31\ is
  signal \^buspaddr[30]\ : STD_LOGIC;
  signal \BusPReady_i_1__13_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__14_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1114_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1123_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__13_n_0\ : STD_LOGIC;
  signal \increment[23]_i_2_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1114\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1123\ : label is "soft_lutpair346";
begin
  \BusPAddr[30]\ <= \^buspaddr[30]\;
\BusPReady_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000000010"
    )
        port map (
      I0 => BusPReady_reg_1,
      I1 => BusPAddr(0),
      I2 => BusPReady_reg_2,
      I3 => \BusPReady_i_2__14_n_0\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_0,
      O => \BusPReady_i_1__13_n_0\
    );
\BusPReady_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      O => \BusPReady_i_2__14_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__13_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1114_n_0\
    );
\Waveform[22]_INST_0_i_1123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1123_n_0\
    );
\increment[23]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \wavetype_reg[1]_0\,
      I2 => \increment[23]_i_2_n_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \^buspaddr[30]\,
      O => \increment[23]_i_1__13_n_0\
    );
\increment[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPSel,
      I2 => BusPEnable,
      I3 => BusPAddr(2),
      I4 => BusPAddr(3),
      I5 => BusPAddr(1),
      O => \increment[23]_i_2_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_37
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_556\ => \Waveform[22]_INST_0_i_1114_n_0\,
      \Waveform[22]_INST_0_i_566\ => \Waveform[22]_INST_0_i_1123_n_0\,
      \channels[32].waveform\(23 downto 0) => \channels[32].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype_reg[1]_0\,
      I3 => \wavetype[1]_i_2__12_n_0\,
      I4 => \^buspaddr[30]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype_reg[1]_0\,
      I3 => \wavetype[1]_i_2__12_n_0\,
      I4 => \^buspaddr[30]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \increment_reg[0]_1\,
      I1 => BusPAddr(1),
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      I4 => BusPReady_reg_0,
      I5 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__12_n_0\
    );
\wavetype[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => BusPAddr(4),
      I2 => BusPAddr(5),
      O => \^buspaddr[30]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized32\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[33].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPSel_0 : out STD_LOGIC;
    \BusPAddr[10]\ : out STD_LOGIC;
    BusPEnable_0 : out STD_LOGIC;
    \BusPAddr[12]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[32].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[31].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \wavetype[1]_i_3__17\ : in STD_LOGIC;
    \wavetype[1]_i_3__17_0\ : in STD_LOGIC;
    \wavetype[1]_i_3__17_1\ : in STD_LOGIC;
    \wavetype[1]_i_3__17_2\ : in STD_LOGIC;
    \wavetype[1]_i_3__17_3\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized32\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized32\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized32\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \^buspenable_0\ : STD_LOGIC;
  signal \BusPReady_i_1__61_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \^buspsel_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1115_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1124_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__55_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__26\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \BusPReady_i_3__11\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1115\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1124\ : label is "soft_lutpair360";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
  \BusPAddr[12]\ <= \^buspaddr[12]\;
  BusPEnable_0 <= \^buspenable_0\;
  BusPSel_0 <= \^buspsel_0\;
\BusPReady_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000000020"
    )
        port map (
      I0 => \^buspsel_0\,
      I1 => BusPAddr(4),
      I2 => BusPAddr(1),
      I3 => \^buspaddr[10]\,
      I4 => BusPReady_reg_n_0,
      I5 => \^buspenable_0\,
      O => \BusPReady_i_1__61_n_0\
    );
\BusPReady_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^buspaddr[12]\,
      I1 => BusPSel,
      O => \^buspsel_0\
    );
\BusPReady_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(2),
      O => \^buspaddr[10]\
    );
\BusPReady_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      O => \^buspenable_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__61_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1115_n_0\
    );
\Waveform[22]_INST_0_i_1124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1124_n_0\
    );
\increment[23]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__55_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_36
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_556\ => \Waveform[22]_INST_0_i_1115_n_0\,
      \Waveform[22]_INST_0_i_566\ => \Waveform[22]_INST_0_i_1124_n_0\,
      \channels[31].waveform\(1 downto 0) => \channels[31].waveform\(1 downto 0),
      \channels[32].waveform\(1 downto 0) => \channels[32].waveform\(1 downto 0),
      \channels[33].waveform\(23 downto 0) => \channels[33].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \^buspaddr[10]\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \^buspaddr[10]\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \wavetype[1]_i_3__17\,
      I1 => \wavetype[1]_i_3__17_0\,
      I2 => \wavetype[1]_i_3__17_1\,
      I3 => \wavetype[1]_i_3__17_2\,
      I4 => \wavetype[1]_i_3__17_3\,
      I5 => BusPAddr(5),
      O => \^buspaddr[12]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized33\ is
  port (
    \channels[34].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    \BusPAddr[8]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[35].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[36].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized33\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized33\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized33\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__60_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1116_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1125_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__52_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1116\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1125\ : label is "soft_lutpair373";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100000001000"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      I2 => BusPReady_reg_0,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__60_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__60_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1116_n_0\
    );
\Waveform[22]_INST_0_i_1125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1125_n_0\
    );
\increment[23]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPReady_reg_0,
      I2 => BusPAddr(0),
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr(1),
      I5 => BusPAddr(4),
      O => \increment[23]_i_1__52_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_35
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_558\ => \Waveform[22]_INST_0_i_1116_n_0\,
      \Waveform[22]_INST_0_i_574\ => \Waveform[22]_INST_0_i_1125_n_0\,
      \channels[34].waveform\(23 downto 0) => \channels[34].waveform\(23 downto 0),
      \channels[35].waveform\(0) => \channels[35].waveform\(0),
      \channels[36].waveform\(0) => \channels[36].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[10]\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[10]\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(2),
      I2 => BusPAddr(0),
      O => \^buspaddr[10]\
    );
\wavetype[1]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      O => \^buspaddr[8]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized34\ is
  port (
    \channels[35].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized34\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized34\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized34\ is
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal \BusPReady_i_1__59_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1117_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1126_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__56_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1117\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1126\ : label is "soft_lutpair386";
begin
  \BusPAddr[9]\ <= \^buspaddr[9]\;
\BusPReady_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000002000"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      I2 => \^buspaddr[9]\,
      I3 => BusPReady_reg_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__59_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__59_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1117_n_0\
    );
\Waveform[22]_INST_0_i_1126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1126_n_0\
    );
\increment[23]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__56_n_0\
    );
\increment[23]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      O => \^buspaddr[9]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_34
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_558\ => \Waveform[22]_INST_0_i_1117_n_0\,
      \Waveform[22]_INST_0_i_574\ => \Waveform[22]_INST_0_i_1126_n_0\,
      \channels[35].waveform\(23 downto 0) => \channels[35].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[9]\,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[9]\,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized35\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[36].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[35].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[34].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized35\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized35\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized35\ is
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal \BusPReady_i_1__58_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1118_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1127_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__53_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1118\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1127\ : label is "soft_lutpair399";
begin
  \BusPAddr[9]\ <= \^buspaddr[9]\;
\BusPReady_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010000000100"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      I2 => BusPReady_reg_0,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__58_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__58_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1118_n_0\
    );
\Waveform[22]_INST_0_i_1127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1127_n_0\
    );
\increment[23]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPReady_reg_0,
      I2 => BusPAddr(0),
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr(1),
      I5 => BusPAddr(4),
      O => \increment[23]_i_1__53_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_33
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_558\ => \Waveform[22]_INST_0_i_1118_n_0\,
      \Waveform[22]_INST_0_i_574\ => \Waveform[22]_INST_0_i_1127_n_0\,
      \channels[34].waveform\(1 downto 0) => \channels[34].waveform\(1 downto 0),
      \channels[35].waveform\(1 downto 0) => \channels[35].waveform\(1 downto 0),
      \channels[36].waveform\(23 downto 0) => \channels[36].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[9]\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[9]\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => BusPAddr(0),
      O => \^buspaddr[9]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized36\ is
  port (
    \channels[37].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[38].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[39].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized36\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized36\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized36\ is
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal \BusPReady_i_1__57_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1119_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1128_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__57_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1119\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1128\ : label is "soft_lutpair412";
begin
  \BusPAddr[9]\ <= \^buspaddr[9]\;
\BusPReady_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000200"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      I2 => \^buspaddr[9]\,
      I3 => BusPReady_reg_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__57_n_0\
    );
\BusPReady_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      O => \^buspaddr[9]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__57_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1119_n_0\
    );
\Waveform[22]_INST_0_i_1128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1128_n_0\
    );
\increment[23]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__57_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_32
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_560\ => \Waveform[22]_INST_0_i_1119_n_0\,
      \Waveform[22]_INST_0_i_582\ => \Waveform[22]_INST_0_i_1128_n_0\,
      \channels[37].waveform\(23 downto 0) => \channels[37].waveform\(23 downto 0),
      \channels[38].waveform\(0) => \channels[38].waveform\(0),
      \channels[39].waveform\(0) => \channels[39].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[9]\,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \^buspaddr[9]\,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized37\ is
  port (
    \channels[38].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[6]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized37\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized37\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized37\ is
  signal \^buspaddr[6]\ : STD_LOGIC;
  signal \BusPReady_i_1__56_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1120_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1129_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__54_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1120\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1129\ : label is "soft_lutpair425";
begin
  \BusPAddr[6]\ <= \^buspaddr[6]\;
\BusPReady_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000200"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(4),
      I2 => BusPAddr(1),
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__56_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__56_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1120_n_0\
    );
\Waveform[22]_INST_0_i_1129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1129_n_0\
    );
\increment[23]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => BusPReady_reg_1,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \^buspaddr[6]\,
      I4 => BusPAddr(1),
      I5 => BusPAddr(4),
      O => \increment[23]_i_1__54_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_31
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_560\ => \Waveform[22]_INST_0_i_1120_n_0\,
      \Waveform[22]_INST_0_i_582\ => \Waveform[22]_INST_0_i_1129_n_0\,
      \channels[38].waveform\(23 downto 0) => \channels[38].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype[1]_i_2__44_n_0\,
      I2 => \^buspaddr[6]\,
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype[1]_i_2__44_n_0\,
      I2 => \^buspaddr[6]\,
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      O => \wavetype[1]_i_2__44_n_0\
    );
\wavetype[1]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wavetype_reg[1]_0\,
      I1 => \wavetype_reg[1]_1\,
      O => \^buspaddr[6]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized38\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[39].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[8]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[38].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[37].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    \wavetype_reg[1]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized38\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized38\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized38\ is
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__55_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1121_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1130_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__58_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1121\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1130\ : label is "soft_lutpair438";
begin
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000002000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(4),
      I2 => BusPAddr(1),
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__55_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__55_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1121_n_0\
    );
\Waveform[22]_INST_0_i_1130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1130_n_0\
    );
\increment[23]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \^buspaddr[8]\,
      O => \increment[23]_i_1__58_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_30
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_560\ => \Waveform[22]_INST_0_i_1121_n_0\,
      \Waveform[22]_INST_0_i_582\ => \Waveform[22]_INST_0_i_1130_n_0\,
      \channels[37].waveform\(1 downto 0) => \channels[37].waveform\(1 downto 0),
      \channels[38].waveform\(1 downto 0) => \channels[38].waveform\(1 downto 0),
      \channels[39].waveform\(23 downto 0) => \channels[39].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_0\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_0\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => \wavetype_reg[1]_1\,
      I2 => \wavetype_reg[1]_2\,
      I3 => BusPAddr(4),
      O => \^buspaddr[8]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized39\ is
  port (
    \channels[40].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[41].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[42].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized39\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized39\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized39\ is
  signal \BusPReady_i_1__54_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1131_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1140_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__48_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1131\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1140\ : label is "soft_lutpair464";
begin
\BusPReady_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000200"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPAddr(1),
      I3 => BusPAddr(4),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__54_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__54_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1131_n_0\
    );
\Waveform[22]_INST_0_i_1140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1140_n_0\
    );
\increment[23]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => BusPReady_reg_1,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr(4),
      I5 => BusPAddr(1),
      O => \increment[23]_i_1__48_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_28
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_586\ => \Waveform[22]_INST_0_i_1131_n_0\,
      \Waveform[22]_INST_0_i_596\ => \Waveform[22]_INST_0_i_1140_n_0\,
      \channels[40].waveform\(23 downto 0) => \channels[40].waveform\(23 downto 0),
      \channels[41].waveform\(0) => \channels[41].waveform\(0),
      \channels[42].waveform\(0) => \channels[42].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype[1]_i_2__49_n_0\,
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(4),
      I4 => BusPAddr(1),
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype[1]_i_2__49_n_0\,
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(4),
      I4 => BusPAddr(1),
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      O => \wavetype[1]_i_2__49_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized4\ is
  port (
    \channels[5].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPSel_0 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized4\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized4\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized4\ is
  signal \BusPReady_i_1__43_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \^buspsel_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_410_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_419_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__45_n_0\ : STD_LOGIC;
  signal \increment[23]_i_2__4_n_0\ : STD_LOGIC;
  signal \increment[23]_i_3__3_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_410\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_419\ : label is "soft_lutpair742";
begin
  BusPSel_0 <= \^buspsel_0\;
\BusPReady_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF022200000222"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPReady_reg_2,
      I3 => BusPReady_reg_3,
      I4 => BusPReady_reg_n_0,
      I5 => \^buspsel_0\,
      O => \BusPReady_i_1__43_n_0\
    );
\BusPReady_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => BusPSel,
      I1 => BusPEnable,
      O => \^buspsel_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__43_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_410\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_410_n_0\
    );
\Waveform[22]_INST_0_i_419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_419_n_0\
    );
\increment[23]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment[23]_i_2__4_n_0\,
      I2 => \increment[23]_i_3__3_n_0\,
      I3 => \^buspsel_0\,
      I4 => BusPReady_reg_n_0,
      I5 => \increment_reg[0]_1\,
      O => \increment[23]_i_1__45_n_0\
    );
\increment[23]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(0),
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      I4 => BusPAddr(7),
      I5 => BusPAddr(6),
      O => \increment[23]_i_2__4_n_0\
    );
\increment[23]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(5),
      O => \increment[23]_i_3__3_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_7
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_116\ => \Waveform[22]_INST_0_i_410_n_0\,
      \Waveform[22]_INST_0_i_126\ => \Waveform[22]_INST_0_i_419_n_0\,
      \channels[5].waveform\(23 downto 0) => \channels[5].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[0]_0\,
      I2 => \wavetype[1]_i_2__33_n_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[0]_0\,
      I2 => \wavetype[1]_i_2__33_n_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(6),
      I1 => BusPAddr(7),
      I2 => \wavetype_reg[1]_0\,
      I3 => \increment[23]_i_3__3_n_0\,
      I4 => \^buspsel_0\,
      I5 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__33_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized40\ is
  port (
    \channels[41].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized40\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized40\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized40\ is
  signal \BusPReady_i_1__53_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1132_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1141_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__59_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1132\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1141\ : label is "soft_lutpair477";
begin
\BusPReady_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000002000"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \wavetype_reg[1]_0\,
      I2 => BusPAddr(4),
      I3 => BusPAddr(1),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__53_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__53_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1132_n_0\
    );
\Waveform[22]_INST_0_i_1141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1141_n_0\
    );
\increment[23]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__59_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_27
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_586\ => \Waveform[22]_INST_0_i_1132_n_0\,
      \Waveform[22]_INST_0_i_596\ => \Waveform[22]_INST_0_i_1141_n_0\,
      \channels[41].waveform\(23 downto 0) => \channels[41].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_0\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_0\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized41\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[42].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[41].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[40].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized41\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized41\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized41\ is
  signal \BusPReady_i_1__52_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1133_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1142_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__49_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1133\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1142\ : label is "soft_lutpair490";
begin
\BusPReady_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000002000"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(1),
      I2 => BusPReady_reg_0,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__52_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__52_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1133_n_0\
    );
\Waveform[22]_INST_0_i_1142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1142_n_0\
    );
\increment[23]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPReady_reg_0,
      I2 => BusPAddr(0),
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr(2),
      I5 => BusPAddr(1),
      O => \increment[23]_i_1__49_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_26
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_586\ => \Waveform[22]_INST_0_i_1133_n_0\,
      \Waveform[22]_INST_0_i_596\ => \Waveform[22]_INST_0_i_1142_n_0\,
      \channels[40].waveform\(1 downto 0) => \channels[40].waveform\(1 downto 0),
      \channels[41].waveform\(1 downto 0) => \channels[41].waveform\(1 downto 0),
      \channels[42].waveform\(23 downto 0) => \channels[42].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_1\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_2\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_1\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_2\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized42\ is
  port (
    \channels[43].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[44].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[45].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized42\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized42\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized42\ is
  signal \BusPReady_i_1__51_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1134_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1143_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__60_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1134\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1143\ : label is "soft_lutpair503";
begin
\BusPReady_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000008000"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPReady_reg_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__51_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__51_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1134_n_0\
    );
\Waveform[22]_INST_0_i_1143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1143_n_0\
    );
\increment[23]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__60_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_25
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_588\ => \Waveform[22]_INST_0_i_1134_n_0\,
      \Waveform[22]_INST_0_i_604\ => \Waveform[22]_INST_0_i_1143_n_0\,
      \channels[43].waveform\(23 downto 0) => \channels[43].waveform\(23 downto 0),
      \channels[44].waveform\(0) => \channels[44].waveform\(0),
      \channels[45].waveform\(0) => \channels[45].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized43\ is
  port (
    \channels[44].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[11]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized43\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized43\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized43\ is
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \BusPReady_i_1__50_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1135_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1144_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__50_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1135\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1144\ : label is "soft_lutpair516";
begin
  \BusPAddr[11]\ <= \^buspaddr[11]\;
\BusPReadData[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(1),
      O => \^buspaddr[11]\
    );
\BusPReady_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000002000"
    )
        port map (
      I0 => \^buspaddr[11]\,
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPReady_reg_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__50_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__50_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1135_n_0\
    );
\Waveform[22]_INST_0_i_1144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1144_n_0\
    );
\increment[23]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPAddr(0),
      I4 => \wavetype_reg[1]_0\,
      I5 => \^buspaddr[11]\,
      O => \increment[23]_i_1__50_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_24
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_588\ => \Waveform[22]_INST_0_i_1135_n_0\,
      \Waveform[22]_INST_0_i_604\ => \Waveform[22]_INST_0_i_1144_n_0\,
      \channels[44].waveform\(23 downto 0) => \channels[44].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_1\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \^buspaddr[11]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_1\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \^buspaddr[11]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized44\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[45].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[8]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[44].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[43].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    \wavetype_reg[1]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized44\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized44\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized44\ is
  signal \^buspaddr[8]\ : STD_LOGIC;
  signal \BusPReady_i_1__49_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1136_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1145_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__61_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1136\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1145\ : label is "soft_lutpair529";
begin
  \BusPAddr[8]\ <= \^buspaddr[8]\;
\BusPReady_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPReady_reg_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__49_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__49_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1136_n_0\
    );
\Waveform[22]_INST_0_i_1145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1145_n_0\
    );
\increment[23]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => BusPAddr(0),
      I4 => \^buspaddr[8]\,
      O => \increment[23]_i_1__61_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_23
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_588\ => \Waveform[22]_INST_0_i_1136_n_0\,
      \Waveform[22]_INST_0_i_604\ => \Waveform[22]_INST_0_i_1145_n_0\,
      \channels[43].waveform\(1 downto 0) => \channels[43].waveform\(1 downto 0),
      \channels[44].waveform\(1 downto 0) => \channels[44].waveform\(1 downto 0),
      \channels[45].waveform\(23 downto 0) => \channels[45].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(0),
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPReady_reg_n_0,
      I2 => \wavetype_reg[1]_0\,
      I3 => BusPAddr(0),
      I4 => \^buspaddr[8]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => \wavetype_reg[1]_1\,
      I2 => \wavetype_reg[1]_2\,
      I3 => BusPAddr(4),
      O => \^buspaddr[8]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized45\ is
  port (
    BusPAddr_15_sp_1 : out STD_LOGIC;
    BusPAddr_8_sp_1 : out STD_LOGIC;
    \channels[46].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr_3_sp_1 : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \channels[47].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[48].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWrite : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized45\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized45\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized45\ is
  signal BusPAddr_15_sn_1 : STD_LOGIC;
  signal BusPAddr_3_sn_1 : STD_LOGIC;
  signal BusPAddr_8_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__62_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1137_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1146_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__31_n_0\ : STD_LOGIC;
  signal \increment[23]_i_5_n_0\ : STD_LOGIC;
  signal \increment[23]_i_6_n_0\ : STD_LOGIC;
  signal \increment[23]_i_7_n_0\ : STD_LOGIC;
  signal \increment[23]_i_8_n_0\ : STD_LOGIC;
  signal \increment[23]_i_9_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1137\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1146\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \wavetype[0]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \wavetype[1]_i_1\ : label is "soft_lutpair542";
begin
  BusPAddr_15_sp_1 <= BusPAddr_15_sn_1;
  BusPAddr_3_sp_1 <= BusPAddr_3_sn_1;
  BusPAddr_8_sp_1 <= BusPAddr_8_sn_1;
\BusPReady_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F8000FFFF8000"
    )
        port map (
      I0 => BusPAddr_15_sn_1,
      I1 => BusPAddr(13),
      I2 => BusPSel,
      I3 => BusPAddr_8_sn_1,
      I4 => BusPReady_reg_n_0,
      I5 => BusPEnable,
      O => \BusPReady_i_1__62_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__62_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1137_n_0\
    );
\Waveform[22]_INST_0_i_1146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1146_n_0\
    );
\increment[23]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => BusPAddr_3_sn_1,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(13),
      I3 => BusPAddr(2),
      I4 => BusPAddr_8_sn_1,
      I5 => BusPAddr_15_sn_1,
      O => \increment[23]_i_1__31_n_0\
    );
\increment[23]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \increment[23]_i_5_n_0\,
      I1 => BusPAddr(3),
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => BusPWrite,
      I5 => \increment_reg[0]_0\,
      O => BusPAddr_3_sn_1
    );
\increment[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(9),
      I2 => BusPAddr(12),
      I3 => BusPAddr(10),
      I4 => BusPAddr(11),
      O => BusPAddr_8_sn_1
    );
\increment[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment[23]_i_6_n_0\,
      I1 => \increment[23]_i_7_n_0\,
      I2 => \increment[23]_i_8_n_0\,
      I3 => \increment[23]_i_9_n_0\,
      I4 => BusPAddr(15),
      I5 => BusPAddr(14),
      O => BusPAddr_15_sn_1
    );
\increment[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(7),
      I1 => BusPAddr(6),
      I2 => BusPAddr(5),
      I3 => BusPAddr(4),
      O => \increment[23]_i_5_n_0\
    );
\increment[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(19),
      I1 => BusPAddr(18),
      I2 => BusPAddr(17),
      I3 => BusPAddr(16),
      O => \increment[23]_i_6_n_0\
    );
\increment[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(23),
      I1 => BusPAddr(22),
      I2 => BusPAddr(21),
      I3 => BusPAddr(20),
      O => \increment[23]_i_7_n_0\
    );
\increment[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(27),
      I1 => BusPAddr(26),
      I2 => BusPAddr(25),
      I3 => BusPAddr(24),
      O => \increment[23]_i_8_n_0\
    );
\increment[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => BusPAddr(31),
      I1 => BusPAddr(30),
      I2 => BusPAddr(29),
      I3 => BusPAddr(28),
      O => \increment[23]_i_9_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_22
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_590\ => \Waveform[22]_INST_0_i_1137_n_0\,
      \Waveform[22]_INST_0_i_612\ => \Waveform[22]_INST_0_i_1146_n_0\,
      \channels[46].waveform\(23 downto 0) => \channels[46].waveform\(23 downto 0),
      \channels[47].waveform\(0) => \channels[47].waveform\(0),
      \channels[48].waveform\(0) => \channels[48].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype[1]_i_2__27_n_0\,
      I2 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype[1]_i_2__27_n_0\,
      I2 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => BusPAddr_3_sn_1,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(2),
      I3 => BusPAddr(13),
      I4 => BusPAddr_8_sn_1,
      I5 => BusPAddr_15_sn_1,
      O => \wavetype[1]_i_2__27_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized46\ is
  port (
    \channels[47].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BusPReady_reg_0 : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized46\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized46\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized46\ is
  signal BusPReady_i_1_n_0 : STD_LOGIC;
  signal BusPReady_i_3_n_0 : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal increment : STD_LOGIC;
  signal \increment[23]_i_3_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_4_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
begin
BusPReady_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000002000"
    )
        port map (
      I0 => BusPReady_reg_1,
      I1 => BusPReady_i_3_n_0,
      I2 => BusPReady_reg_2,
      I3 => BusPAddr(0),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_0,
      O => BusPReady_i_1_n_0
    );
BusPReady_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(1),
      I2 => BusPAddr(3),
      O => BusPReady_i_3_n_0
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => BusPReady_i_1_n_0,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \wavetype_reg[1]_0\,
      I2 => \increment[23]_i_3_n_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \wavetype_reg[1]_1\,
      O => increment
    );
\increment[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPSel,
      I2 => BusPEnable,
      I3 => BusPAddr(3),
      I4 => BusPAddr(1),
      I5 => BusPAddr(2),
      O => \increment[23]_i_3_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_21
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[6]_INST_0_i_481_0\ => \wavetype_reg_n_0_[0]\,
      \Waveform[6]_INST_0_i_481_1\ => \wavetype_reg_n_0_[1]\,
      \channels[47].waveform\(23 downto 0) => \channels[47].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype_reg[1]_0\,
      I3 => \wavetype[1]_i_4_n_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype_reg[1]_0\,
      I3 => \wavetype[1]_i_4_n_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \increment_reg[0]_1\,
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      I3 => BusPAddr(3),
      I4 => BusPReady_reg_0,
      I5 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_4_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized47\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[48].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[47].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[46].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized47\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized47\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized47\ is
  signal \BusPReady_i_1__11_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1139_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1148_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__11_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1139\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1148\ : label is "soft_lutpair569";
begin
\BusPReady_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000000020"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(0),
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__11_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__11_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1139_n_0\
    );
\Waveform[22]_INST_0_i_1148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1148_n_0\
    );
\increment[23]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__11_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_20
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_590\ => \Waveform[22]_INST_0_i_1139_n_0\,
      \Waveform[22]_INST_0_i_612\ => \Waveform[22]_INST_0_i_1148_n_0\,
      \channels[46].waveform\(1 downto 0) => \channels[46].waveform\(1 downto 0),
      \channels[47].waveform\(1 downto 0) => \channels[47].waveform\(1 downto 0),
      \channels[48].waveform\(23 downto 0) => \channels[48].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__10_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__10_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__10_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized48\ is
  port (
    \channels[49].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \channels[50].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[51].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized48\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized48\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized48\ is
  signal \BusPReady_i_1__12_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__3_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1065_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1074_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__12_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_1__12\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1065\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1074\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__11\ : label is "soft_lutpair582";
begin
\BusPReady_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02F2F2F2"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \BusPReady_i_2__3_n_0\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPSel,
      I4 => BusPEnable,
      O => \BusPReady_i_1__12_n_0\
    );
\BusPReady_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      I3 => BusPAddr(3),
      I4 => BusPAddr(5),
      I5 => BusPAddr(4),
      O => \BusPReady_i_2__3_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__12_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1065\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1065_n_0\
    );
\Waveform[22]_INST_0_i_1074\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1074_n_0\
    );
\increment[23]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__12_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_19
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_428\ => \Waveform[22]_INST_0_i_1065_n_0\,
      \Waveform[22]_INST_0_i_438\ => \Waveform[22]_INST_0_i_1074_n_0\,
      \channels[49].waveform\(23 downto 0) => \channels[49].waveform\(23 downto 0),
      \channels[50].waveform\(0) => \channels[50].waveform\(0),
      \channels[51].waveform\(0) => \channels[51].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__11_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__11_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__11_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized49\ is
  port (
    \channels[50].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPAddr_12_sp_1 : out STD_LOGIC;
    \BusPAddr[12]_0\ : out STD_LOGIC;
    BusPSel_0 : out STD_LOGIC;
    \BusPAddr[29]\ : out STD_LOGIC;
    BusPAddr_14_sp_1 : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized49\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized49\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized49\ is
  signal \^buspaddr[12]_0\ : STD_LOGIC;
  signal \^buspaddr[29]\ : STD_LOGIC;
  signal BusPAddr_12_sn_1 : STD_LOGIC;
  signal BusPAddr_14_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__17_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__2_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \^buspsel_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1066_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1075_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__17_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_8_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_9_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1066\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1075\ : label is "soft_lutpair610";
begin
  \BusPAddr[12]_0\ <= \^buspaddr[12]_0\;
  \BusPAddr[29]\ <= \^buspaddr[29]\;
  BusPAddr_12_sp_1 <= BusPAddr_12_sn_1;
  BusPAddr_14_sp_1 <= BusPAddr_14_sn_1;
  BusPSel_0 <= \^buspsel_0\;
\BusPReady_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FF04FF04FF04"
    )
        port map (
      I0 => \^buspaddr[12]_0\,
      I1 => \^buspsel_0\,
      I2 => \BusPReady_i_2__2_n_0\,
      I3 => BusPReady_reg_n_0,
      I4 => BusPSel,
      I5 => BusPEnable,
      O => \BusPReady_i_1__17_n_0\
    );
\BusPReady_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^buspaddr[29]\,
      I1 => BusPAddr_14_sn_1,
      I2 => BusPSel,
      I3 => BusPAddr(23),
      I4 => BusPAddr(22),
      O => \^buspsel_0\
    );
\BusPReady_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101FFFFFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(2),
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => BusPAddr(5),
      I5 => BusPAddr(4),
      O => \BusPReady_i_2__2_n_0\
    );
\BusPReady_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(5),
      I2 => BusPAddr(2),
      I3 => BusPAddr(3),
      O => \^buspaddr[12]_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__17_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1066\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1066_n_0\
    );
\Waveform[22]_INST_0_i_1075\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1075_n_0\
    );
\increment[23]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => BusPAddr_12_sn_1,
      O => \increment[23]_i_1__17_n_0\
    );
\increment[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => BusPAddr(6),
      I1 => BusPAddr(7),
      I2 => BusPAddr(10),
      I3 => BusPAddr(9),
      I4 => BusPAddr(8),
      O => BusPAddr_14_sn_1
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_17
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_428\ => \Waveform[22]_INST_0_i_1066_n_0\,
      \Waveform[22]_INST_0_i_438\ => \Waveform[22]_INST_0_i_1075_n_0\,
      \channels[50].waveform\(23 downto 0) => \channels[50].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__16_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr_12_sn_1,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__16_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr_12_sn_1,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__16_n_0\
    );
\wavetype[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => \^buspaddr[29]\,
      I2 => BusPAddr(4),
      I3 => BusPAddr(3),
      I4 => BusPAddr(5),
      I5 => BusPAddr_14_sn_1,
      O => BusPAddr_12_sn_1
    );
\wavetype[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wavetype[1]_i_8_n_0\,
      I1 => \wavetype[1]_i_9_n_0\,
      I2 => BusPAddr(21),
      I3 => BusPAddr(20),
      I4 => BusPAddr(19),
      O => \^buspaddr[29]\
    );
\wavetype[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(16),
      I1 => BusPAddr(17),
      I2 => BusPAddr(18),
      I3 => BusPAddr(15),
      O => \wavetype[1]_i_8_n_0\
    );
\wavetype[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(14),
      I1 => BusPAddr(11),
      I2 => BusPAddr(12),
      I3 => BusPAddr(13),
      O => \wavetype[1]_i_9_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized5\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[6].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr_7_sp_1 : out STD_LOGIC;
    BusPAddr_9_sp_1 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[5].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[4].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    BusPWrite : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized5\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized5\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized5\ is
  signal BusPAddr_7_sn_1 : STD_LOGIC;
  signal BusPAddr_9_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__42_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_411_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_420_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__38_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_411\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_420\ : label is "soft_lutpair811";
begin
  BusPAddr_7_sp_1 <= BusPAddr_7_sn_1;
  BusPAddr_9_sp_1 <= BusPAddr_9_sn_1;
\BusPReady_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF202A0000202A"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(8),
      I2 => BusPAddr_9_sn_1,
      I3 => BusPReady_reg_1,
      I4 => BusPReady_reg_n_0,
      I5 => \increment_reg[0]_2\,
      O => \BusPReady_i_1__42_n_0\
    );
\BusPReady_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BusPAddr(9),
      I1 => BusPAddr(10),
      O => BusPAddr_9_sn_1
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__42_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_411\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_411_n_0\
    );
\Waveform[22]_INST_0_i_420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_420_n_0\
    );
\increment[23]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => BusPAddr_7_sn_1,
      I1 => BusPAddr_9_sn_1,
      I2 => \increment_reg[0]_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \increment_reg[0]_2\,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__38_n_0\
    );
\increment[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BusPAddr(7),
      I1 => BusPAddr(8),
      I2 => BusPAddr(6),
      I3 => BusPAddr(3),
      I4 => BusPAddr(5),
      I5 => BusPAddr(4),
      O => BusPAddr_7_sn_1
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_2
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_116\ => \Waveform[22]_INST_0_i_411_n_0\,
      \Waveform[22]_INST_0_i_126\ => \Waveform[22]_INST_0_i_420_n_0\,
      \channels[4].waveform\(1 downto 0) => \channels[4].waveform\(1 downto 0),
      \channels[5].waveform\(1 downto 0) => \channels[5].waveform\(1 downto 0),
      \channels[6].waveform\(23 downto 0) => \channels[6].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPAddr_7_sn_1,
      I2 => BusPAddr_9_sn_1,
      I3 => \increment_reg[0]_0\,
      I4 => \wavetype[1]_i_2__36_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPAddr_7_sn_1,
      I2 => BusPAddr_9_sn_1,
      I3 => \increment_reg[0]_0\,
      I4 => \wavetype[1]_i_2__36_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_2\,
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => BusPAddr(0),
      I5 => BusPWrite,
      O => \wavetype[1]_i_2__36_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized50\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[51].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[50].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[49].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized50\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized50\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized50\ is
  signal \BusPReady_i_1__10_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__11_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1067_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1076_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__10_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1067\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1076\ : label is "soft_lutpair623";
begin
\BusPReady_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000000040"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => \BusPReady_i_2__11_n_0\,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__10_n_0\
    );
\BusPReady_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(0),
      O => \BusPReady_i_2__11_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__10_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1067\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1067_n_0\
    );
\Waveform[22]_INST_0_i_1076\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1076_n_0\
    );
\increment[23]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__10_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_16
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_428\ => \Waveform[22]_INST_0_i_1067_n_0\,
      \Waveform[22]_INST_0_i_438\ => \Waveform[22]_INST_0_i_1076_n_0\,
      \channels[49].waveform\(1 downto 0) => \channels[49].waveform\(1 downto 0),
      \channels[50].waveform\(1 downto 0) => \channels[50].waveform\(1 downto 0),
      \channels[51].waveform\(23 downto 0) => \channels[51].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__9_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__9_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__9_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized51\ is
  port (
    \channels[52].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    \channels[53].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[54].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized51\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized51\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized51\ is
  signal \BusPReady_i_1__9_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1068_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1077_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__9_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1068\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1077\ : label is "soft_lutpair636";
begin
\BusPReady_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPAddr(0),
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__9_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__9_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1068\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1068_n_0\
    );
\Waveform[22]_INST_0_i_1077\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1077_n_0\
    );
\increment[23]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__9_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_15
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_430\ => \Waveform[22]_INST_0_i_1068_n_0\,
      \Waveform[22]_INST_0_i_446\ => \Waveform[22]_INST_0_i_1077_n_0\,
      \channels[52].waveform\(23 downto 0) => \channels[52].waveform\(23 downto 0),
      \channels[53].waveform\(0) => \channels[53].waveform\(0),
      \channels[54].waveform\(0) => \channels[54].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__8_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__8_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__8_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized52\ is
  port (
    \channels[53].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized52\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized52\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized52\ is
  signal \BusPReady_i_1__8_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1069_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1078_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__8_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1069\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1078\ : label is "soft_lutpair649";
begin
\BusPReady_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000000020"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPAddr(0),
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__8_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__8_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1069\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1069_n_0\
    );
\Waveform[22]_INST_0_i_1078\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1078_n_0\
    );
\increment[23]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__8_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_14
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_430\ => \Waveform[22]_INST_0_i_1069_n_0\,
      \Waveform[22]_INST_0_i_446\ => \Waveform[22]_INST_0_i_1078_n_0\,
      \channels[53].waveform\(23 downto 0) => \channels[53].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__7_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__7_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__7_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized53\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[54].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[53].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[52].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized53\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized53\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized53\ is
  signal \BusPReady_i_1__7_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__5_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1070_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1079_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__7_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_1__7\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1070\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1079\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__6\ : label is "soft_lutpair662";
begin
\BusPReady_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02F2F2F2"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => \BusPReady_i_2__5_n_0\,
      I2 => BusPReady_reg_n_0,
      I3 => BusPSel,
      I4 => BusPEnable,
      O => \BusPReady_i_1__7_n_0\
    );
\BusPReady_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      I3 => BusPAddr(3),
      I4 => BusPAddr(5),
      I5 => BusPAddr(4),
      O => \BusPReady_i_2__5_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__7_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1070\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1070_n_0\
    );
\Waveform[22]_INST_0_i_1079\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1079_n_0\
    );
\increment[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__7_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_13
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_430\ => \Waveform[22]_INST_0_i_1070_n_0\,
      \Waveform[22]_INST_0_i_446\ => \Waveform[22]_INST_0_i_1079_n_0\,
      \channels[52].waveform\(1 downto 0) => \channels[52].waveform\(1 downto 0),
      \channels[53].waveform\(1 downto 0) => \channels[53].waveform\(1 downto 0),
      \channels[54].waveform\(23 downto 0) => \channels[54].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__6_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__6_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__6_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized54\ is
  port (
    \channels[55].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    \channels[56].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[57].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized54\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized54\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized54\ is
  signal \BusPReady_i_1__6_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1071_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1080_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__6_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1071\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1080\ : label is "soft_lutpair676";
begin
\BusPReady_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(0),
      I2 => BusPReady_reg_1,
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__6_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__6_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1071\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1071_n_0\
    );
\Waveform[22]_INST_0_i_1080\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1080_n_0\
    );
\increment[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__6_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_12
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_432\ => \Waveform[22]_INST_0_i_1071_n_0\,
      \Waveform[22]_INST_0_i_454\ => \Waveform[22]_INST_0_i_1080_n_0\,
      \channels[55].waveform\(23 downto 0) => \channels[55].waveform\(23 downto 0),
      \channels[56].waveform\(0) => \channels[56].waveform\(0),
      \channels[57].waveform\(0) => \channels[57].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__5_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__5_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__5_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized55\ is
  port (
    \BusPAddr[12]\ : out STD_LOGIC;
    \channels[56].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[11]\ : out STD_LOGIC;
    \BusPAddr[13]\ : out STD_LOGIC;
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    \wavetype_reg[1]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized55\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized55\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized55\ is
  signal \^buspaddr[11]\ : STD_LOGIC;
  signal \^buspaddr[12]\ : STD_LOGIC;
  signal \^buspaddr[13]\ : STD_LOGIC;
  signal \BusPReady_i_1__5_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1072_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1081_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__5_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_3__0\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \BusPReady_i_3__12\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1072\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1081\ : label is "soft_lutpair690";
begin
  \BusPAddr[11]\ <= \^buspaddr[11]\;
  \BusPAddr[12]\ <= \^buspaddr[12]\;
  \BusPAddr[13]\ <= \^buspaddr[13]\;
\BusPReady_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000000010"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(0),
      I2 => BusPReady_reg_1,
      I3 => \^buspaddr[12]\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__5_n_0\
    );
\BusPReady_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(2),
      O => \^buspaddr[13]\
    );
\BusPReady_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => BusPAddr(1),
      O => \^buspaddr[12]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__5_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1072\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1072_n_0\
    );
\Waveform[22]_INST_0_i_1081\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1081_n_0\
    );
\increment[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \^buspaddr[11]\,
      O => \increment[23]_i_1__5_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_11
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_432\ => \Waveform[22]_INST_0_i_1072_n_0\,
      \Waveform[22]_INST_0_i_454\ => \Waveform[22]_INST_0_i_1081_n_0\,
      \channels[56].waveform\(23 downto 0) => \channels[56].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_3\,
      I2 => \wavetype[1]_i_2__4_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \^buspaddr[11]\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_3\,
      I2 => \wavetype[1]_i_2__4_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \^buspaddr[11]\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__4_n_0\
    );
\wavetype[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \wavetype_reg[1]_1\,
      I1 => \wavetype_reg[1]_2\,
      I2 => \^buspaddr[13]\,
      I3 => BusPAddr(1),
      I4 => BusPAddr(5),
      I5 => BusPAddr(4),
      O => \^buspaddr[11]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized56\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[57].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[56].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[55].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized56\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized56\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized56\ is
  signal \BusPReady_i_1__4_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1073_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1082_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__4_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1073\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1082\ : label is "soft_lutpair703";
begin
\BusPReady_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000000020"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPAddr(0),
      I3 => BusPReady_reg_2,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__4_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__4_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1073\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1073_n_0\
    );
\Waveform[22]_INST_0_i_1082\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1082_n_0\
    );
\increment[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__4_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_10
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_432\ => \Waveform[22]_INST_0_i_1073_n_0\,
      \Waveform[22]_INST_0_i_454\ => \Waveform[22]_INST_0_i_1082_n_0\,
      \channels[55].waveform\(1 downto 0) => \channels[55].waveform\(1 downto 0),
      \channels[56].waveform\(1 downto 0) => \channels[56].waveform\(1 downto 0),
      \channels[57].waveform\(23 downto 0) => \channels[57].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__3_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__3_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__3_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized57\ is
  port (
    \channels[58].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_3 : in STD_LOGIC;
    \channels[59].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[60].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized57\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized57\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized57\ is
  signal \BusPReady_i_1__3_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1083_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1089_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__3_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1083\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1089\ : label is "soft_lutpair716";
begin
\BusPReady_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000200"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPReady_reg_2,
      I3 => BusPAddr(0),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__3_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__3_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1083\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1083_n_0\
    );
\Waveform[22]_INST_0_i_1089\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1089_n_0\
    );
\increment[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__3_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_9
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_458\ => \Waveform[22]_INST_0_i_1083_n_0\,
      \Waveform[22]_INST_0_i_466\ => \Waveform[22]_INST_0_i_1089_n_0\,
      \channels[58].waveform\(23 downto 0) => \channels[58].waveform\(23 downto 0),
      \channels[59].waveform\(0) => \channels[59].waveform\(0),
      \channels[60].waveform\(0) => \channels[60].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__2_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__2_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__2_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized58\ is
  port (
    \channels[59].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized58\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized58\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized58\ is
  signal \BusPReady_i_1__2_n_0\ : STD_LOGIC;
  signal \BusPReady_i_3__1_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1084_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1090_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__2_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1084\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1090\ : label is "soft_lutpair729";
begin
\BusPReady_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(5),
      I2 => BusPReady_reg_1,
      I3 => \BusPReady_i_3__1_n_0\,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_2,
      O => \BusPReady_i_1__2_n_0\
    );
\BusPReady_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA000000"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(1),
      I2 => BusPAddr(0),
      I3 => BusPAddr(3),
      I4 => BusPAddr(4),
      O => \BusPReady_i_3__1_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__2_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1084\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1084_n_0\
    );
\Waveform[22]_INST_0_i_1090\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1090_n_0\
    );
\increment[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__2_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_8
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_458\ => \Waveform[22]_INST_0_i_1084_n_0\,
      \Waveform[22]_INST_0_i_466\ => \Waveform[22]_INST_0_i_1090_n_0\,
      \channels[59].waveform\(23 downto 0) => \channels[59].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__1_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__1_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__1_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized59\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[60].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \channels[59].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[58].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_3 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized59\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized59\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized59\ is
  signal \BusPReady_i_1__1_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1085_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1091_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1085\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1091\ : label is "soft_lutpair755";
begin
\BusPReady_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPReady_reg_2,
      I3 => BusPAddr(0),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__1_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__1_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1085\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1085_n_0\
    );
\Waveform[22]_INST_0_i_1091\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1091_n_0\
    );
\increment[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__1_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_6
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_458\ => \Waveform[22]_INST_0_i_1085_n_0\,
      \Waveform[22]_INST_0_i_466\ => \Waveform[22]_INST_0_i_1091_n_0\,
      \channels[58].waveform\(1 downto 0) => \channels[58].waveform\(1 downto 0),
      \channels[59].waveform\(1 downto 0) => \channels[59].waveform\(1 downto 0),
      \channels[60].waveform\(23 downto 0) => \channels[60].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__0_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2__0_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__0_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized6\ is
  port (
    \channels[7].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr_4_sp_1 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \channels[8].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[9].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPReady_reg_3 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized6\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized6\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized6\ is
  signal BusPAddr_4_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__41_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_412_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_421_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__35_n_0\ : STD_LOGIC;
  signal \increment[23]_i_3__4_n_0\ : STD_LOGIC;
  signal \increment[23]_i_4__1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_412\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_421\ : label is "soft_lutpair824";
begin
  BusPAddr_4_sp_1 <= BusPAddr_4_sn_1;
\BusPReady_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F0000008F00"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPAddr(5),
      I2 => BusPReady_reg_2,
      I3 => BusPReady_reg_3,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__41_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__41_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_412\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_412_n_0\
    );
\Waveform[22]_INST_0_i_421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_421_n_0\
    );
\increment[23]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPAddr_4_sn_1,
      I2 => BusPAddr(4),
      I3 => \increment[23]_i_3__4_n_0\,
      I4 => \increment[23]_i_4__1_n_0\,
      I5 => \increment_reg[0]_1\,
      O => \increment[23]_i_1__35_n_0\
    );
\increment[23]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(2),
      I2 => BusPAddr(0),
      I3 => BusPAddr(3),
      O => BusPAddr_4_sn_1
    );
\increment[23]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPAddr(6),
      I1 => BusPAddr(7),
      I2 => BusPAddr(5),
      O => \increment[23]_i_3__4_n_0\
    );
\increment[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \increment[23]_i_4__1_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_1
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_118\ => \Waveform[22]_INST_0_i_412_n_0\,
      \Waveform[22]_INST_0_i_134\ => \Waveform[22]_INST_0_i_421_n_0\,
      \channels[7].waveform\(23 downto 0) => \channels[7].waveform\(23 downto 0),
      \channels[8].waveform\(0) => \channels[8].waveform\(0),
      \channels[9].waveform\(0) => \channels[9].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[0]_0\,
      I2 => \wavetype[1]_i_2__29_n_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[0]_0\,
      I2 => \wavetype[1]_i_2__29_n_0\,
      I3 => \increment_reg[0]_1\,
      I4 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => BusPAddr_4_sn_1,
      I1 => BusPAddr(4),
      I2 => BusPReady_reg_0,
      I3 => BusPAddr(5),
      I4 => BusPReady_reg_1,
      I5 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2__29_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized60\ is
  port (
    \channels[61].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusClock : in STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    \wavetype_reg[1]_1\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady_reg_3 : in STD_LOGIC;
    \channels[62].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[63].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized60\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized60\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized60\ is
  signal \BusPReady_i_1__0_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1086_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1092_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1086\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1092\ : label is "soft_lutpair768";
begin
\BusPReady_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPReady_reg_2,
      I3 => BusPAddr(0),
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_3,
      O => \BusPReady_i_1__0_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__0_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1086\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1086_n_0\
    );
\Waveform[22]_INST_0_i_1092\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1092_n_0\
    );
\increment[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPEnable,
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg[1]_1\,
      O => \increment[23]_i_1__0_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_5
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_460\ => \Waveform[22]_INST_0_i_1086_n_0\,
      \Waveform[22]_INST_0_i_474\ => \Waveform[22]_INST_0_i_1092_n_0\,
      \channels[61].waveform\(23 downto 0) => \channels[61].waveform\(23 downto 0),
      \channels[62].waveform\(0) => \channels[62].waveform\(0),
      \channels[63].waveform\(0) => \channels[63].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype_reg[1]_2\,
      I2 => \wavetype[1]_i_2_n_0\,
      I3 => \wavetype_reg[1]_0\,
      I4 => \wavetype_reg[1]_1\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_2_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized61\ is
  port (
    BusPReady_reg_0 : out STD_LOGIC;
    \channels[62].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPAddr_3_sp_1 : out STD_LOGIC;
    BusPAddr_6_sp_1 : out STD_LOGIC;
    \BusPReadData_reg[23]_0\ : out STD_LOGIC;
    \BusPReadData_reg[22]_0\ : out STD_LOGIC;
    \BusPReadData_reg[21]_0\ : out STD_LOGIC;
    \BusPReadData_reg[20]_0\ : out STD_LOGIC;
    \BusPReadData_reg[19]_0\ : out STD_LOGIC;
    \BusPReadData_reg[18]_0\ : out STD_LOGIC;
    \BusPReadData_reg[17]_0\ : out STD_LOGIC;
    \BusPReadData_reg[16]_0\ : out STD_LOGIC;
    \BusPReadData_reg[15]_0\ : out STD_LOGIC;
    \BusPReadData_reg[14]_0\ : out STD_LOGIC;
    \BusPReadData_reg[13]_0\ : out STD_LOGIC;
    \BusPReadData_reg[12]_0\ : out STD_LOGIC;
    \BusPReadData_reg[11]_0\ : out STD_LOGIC;
    \BusPReadData_reg[10]_0\ : out STD_LOGIC;
    \BusPReadData_reg[9]_0\ : out STD_LOGIC;
    \BusPReadData_reg[8]_0\ : out STD_LOGIC;
    \BusPReadData_reg[7]_0\ : out STD_LOGIC;
    \BusPReadData_reg[6]_0\ : out STD_LOGIC;
    \BusPReadData_reg[5]_0\ : out STD_LOGIC;
    \BusPReadData_reg[4]_0\ : out STD_LOGIC;
    \BusPReadData_reg[3]_0\ : out STD_LOGIC;
    \BusPReadData_reg[2]_0\ : out STD_LOGIC;
    \BusPReadData_reg[1]_0\ : out STD_LOGIC;
    \BusPReadData_reg[0]_0\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \wavetype_reg[1]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    BusPWrite : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPReadData_reg[2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized61\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized61\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized61\ is
  signal BusPAddr_3_sn_1 : STD_LOGIC;
  signal BusPAddr_6_sn_1 : STD_LOGIC;
  signal \BusPReadData[0]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[1]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \BusPReadData[23]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[23]_i_2_n_0\ : STD_LOGIC;
  signal \^buspreaddata_reg[0]_0\ : STD_LOGIC;
  signal \^buspreaddata_reg[1]_0\ : STD_LOGIC;
  signal \BusPReady_i_1__47_n_0\ : STD_LOGIC;
  signal \^buspready_reg_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1087_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1093_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__51_n_0\ : STD_LOGIC;
  signal \increment[23]_i_3__2_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReadData[0]_i_2\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \BusPReadData[1]_i_2\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \BusPReadData[1]_i_3__0\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1087\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1093\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__46\ : label is "soft_lutpair781";
begin
  BusPAddr_3_sp_1 <= BusPAddr_3_sn_1;
  BusPAddr_6_sp_1 <= BusPAddr_6_sn_1;
  \BusPReadData_reg[0]_0\ <= \^buspreaddata_reg[0]_0\;
  \BusPReadData_reg[1]_0\ <= \^buspreaddata_reg[1]_0\;
  BusPReady_reg_0 <= \^buspready_reg_0\;
\BusPReadData[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_1_out(0),
      I1 => \BusPReadData[1]_i_3__0_n_0\,
      I2 => BusPAddr(9),
      I3 => BusPAddr(8),
      I4 => \wavetype_reg[1]_0\,
      I5 => \^buspreaddata_reg[0]_0\,
      O => \BusPReadData[0]_i_1_n_0\
    );
\BusPReadData[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => BusPAddr(2),
      I2 => p_1_in(0),
      O => p_1_out(0)
    );
\BusPReadData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_1_out(1),
      I1 => \BusPReadData[1]_i_3__0_n_0\,
      I2 => BusPAddr(9),
      I3 => BusPAddr(8),
      I4 => \wavetype_reg[1]_0\,
      I5 => \^buspreaddata_reg[1]_0\,
      O => \BusPReadData[1]_i_1_n_0\
    );
\BusPReadData[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => BusPAddr(2),
      I2 => p_1_in(1),
      O => p_1_out(1)
    );
\BusPReadData[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => BusPWrite,
      I1 => \^buspready_reg_0\,
      I2 => BusPAddr_3_sn_1,
      O => \BusPReadData[1]_i_3__0_n_0\
    );
\BusPReadData[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => \wavetype_reg[1]_0\,
      I2 => \BusPReadData_reg[2]_1\,
      I3 => BusPWrite,
      I4 => \^buspready_reg_0\,
      I5 => BusPAddr_3_sn_1,
      O => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => BusPAddr_3_sn_1,
      I1 => \^buspready_reg_0\,
      I2 => BusPWrite,
      I3 => BusPAddr(9),
      I4 => BusPAddr(8),
      I5 => \wavetype_reg[1]_0\,
      O => \BusPReadData[23]_i_2_n_0\
    );
\BusPReadData[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \increment[23]_i_3__2_n_0\,
      I1 => BusPAddr(3),
      I2 => BusPAddr(4),
      I3 => BusPAddr(5),
      I4 => BusPAddr(6),
      O => BusPAddr_3_sn_1
    );
\BusPReadData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReadData[0]_i_1_n_0\,
      Q => \^buspreaddata_reg[0]_0\,
      R => '0'
    );
\BusPReadData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(10),
      Q => \BusPReadData_reg[10]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(11),
      Q => \BusPReadData_reg[11]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(12),
      Q => \BusPReadData_reg[12]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(13),
      Q => \BusPReadData_reg[13]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(14),
      Q => \BusPReadData_reg[14]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(15),
      Q => \BusPReadData_reg[15]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(16),
      Q => \BusPReadData_reg[16]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(17),
      Q => \BusPReadData_reg[17]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(18),
      Q => \BusPReadData_reg[18]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(19),
      Q => \BusPReadData_reg[19]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReadData[1]_i_1_n_0\,
      Q => \^buspreaddata_reg[1]_0\,
      R => '0'
    );
\BusPReadData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(20),
      Q => \BusPReadData_reg[20]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(21),
      Q => \BusPReadData_reg[21]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(22),
      Q => \BusPReadData_reg[22]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(23),
      Q => \BusPReadData_reg[23]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(2),
      Q => \BusPReadData_reg[2]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(3),
      Q => \BusPReadData_reg[3]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(4),
      Q => \BusPReadData_reg[4]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(5),
      Q => \BusPReadData_reg[5]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(6),
      Q => \BusPReadData_reg[6]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(7),
      Q => \BusPReadData_reg[7]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(8),
      Q => \BusPReadData_reg[8]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2_n_0\,
      D => p_1_in(9),
      Q => \BusPReadData_reg[9]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReady_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C7C4C4C4C4C4C"
    )
        port map (
      I0 => BusPEnable,
      I1 => \^buspready_reg_0\,
      I2 => BusPSel,
      I3 => \wavetype_reg[1]_0\,
      I4 => BusPAddr(8),
      I5 => BusPAddr(9),
      O => \BusPReady_i_1__47_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__47_n_0\,
      Q => \^buspready_reg_0\,
      R => '0'
    );
\Waveform[22]_INST_0_i_1087\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1087_n_0\
    );
\Waveform[22]_INST_0_i_1093\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1093_n_0\
    );
\increment[23]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => BusPAddr_6_sn_1,
      I1 => \^buspready_reg_0\,
      I2 => BusPAddr(2),
      I3 => BusPAddr(9),
      I4 => BusPAddr(8),
      I5 => \wavetype_reg[1]_0\,
      O => \increment[23]_i_1__51_n_0\
    );
\increment[23]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => BusPAddr(6),
      I1 => BusPAddr(5),
      I2 => BusPAddr(4),
      I3 => BusPAddr(3),
      I4 => \increment[23]_i_3__2_n_0\,
      I5 => BusPWrite,
      O => BusPAddr_6_sn_1
    );
\increment[23]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => BusPAddr(7),
      I1 => BusPEnable,
      I2 => BusPSel,
      I3 => BusPAddr(1),
      I4 => BusPAddr(0),
      O => \increment[23]_i_3__2_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_4
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_460\ => \Waveform[22]_INST_0_i_1087_n_0\,
      \Waveform[22]_INST_0_i_474\ => \Waveform[22]_INST_0_i_1093_n_0\,
      \channels[62].waveform\(23 downto 0) => \channels[62].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype[1]_i_2__46_n_0\,
      I2 => BusPAddr(9),
      I3 => BusPAddr(8),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype[1]_i_2__46_n_0\,
      I2 => BusPAddr(9),
      I3 => BusPAddr(8),
      I4 => \wavetype_reg[1]_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^buspready_reg_0\,
      I1 => BusPAddr(2),
      I2 => BusPAddr_6_sn_1,
      O => \wavetype[1]_i_2__46_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized62\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[63].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPReady : out STD_LOGIC;
    BusPAddr_12_sp_1 : out STD_LOGIC;
    BusPAddr_14_sp_1 : out STD_LOGIC;
    BusPAddr_18_sp_1 : out STD_LOGIC;
    BusPAddr_22_sp_1 : out STD_LOGIC;
    \BusPAddr[26]\ : out STD_LOGIC;
    \BusPAddr[29]\ : out STD_LOGIC;
    \BusPReadData_reg[23]_0\ : out STD_LOGIC;
    \BusPReadData_reg[22]_0\ : out STD_LOGIC;
    \BusPReadData_reg[21]_0\ : out STD_LOGIC;
    \BusPReadData_reg[20]_0\ : out STD_LOGIC;
    \BusPReadData_reg[19]_0\ : out STD_LOGIC;
    \BusPReadData_reg[18]_0\ : out STD_LOGIC;
    \BusPReadData_reg[17]_0\ : out STD_LOGIC;
    \BusPReadData_reg[16]_0\ : out STD_LOGIC;
    \BusPReadData_reg[15]_0\ : out STD_LOGIC;
    \BusPReadData_reg[14]_0\ : out STD_LOGIC;
    \BusPReadData_reg[13]_0\ : out STD_LOGIC;
    \BusPReadData_reg[12]_0\ : out STD_LOGIC;
    \BusPReadData_reg[11]_0\ : out STD_LOGIC;
    \BusPReadData_reg[10]_0\ : out STD_LOGIC;
    \BusPReadData_reg[9]_0\ : out STD_LOGIC;
    \BusPReadData_reg[8]_0\ : out STD_LOGIC;
    \BusPReadData_reg[7]_0\ : out STD_LOGIC;
    \BusPReadData_reg[6]_0\ : out STD_LOGIC;
    \BusPReadData_reg[5]_0\ : out STD_LOGIC;
    \BusPReadData_reg[4]_0\ : out STD_LOGIC;
    \BusPReadData_reg[3]_0\ : out STD_LOGIC;
    \BusPReadData_reg[2]_0\ : out STD_LOGIC;
    \BusPReadData_reg[1]_0\ : out STD_LOGIC;
    \BusPReadData_reg[0]_0\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[62].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[61].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPReady_0 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \BusPReadData_reg[2]_1\ : in STD_LOGIC;
    BusPWrite : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized62\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized62\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized62\ is
  signal \^buspaddr[26]\ : STD_LOGIC;
  signal \^buspaddr[29]\ : STD_LOGIC;
  signal BusPAddr_12_sn_1 : STD_LOGIC;
  signal BusPAddr_14_sn_1 : STD_LOGIC;
  signal BusPAddr_18_sn_1 : STD_LOGIC;
  signal BusPAddr_22_sn_1 : STD_LOGIC;
  signal \BusPReadData[0]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \BusPReadData[1]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \BusPReadData[1]_i_3_n_0\ : STD_LOGIC;
  signal \BusPReadData[23]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \BusPReadData[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \^buspreaddata_reg[0]_0\ : STD_LOGIC;
  signal \^buspreaddata_reg[1]_0\ : STD_LOGIC;
  signal \BusPReady_i_1__48_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1088_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1094_n_0\ : STD_LOGIC;
  signal \increment__2\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReadData[0]_i_2__0\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \BusPReadData[1]_i_2__0\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \BusPReadData[1]_i_3\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of BusPReady_INST_0 : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_1094\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__45\ : label is "soft_lutpair797";
begin
  \BusPAddr[26]\ <= \^buspaddr[26]\;
  \BusPAddr[29]\ <= \^buspaddr[29]\;
  BusPAddr_12_sp_1 <= BusPAddr_12_sn_1;
  BusPAddr_14_sp_1 <= BusPAddr_14_sn_1;
  BusPAddr_18_sp_1 <= BusPAddr_18_sn_1;
  BusPAddr_22_sp_1 <= BusPAddr_22_sn_1;
  \BusPReadData_reg[0]_0\ <= \^buspreaddata_reg[0]_0\;
  \BusPReadData_reg[1]_0\ <= \^buspreaddata_reg[1]_0\;
\BusPReadData[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \BusPReadData[0]_i_2__0_n_0\,
      I1 => \BusPReadData[1]_i_3_n_0\,
      I2 => BusPAddr_12_sn_1,
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      I5 => \^buspreaddata_reg[0]_0\,
      O => \BusPReadData[0]_i_1_n_0\
    );
\BusPReadData[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => BusPAddr(0),
      I2 => p_1_in(0),
      O => \BusPReadData[0]_i_2__0_n_0\
    );
\BusPReadData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \BusPReadData[1]_i_2__0_n_0\,
      I1 => \BusPReadData[1]_i_3_n_0\,
      I2 => BusPAddr_12_sn_1,
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      I5 => \^buspreaddata_reg[1]_0\,
      O => \BusPReadData[1]_i_1_n_0\
    );
\BusPReadData[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => BusPAddr(0),
      I2 => p_1_in(1),
      O => \BusPReadData[1]_i_2__0_n_0\
    );
\BusPReadData[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => BusPWrite,
      I1 => BusPReady_reg_n_0,
      I2 => \BusPReadData_reg[2]_1\,
      O => \BusPReadData[1]_i_3_n_0\
    );
\BusPReadData[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => \BusPReadData[23]_i_3__0_n_0\,
      I2 => BusPAddr_12_sn_1,
      I3 => BusPWrite,
      I4 => BusPReady_reg_n_0,
      I5 => \BusPReadData_reg[2]_1\,
      O => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \BusPReadData_reg[2]_1\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPWrite,
      I3 => BusPAddr_12_sn_1,
      I4 => BusPAddr(1),
      I5 => BusPAddr(4),
      O => \BusPReadData[23]_i_2__0_n_0\
    );
\BusPReadData[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(4),
      O => \BusPReadData[23]_i_3__0_n_0\
    );
\BusPReadData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReadData[0]_i_1_n_0\,
      Q => \^buspreaddata_reg[0]_0\,
      R => '0'
    );
\BusPReadData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(10),
      Q => \BusPReadData_reg[10]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(11),
      Q => \BusPReadData_reg[11]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(12),
      Q => \BusPReadData_reg[12]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(13),
      Q => \BusPReadData_reg[13]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(14),
      Q => \BusPReadData_reg[14]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(15),
      Q => \BusPReadData_reg[15]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(16),
      Q => \BusPReadData_reg[16]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(17),
      Q => \BusPReadData_reg[17]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(18),
      Q => \BusPReadData_reg[18]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(19),
      Q => \BusPReadData_reg[19]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReadData[1]_i_1_n_0\,
      Q => \^buspreaddata_reg[1]_0\,
      R => '0'
    );
\BusPReadData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(20),
      Q => \BusPReadData_reg[20]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(21),
      Q => \BusPReadData_reg[21]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(22),
      Q => \BusPReadData_reg[22]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(23),
      Q => \BusPReadData_reg[23]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(2),
      Q => \BusPReadData_reg[2]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(3),
      Q => \BusPReadData_reg[3]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(4),
      Q => \BusPReadData_reg[4]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(5),
      Q => \BusPReadData_reg[5]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(6),
      Q => \BusPReadData_reg[6]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(7),
      Q => \BusPReadData_reg[7]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(8),
      Q => \BusPReadData_reg[8]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
\BusPReadData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \BusPReadData[23]_i_2__0_n_0\,
      D => p_1_in(9),
      Q => \BusPReadData_reg[9]_0\,
      R => \BusPReadData[23]_i_1_n_0\
    );
BusPReady_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPReady_0,
      O => BusPReady
    );
\BusPReady_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C4C4C4C4C4C4C4C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      I3 => BusPAddr(4),
      I4 => BusPAddr(1),
      I5 => BusPAddr_12_sn_1,
      O => \BusPReady_i_1__48_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__48_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_1088\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_1088_n_0\
    );
\Waveform[22]_INST_0_i_1094\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_1094_n_0\
    );
\increment[23]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => BusPAddr_12_sn_1,
      I4 => BusPAddr(1),
      I5 => BusPAddr(4),
      O => \increment__2\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment__2\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_3
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_460\ => \Waveform[22]_INST_0_i_1088_n_0\,
      \Waveform[22]_INST_0_i_474\ => \Waveform[22]_INST_0_i_1094_n_0\,
      \channels[61].waveform\(1 downto 0) => \channels[61].waveform\(1 downto 0),
      \channels[62].waveform\(1 downto 0) => \channels[62].waveform\(1 downto 0),
      \channels[63].waveform\(23 downto 0) => \channels[63].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \wavetype[1]_i_2__45_n_0\,
      I2 => BusPAddr_12_sn_1,
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \wavetype[1]_i_2__45_n_0\,
      I2 => BusPAddr_12_sn_1,
      I3 => BusPAddr(1),
      I4 => BusPAddr(4),
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPAddr(0),
      I2 => \increment_reg[0]_0\,
      O => \wavetype[1]_i_2__45_n_0\
    );
\wavetype[1]_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => BusPAddr(5),
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      I3 => \wavetype[1]_i_4__4_n_0\,
      O => BusPAddr_12_sn_1
    );
\wavetype[1]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => BusPAddr_14_sn_1,
      I1 => BusPAddr_18_sn_1,
      I2 => BusPAddr_22_sn_1,
      I3 => \^buspaddr[26]\,
      I4 => \^buspaddr[29]\,
      O => \wavetype[1]_i_4__4_n_0\
    );
\wavetype[1]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => BusPAddr(7),
      I1 => BusPAddr(6),
      I2 => BusPAddr(24),
      O => BusPAddr_14_sn_1
    );
\wavetype[1]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(11),
      I1 => BusPAddr(10),
      I2 => BusPAddr(9),
      I3 => BusPAddr(8),
      O => BusPAddr_18_sn_1
    );
\wavetype[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(15),
      I1 => BusPAddr(14),
      I2 => BusPAddr(13),
      I3 => BusPAddr(12),
      O => BusPAddr_22_sn_1
    );
\wavetype[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BusPAddr(19),
      I1 => BusPAddr(18),
      I2 => BusPAddr(17),
      I3 => BusPAddr(16),
      O => \^buspaddr[26]\
    );
\wavetype[1]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => BusPAddr(22),
      I1 => BusPAddr(23),
      I2 => BusPAddr(21),
      I3 => BusPAddr(20),
      O => \^buspaddr[29]\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized7\ is
  port (
    BusPAddr_8_sp_1 : out STD_LOGIC;
    \channels[8].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    \BusPAddr[31]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    \increment_reg[0]_3\ : in STD_LOGIC;
    \increment_reg[0]_4\ : in STD_LOGIC;
    \wavetype_reg[0]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized7\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized7\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized7\ is
  signal \^buspaddr[31]\ : STD_LOGIC;
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal BusPAddr_8_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__40_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_413_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_422_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__40_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__33\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_413\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_422\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \wavetype[1]_i_2__31\ : label is "soft_lutpair837";
begin
  \BusPAddr[31]\ <= \^buspaddr[31]\;
  \BusPAddr[9]\ <= \^buspaddr[9]\;
  BusPAddr_8_sp_1 <= BusPAddr_8_sn_1;
\BusPReady_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF110100001101"
    )
        port map (
      I0 => \^buspaddr[31]\,
      I1 => BusPReady_reg_0,
      I2 => BusPAddr(4),
      I3 => BusPAddr_8_sn_1,
      I4 => BusPReady_reg_n_0,
      I5 => \increment_reg[0]_4\,
      O => \BusPReady_i_1__40_n_0\
    );
\BusPReady_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => BusPAddr(2),
      I2 => BusPAddr(3),
      O => BusPAddr_8_sn_1
    );
\BusPReady_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(7),
      I2 => BusPAddr(6),
      I3 => BusPSel,
      I4 => BusPAddr(5),
      I5 => BusPReady_reg_1,
      O => \^buspaddr[31]\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__40_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_413\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_413_n_0\
    );
\Waveform[22]_INST_0_i_422\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_422_n_0\
    );
\increment[23]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment_reg[0]_1\,
      I2 => \increment_reg[0]_2\,
      I3 => \increment_reg[0]_3\,
      I4 => \increment_reg[0]_4\,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__40_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_0
     port map (
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_118\ => \Waveform[22]_INST_0_i_413_n_0\,
      \Waveform[22]_INST_0_i_134\ => \Waveform[22]_INST_0_i_422_n_0\,
      \channels[8].waveform\(23 downto 0) => \channels[8].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \^buspaddr[9]\,
      I2 => \increment_reg[0]_2\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_3__13_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \^buspaddr[9]\,
      I2 => \increment_reg[0]_2\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_3__13_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => \wavetype_reg[0]_0\,
      I3 => BusPAddr(1),
      I4 => BusPAddr(0),
      O => \^buspaddr[9]\
    );
\wavetype[1]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_3__13_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized8\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[9].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPAddr_9_sp_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr_10_sp_1 : out STD_LOGIC;
    \BusPAddr[13]\ : out STD_LOGIC;
    \BusPAddr[29]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[8].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \channels[7].waveform\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    \BusPReady_i_2__30\ : in STD_LOGIC;
    \BusPReady_i_2__30_0\ : in STD_LOGIC;
    \BusPReady_i_2__30_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized8\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized8\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized8\ is
  signal \^buspaddr[13]\ : STD_LOGIC;
  signal \^buspaddr[29]\ : STD_LOGIC;
  signal BusPAddr_10_sn_1 : STD_LOGIC;
  signal BusPAddr_9_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__39_n_0\ : STD_LOGIC;
  signal \BusPReady_i_2__25_n_0\ : STD_LOGIC;
  signal BusPReady_i_9_n_0 : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_414_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_423_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__37_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BusPReady_i_2__25\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \BusPReady_i_2__32\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_414\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_423\ : label is "soft_lutpair852";
begin
  \BusPAddr[13]\ <= \^buspaddr[13]\;
  \BusPAddr[29]\ <= \^buspaddr[29]\;
  BusPAddr_10_sp_1 <= BusPAddr_10_sn_1;
  BusPAddr_9_sp_1 <= BusPAddr_9_sn_1;
\BusPReady_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000D0000000D"
    )
        port map (
      I0 => \^buspaddr[13]\,
      I1 => \BusPReady_i_2__25_n_0\,
      I2 => BusPAddr_9_sn_1,
      I3 => BusPReady_reg_0,
      I4 => BusPReady_reg_n_0,
      I5 => BusPReady_reg_1,
      O => \BusPReady_i_1__39_n_0\
    );
\BusPReady_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(1),
      O => \BusPReady_i_2__25_n_0\
    );
\BusPReady_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => BusPAddr(2),
      I1 => BusPAddr(3),
      I2 => BusPAddr(4),
      O => BusPAddr_9_sn_1
    );
\BusPReady_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^buspaddr[29]\,
      I1 => BusPAddr(6),
      I2 => BusPAddr(5),
      O => \^buspaddr[13]\
    );
BusPReady_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \BusPReady_i_2__30\,
      I1 => \BusPReady_i_2__30_0\,
      I2 => BusPReady_i_9_n_0,
      I3 => BusPAddr(10),
      I4 => BusPAddr(7),
      I5 => \BusPReady_i_2__30_1\,
      O => \^buspaddr[29]\
    );
BusPReady_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(9),
      O => BusPReady_i_9_n_0
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__39_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_414\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_414_n_0\
    );
\Waveform[22]_INST_0_i_423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_423_n_0\
    );
\increment[23]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => BusPAddr_10_sn_1,
      I1 => \increment_reg[0]_0\,
      I2 => \increment_reg[0]_1\,
      I3 => BusPEnable,
      I4 => BusPSel,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__37_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_118\ => \Waveform[22]_INST_0_i_414_n_0\,
      \Waveform[22]_INST_0_i_134\ => \Waveform[22]_INST_0_i_423_n_0\,
      \channels[7].waveform\(1 downto 0) => \channels[7].waveform\(1 downto 0),
      \channels[8].waveform\(1 downto 0) => \channels[8].waveform\(1 downto 0),
      \channels[9].waveform\(23 downto 0) => \channels[9].waveform\(23 downto 0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => BusPAddr_10_sn_1,
      I2 => \increment_reg[0]_0\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_3__12_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => BusPAddr_10_sn_1,
      I2 => \increment_reg[0]_0\,
      I3 => \wavetype_reg[0]_0\,
      I4 => \wavetype[1]_i_3__12_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \increment_reg[0]_2\,
      I1 => BusPAddr(3),
      I2 => BusPAddr(2),
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      O => BusPAddr_10_sn_1
    );
\wavetype[1]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_3__12_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized9\ is
  port (
    \channels[10].waveform\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \channels[11].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channels[12].waveform\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    \increment_reg[0]_3\ : in STD_LOGIC;
    \increment_reg[0]_4\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wavetype_reg[0]_0\ : in STD_LOGIC;
    BusPReady_reg_0 : in STD_LOGIC;
    BusPReady_reg_1 : in STD_LOGIC;
    BusPReady_reg_2 : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \wavetype_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized9\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized9\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized9\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \BusPReady_i_1__35_n_0\ : STD_LOGIC;
  signal \BusPReady_i_3__6_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_415_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_424_n_0\ : STD_LOGIC;
  signal \increment[23]_i_1__42_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavetype[0]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_1_n_0\ : STD_LOGIC;
  signal \wavetype[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[0]\ : STD_LOGIC;
  signal \wavetype_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_415\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_424\ : label is "soft_lutpair25";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
\BusPReady_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A2000000A2"
    )
        port map (
      I0 => BusPReady_reg_0,
      I1 => BusPReady_reg_1,
      I2 => BusPReady_reg_2,
      I3 => \BusPReady_i_3__6_n_0\,
      I4 => BusPReady_reg_n_0,
      I5 => \increment_reg[0]_4\,
      O => \BusPReady_i_1__35_n_0\
    );
\BusPReady_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(1),
      I2 => BusPAddr(2),
      O => \BusPReady_i_3__6_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__35_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\Waveform[22]_INST_0_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wavetype_reg_n_0_[1]\,
      I1 => \wavetype_reg_n_0_[0]\,
      O => \Waveform[22]_INST_0_i_415_n_0\
    );
\Waveform[22]_INST_0_i_424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wavetype_reg_n_0_[0]\,
      I1 => \wavetype_reg_n_0_[1]\,
      O => \Waveform[22]_INST_0_i_424_n_0\
    );
\increment[23]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => \increment_reg[0]_1\,
      I2 => \increment_reg[0]_2\,
      I3 => \increment_reg[0]_3\,
      I4 => \increment_reg[0]_4\,
      I5 => BusPReady_reg_n_0,
      O => \increment[23]_i_1__42_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(0),
      Q => p_1_in(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(10),
      Q => p_1_in(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(11),
      Q => p_1_in(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(12),
      Q => p_1_in(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(13),
      Q => p_1_in(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(14),
      Q => p_1_in(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(15),
      Q => p_1_in(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(16),
      Q => p_1_in(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(17),
      Q => p_1_in(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(18),
      Q => p_1_in(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(19),
      Q => p_1_in(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(1),
      Q => p_1_in(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(20),
      Q => p_1_in(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(21),
      Q => p_1_in(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(22),
      Q => p_1_in(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(23),
      Q => p_1_in(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(2),
      Q => p_1_in(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(3),
      Q => p_1_in(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(4),
      Q => p_1_in(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(5),
      Q => p_1_in(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(6),
      Q => p_1_in(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(7),
      Q => p_1_in(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(8),
      Q => p_1_in(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(9),
      Q => p_1_in(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_61
     port map (
      DI(0) => DI(0),
      Q(23 downto 0) => p_1_in(23 downto 0),
      \Waveform[22]_INST_0_i_120\ => \Waveform[22]_INST_0_i_415_n_0\,
      \Waveform[22]_INST_0_i_142\ => \Waveform[22]_INST_0_i_424_n_0\,
      \channels[10].waveform\(23 downto 0) => \channels[10].waveform\(23 downto 0),
      \channels[11].waveform\(0) => \channels[11].waveform\(0),
      \channels[12].waveform\(0) => \channels[12].waveform\(0),
      clock1MHz => clock1MHz
    );
\wavetype[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(0),
      I1 => \^buspaddr[10]\,
      I2 => \increment_reg[0]_2\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_3__11_n_0\,
      I5 => \wavetype_reg_n_0_[0]\,
      O => \wavetype[0]_i_1_n_0\
    );
\wavetype[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => BusPWriteData(1),
      I1 => \^buspaddr[10]\,
      I2 => \increment_reg[0]_2\,
      I3 => \wavetype_reg[0]_1\,
      I4 => \wavetype[1]_i_3__11_n_0\,
      I5 => \wavetype_reg_n_0_[1]\,
      O => \wavetype[1]_i_1_n_0\
    );
\wavetype[1]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => BusPAddr(3),
      I1 => BusPAddr(2),
      I2 => \wavetype_reg[0]_0\,
      I3 => BusPAddr(1),
      I4 => BusPAddr(0),
      O => \^buspaddr[10]\
    );
\wavetype[1]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => BusPReady_reg_n_0,
      O => \wavetype[1]_i_3__11_n_0\
    );
\wavetype_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[0]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[0]\,
      R => '0'
    );
\wavetype_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \wavetype[1]_i_1_n_0\,
      Q => \wavetype_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_Synth is
  port (
    Waveform : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPReadData : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPReady : out STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPSel : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    BusPWrite : in STD_LOGIC;
    Clock100MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_Synth : entity is "Synth";
end system_Synth_0_0_Synth;

architecture STRUCTURE of system_Synth_0_0_Synth is
  signal \Waveform[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_10_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_10_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_329_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_329_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_330_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_330_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_331_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_331_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_335_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_335_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_336_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_336_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_364_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_364_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_365_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_365_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_366_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_366_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_370_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_370_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_371_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_371_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_372_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_372_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_373_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_375_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_376_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_376_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_377_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_377_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_378_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_378_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_381_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_385_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_389_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_428_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_430_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_432_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_434_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_435_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_436_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_438_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_439_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_440_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_442_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_443_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_444_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_446_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_447_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_448_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_450_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_451_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_452_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_454_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_455_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_456_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_458_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_460_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_462_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_463_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_464_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_466_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_467_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_468_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_470_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_471_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_472_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_474_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_475_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_476_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_481_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_482_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_483_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_484_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_485_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_486_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_487_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_488_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_489_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_490_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_491_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_492_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_493_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_494_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_495_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_496_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_497_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_498_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_499_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_500_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_501_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_502_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_503_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_504_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_506_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_507_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_508_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_509_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_510_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_511_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_512_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_513_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_514_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_515_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_516_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_517_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_518_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_519_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_520_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_521_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_526_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_528_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_530_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_532_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_533_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_534_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_536_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_537_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_538_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_540_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_541_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_542_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_544_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_545_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_546_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_548_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_549_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_550_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_552_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_553_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_554_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_556_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_558_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_560_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_562_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_563_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_564_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_566_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_567_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_568_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_570_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_571_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_572_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_574_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_575_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_576_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_578_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_579_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_580_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_582_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_583_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_584_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_586_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_588_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_590_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_592_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_593_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_594_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_596_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_597_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_598_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_600_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_601_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_602_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_604_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_605_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_606_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_608_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_609_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_610_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_612_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_613_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_614_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_615_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_616_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_617_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_618_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_619_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_620_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_621_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_622_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_623_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_624_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_625_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_626_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_627_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_628_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_629_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_62_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_62_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_630_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_631_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_632_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_633_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_634_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_635_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_636_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_637_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_638_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_639_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_63_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_63_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_640_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_641_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_642_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_643_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_644_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_645_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_646_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_647_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_648_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_649_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_64_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_64_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_650_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_651_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_652_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_653_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_654_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_655_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_656_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_657_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_658_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_659_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_660_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_661_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_662_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_663_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_664_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_665_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_666_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_667_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_668_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_669_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_670_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_671_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_672_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_673_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_674_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_675_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_676_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_677_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_678_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_679_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_680_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_681_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_682_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_683_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_684_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_685_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_686_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_70_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_70_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_80_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_80_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_81_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_81_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_81_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_82_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_82_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_82_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_83_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_83_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_84_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_84_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_3\ : STD_LOGIC;
  signal \channels[0].channel0_n_0\ : STD_LOGIC;
  signal \channels[0].channel0_n_25\ : STD_LOGIC;
  signal \channels[0].channel0_n_26\ : STD_LOGIC;
  signal \channels[0].channel0_n_27\ : STD_LOGIC;
  signal \channels[0].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[10].channel0_n_24\ : STD_LOGIC;
  signal \channels[10].channel0_n_25\ : STD_LOGIC;
  signal \channels[10].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[11].channel0_n_24\ : STD_LOGIC;
  signal \channels[11].channel0_n_25\ : STD_LOGIC;
  signal \channels[11].channel0_n_26\ : STD_LOGIC;
  signal \channels[11].channel0_n_27\ : STD_LOGIC;
  signal \channels[11].channel0_n_28\ : STD_LOGIC;
  signal \channels[11].channel0_n_29\ : STD_LOGIC;
  signal \channels[11].channel0_n_30\ : STD_LOGIC;
  signal \channels[11].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[12].channel0_n_0\ : STD_LOGIC;
  signal \channels[12].channel0_n_25\ : STD_LOGIC;
  signal \channels[12].channel0_n_26\ : STD_LOGIC;
  signal \channels[12].channel0_n_27\ : STD_LOGIC;
  signal \channels[12].channel0_n_28\ : STD_LOGIC;
  signal \channels[12].channel0_n_29\ : STD_LOGIC;
  signal \channels[12].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[13].channel0_n_24\ : STD_LOGIC;
  signal \channels[13].channel0_n_25\ : STD_LOGIC;
  signal \channels[13].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[14].channel0_n_24\ : STD_LOGIC;
  signal \channels[14].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[15].channel0_n_0\ : STD_LOGIC;
  signal \channels[15].channel0_n_25\ : STD_LOGIC;
  signal \channels[15].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[16].channel0_n_24\ : STD_LOGIC;
  signal \channels[16].channel0_n_25\ : STD_LOGIC;
  signal \channels[16].channel0_n_26\ : STD_LOGIC;
  signal \channels[16].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[17].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[18].channel0_n_0\ : STD_LOGIC;
  signal \channels[18].channel0_n_25\ : STD_LOGIC;
  signal \channels[18].channel0_n_26\ : STD_LOGIC;
  signal \channels[18].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[19].channel0_n_24\ : STD_LOGIC;
  signal \channels[19].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[1].channel0_n_24\ : STD_LOGIC;
  signal \channels[1].channel0_n_25\ : STD_LOGIC;
  signal \channels[1].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[20].channel0_n_24\ : STD_LOGIC;
  signal \channels[20].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[21].channel0_n_0\ : STD_LOGIC;
  signal \channels[21].channel0_n_25\ : STD_LOGIC;
  signal \channels[21].channel0_n_26\ : STD_LOGIC;
  signal \channels[21].channel0_n_27\ : STD_LOGIC;
  signal \channels[21].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[22].channel0_n_24\ : STD_LOGIC;
  signal \channels[22].channel0_n_25\ : STD_LOGIC;
  signal \channels[22].channel0_n_26\ : STD_LOGIC;
  signal \channels[22].channel0_n_27\ : STD_LOGIC;
  signal \channels[22].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[23].channel0_n_0\ : STD_LOGIC;
  signal \channels[23].channel0_n_25\ : STD_LOGIC;
  signal \channels[23].channel0_n_26\ : STD_LOGIC;
  signal \channels[23].channel0_n_27\ : STD_LOGIC;
  signal \channels[23].channel0_n_28\ : STD_LOGIC;
  signal \channels[23].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[24].channel0_n_0\ : STD_LOGIC;
  signal \channels[24].channel0_n_25\ : STD_LOGIC;
  signal \channels[24].channel0_n_26\ : STD_LOGIC;
  signal \channels[24].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[25].channel0_n_24\ : STD_LOGIC;
  signal \channels[25].channel0_n_25\ : STD_LOGIC;
  signal \channels[25].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[26].channel0_n_24\ : STD_LOGIC;
  signal \channels[26].channel0_n_25\ : STD_LOGIC;
  signal \channels[26].channel0_n_26\ : STD_LOGIC;
  signal \channels[26].channel0_n_27\ : STD_LOGIC;
  signal \channels[26].channel0_n_28\ : STD_LOGIC;
  signal \channels[26].channel0_n_29\ : STD_LOGIC;
  signal \channels[26].channel0_n_30\ : STD_LOGIC;
  signal \channels[26].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[27].channel0_n_0\ : STD_LOGIC;
  signal \channels[27].channel0_n_1\ : STD_LOGIC;
  signal \channels[27].channel0_n_26\ : STD_LOGIC;
  signal \channels[27].channel0_n_27\ : STD_LOGIC;
  signal \channels[27].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[28].channel0_n_24\ : STD_LOGIC;
  signal \channels[28].channel0_n_25\ : STD_LOGIC;
  signal \channels[28].channel0_n_26\ : STD_LOGIC;
  signal \channels[28].channel0_n_27\ : STD_LOGIC;
  signal \channels[28].channel0_n_28\ : STD_LOGIC;
  signal \channels[28].channel0_n_29\ : STD_LOGIC;
  signal \channels[28].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[29].channel0_n_24\ : STD_LOGIC;
  signal \channels[29].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[2].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[30].channel0_n_0\ : STD_LOGIC;
  signal \channels[30].channel0_n_25\ : STD_LOGIC;
  signal \channels[30].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[31].channel0_n_24\ : STD_LOGIC;
  signal \channels[31].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[32].channel0_n_24\ : STD_LOGIC;
  signal \channels[32].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[33].channel0_n_0\ : STD_LOGIC;
  signal \channels[33].channel0_n_25\ : STD_LOGIC;
  signal \channels[33].channel0_n_26\ : STD_LOGIC;
  signal \channels[33].channel0_n_27\ : STD_LOGIC;
  signal \channels[33].channel0_n_28\ : STD_LOGIC;
  signal \channels[33].channel0_n_29\ : STD_LOGIC;
  signal \channels[33].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[34].channel0_n_24\ : STD_LOGIC;
  signal \channels[34].channel0_n_25\ : STD_LOGIC;
  signal \channels[34].channel0_n_26\ : STD_LOGIC;
  signal \channels[34].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[35].channel0_n_24\ : STD_LOGIC;
  signal \channels[35].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[36].channel0_n_0\ : STD_LOGIC;
  signal \channels[36].channel0_n_25\ : STD_LOGIC;
  signal \channels[36].channel0_n_26\ : STD_LOGIC;
  signal \channels[36].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[37].channel0_n_24\ : STD_LOGIC;
  signal \channels[37].channel0_n_25\ : STD_LOGIC;
  signal \channels[37].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[38].channel0_n_24\ : STD_LOGIC;
  signal \channels[38].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[39].channel0_n_0\ : STD_LOGIC;
  signal \channels[39].channel0_n_25\ : STD_LOGIC;
  signal \channels[39].channel0_n_26\ : STD_LOGIC;
  signal \channels[39].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[3].channel0_n_0\ : STD_LOGIC;
  signal \channels[3].channel0_n_25\ : STD_LOGIC;
  signal \channels[3].channel0_n_26\ : STD_LOGIC;
  signal \channels[3].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[40].channel0_n_24\ : STD_LOGIC;
  signal \channels[40].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[41].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[42].channel0_n_0\ : STD_LOGIC;
  signal \channels[42].channel0_n_25\ : STD_LOGIC;
  signal \channels[42].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[43].channel0_n_24\ : STD_LOGIC;
  signal \channels[43].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[44].channel0_n_24\ : STD_LOGIC;
  signal \channels[44].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[45].channel0_n_0\ : STD_LOGIC;
  signal \channels[45].channel0_n_25\ : STD_LOGIC;
  signal \channels[45].channel0_n_26\ : STD_LOGIC;
  signal \channels[45].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[46].channel0_n_0\ : STD_LOGIC;
  signal \channels[46].channel0_n_1\ : STD_LOGIC;
  signal \channels[46].channel0_n_26\ : STD_LOGIC;
  signal \channels[46].channel0_n_27\ : STD_LOGIC;
  signal \channels[46].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[47].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[48].channel0_n_0\ : STD_LOGIC;
  signal \channels[48].channel0_n_25\ : STD_LOGIC;
  signal \channels[48].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[49].channel0_n_24\ : STD_LOGIC;
  signal \channels[49].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[4].channel0_n_0\ : STD_LOGIC;
  signal \channels[4].channel0_n_25\ : STD_LOGIC;
  signal \channels[4].channel0_n_26\ : STD_LOGIC;
  signal \channels[4].channel0_n_27\ : STD_LOGIC;
  signal \channels[4].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[50].channel0_n_24\ : STD_LOGIC;
  signal \channels[50].channel0_n_25\ : STD_LOGIC;
  signal \channels[50].channel0_n_26\ : STD_LOGIC;
  signal \channels[50].channel0_n_27\ : STD_LOGIC;
  signal \channels[50].channel0_n_28\ : STD_LOGIC;
  signal \channels[50].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[51].channel0_n_0\ : STD_LOGIC;
  signal \channels[51].channel0_n_25\ : STD_LOGIC;
  signal \channels[51].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[52].channel0_n_24\ : STD_LOGIC;
  signal \channels[52].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[53].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[54].channel0_n_0\ : STD_LOGIC;
  signal \channels[54].channel0_n_25\ : STD_LOGIC;
  signal \channels[54].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[55].channel0_n_24\ : STD_LOGIC;
  signal \channels[55].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[56].channel0_n_0\ : STD_LOGIC;
  signal \channels[56].channel0_n_25\ : STD_LOGIC;
  signal \channels[56].channel0_n_26\ : STD_LOGIC;
  signal \channels[56].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[57].channel0_n_0\ : STD_LOGIC;
  signal \channels[57].channel0_n_25\ : STD_LOGIC;
  signal \channels[57].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[58].channel0_n_24\ : STD_LOGIC;
  signal \channels[58].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[59].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[5].channel0_n_24\ : STD_LOGIC;
  signal \channels[5].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[60].channel0_n_0\ : STD_LOGIC;
  signal \channels[60].channel0_n_25\ : STD_LOGIC;
  signal \channels[60].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[61].channel0_n_24\ : STD_LOGIC;
  signal \channels[61].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[62].channel0_n_0\ : STD_LOGIC;
  signal \channels[62].channel0_n_25\ : STD_LOGIC;
  signal \channels[62].channel0_n_26\ : STD_LOGIC;
  signal \channels[62].channel0_n_27\ : STD_LOGIC;
  signal \channels[62].channel0_n_28\ : STD_LOGIC;
  signal \channels[62].channel0_n_29\ : STD_LOGIC;
  signal \channels[62].channel0_n_30\ : STD_LOGIC;
  signal \channels[62].channel0_n_31\ : STD_LOGIC;
  signal \channels[62].channel0_n_32\ : STD_LOGIC;
  signal \channels[62].channel0_n_33\ : STD_LOGIC;
  signal \channels[62].channel0_n_34\ : STD_LOGIC;
  signal \channels[62].channel0_n_35\ : STD_LOGIC;
  signal \channels[62].channel0_n_36\ : STD_LOGIC;
  signal \channels[62].channel0_n_37\ : STD_LOGIC;
  signal \channels[62].channel0_n_38\ : STD_LOGIC;
  signal \channels[62].channel0_n_39\ : STD_LOGIC;
  signal \channels[62].channel0_n_40\ : STD_LOGIC;
  signal \channels[62].channel0_n_41\ : STD_LOGIC;
  signal \channels[62].channel0_n_42\ : STD_LOGIC;
  signal \channels[62].channel0_n_43\ : STD_LOGIC;
  signal \channels[62].channel0_n_44\ : STD_LOGIC;
  signal \channels[62].channel0_n_45\ : STD_LOGIC;
  signal \channels[62].channel0_n_46\ : STD_LOGIC;
  signal \channels[62].channel0_n_47\ : STD_LOGIC;
  signal \channels[62].channel0_n_48\ : STD_LOGIC;
  signal \channels[62].channel0_n_49\ : STD_LOGIC;
  signal \channels[62].channel0_n_50\ : STD_LOGIC;
  signal \channels[62].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[63].channel0_n_0\ : STD_LOGIC;
  signal \channels[63].channel0_n_25\ : STD_LOGIC;
  signal \channels[63].channel0_n_27\ : STD_LOGIC;
  signal \channels[63].channel0_n_28\ : STD_LOGIC;
  signal \channels[63].channel0_n_29\ : STD_LOGIC;
  signal \channels[63].channel0_n_30\ : STD_LOGIC;
  signal \channels[63].channel0_n_31\ : STD_LOGIC;
  signal \channels[63].channel0_n_32\ : STD_LOGIC;
  signal \channels[63].channel0_n_33\ : STD_LOGIC;
  signal \channels[63].channel0_n_34\ : STD_LOGIC;
  signal \channels[63].channel0_n_35\ : STD_LOGIC;
  signal \channels[63].channel0_n_36\ : STD_LOGIC;
  signal \channels[63].channel0_n_37\ : STD_LOGIC;
  signal \channels[63].channel0_n_38\ : STD_LOGIC;
  signal \channels[63].channel0_n_39\ : STD_LOGIC;
  signal \channels[63].channel0_n_40\ : STD_LOGIC;
  signal \channels[63].channel0_n_41\ : STD_LOGIC;
  signal \channels[63].channel0_n_42\ : STD_LOGIC;
  signal \channels[63].channel0_n_43\ : STD_LOGIC;
  signal \channels[63].channel0_n_44\ : STD_LOGIC;
  signal \channels[63].channel0_n_45\ : STD_LOGIC;
  signal \channels[63].channel0_n_46\ : STD_LOGIC;
  signal \channels[63].channel0_n_47\ : STD_LOGIC;
  signal \channels[63].channel0_n_48\ : STD_LOGIC;
  signal \channels[63].channel0_n_49\ : STD_LOGIC;
  signal \channels[63].channel0_n_50\ : STD_LOGIC;
  signal \channels[63].channel0_n_51\ : STD_LOGIC;
  signal \channels[63].channel0_n_52\ : STD_LOGIC;
  signal \channels[63].channel0_n_53\ : STD_LOGIC;
  signal \channels[63].channel0_n_54\ : STD_LOGIC;
  signal \channels[63].channel0_n_55\ : STD_LOGIC;
  signal \channels[63].channel0_n_56\ : STD_LOGIC;
  signal \channels[63].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[6].channel0_n_0\ : STD_LOGIC;
  signal \channels[6].channel0_n_25\ : STD_LOGIC;
  signal \channels[6].channel0_n_26\ : STD_LOGIC;
  signal \channels[6].channel0_n_27\ : STD_LOGIC;
  signal \channels[6].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[7].channel0_n_24\ : STD_LOGIC;
  signal \channels[7].channel0_n_25\ : STD_LOGIC;
  signal \channels[7].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[8].channel0_n_0\ : STD_LOGIC;
  signal \channels[8].channel0_n_25\ : STD_LOGIC;
  signal \channels[8].channel0_n_26\ : STD_LOGIC;
  signal \channels[8].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \channels[9].channel0_n_0\ : STD_LOGIC;
  signal \channels[9].channel0_n_25\ : STD_LOGIC;
  signal \channels[9].channel0_n_26\ : STD_LOGIC;
  signal \channels[9].channel0_n_27\ : STD_LOGIC;
  signal \channels[9].channel0_n_28\ : STD_LOGIC;
  signal \channels[9].channel0_n_29\ : STD_LOGIC;
  signal \channels[9].waveform\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal clear : STD_LOGIC;
  signal \clkdiv[6]_i_3_n_0\ : STD_LOGIC;
  signal clkdiv_reg : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \clkdiv_reg_n_0_[0]\ : STD_LOGIC;
  signal \clkdiv_reg_n_0_[1]\ : STD_LOGIC;
  signal clock1MHz : STD_LOGIC;
  signal clock1MHz_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_Waveform[0]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Waveform[0]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_329_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_329_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_330_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_330_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_331_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_331_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_335_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_335_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_336_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_336_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_364_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_364_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_365_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_365_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_366_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_366_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_370_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_370_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_371_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_371_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_372_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_372_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_376_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_376_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_377_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_377_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_378_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_378_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_57_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_62_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_63_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_70_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_23\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \Waveform[0]_INST_0_i_26\ : label is "lutpair590";
  attribute HLUTNM of \Waveform[0]_INST_0_i_27\ : label is "lutpair589";
  attribute HLUTNM of \Waveform[0]_INST_0_i_28\ : label is "lutpair588";
  attribute HLUTNM of \Waveform[0]_INST_0_i_29\ : label is "lutpair591";
  attribute HLUTNM of \Waveform[0]_INST_0_i_30\ : label is "lutpair590";
  attribute HLUTNM of \Waveform[0]_INST_0_i_31\ : label is "lutpair589";
  attribute HLUTNM of \Waveform[0]_INST_0_i_32\ : label is "lutpair588";
  attribute HLUTNM of \Waveform[0]_INST_0_i_33\ : label is "lutpair616";
  attribute HLUTNM of \Waveform[0]_INST_0_i_34\ : label is "lutpair615";
  attribute HLUTNM of \Waveform[0]_INST_0_i_35\ : label is "lutpair614";
  attribute HLUTNM of \Waveform[0]_INST_0_i_36\ : label is "lutpair617";
  attribute HLUTNM of \Waveform[0]_INST_0_i_37\ : label is "lutpair616";
  attribute HLUTNM of \Waveform[0]_INST_0_i_38\ : label is "lutpair615";
  attribute HLUTNM of \Waveform[0]_INST_0_i_39\ : label is "lutpair614";
  attribute HLUTNM of \Waveform[0]_INST_0_i_40\ : label is "lutpair642";
  attribute HLUTNM of \Waveform[0]_INST_0_i_41\ : label is "lutpair641";
  attribute HLUTNM of \Waveform[0]_INST_0_i_42\ : label is "lutpair640";
  attribute HLUTNM of \Waveform[0]_INST_0_i_43\ : label is "lutpair643";
  attribute HLUTNM of \Waveform[0]_INST_0_i_44\ : label is "lutpair642";
  attribute HLUTNM of \Waveform[0]_INST_0_i_45\ : label is "lutpair641";
  attribute HLUTNM of \Waveform[0]_INST_0_i_46\ : label is "lutpair640";
  attribute HLUTNM of \Waveform[0]_INST_0_i_47\ : label is "lutpair670";
  attribute HLUTNM of \Waveform[0]_INST_0_i_48\ : label is "lutpair669";
  attribute HLUTNM of \Waveform[0]_INST_0_i_49\ : label is "lutpair668";
  attribute HLUTNM of \Waveform[0]_INST_0_i_50\ : label is "lutpair671";
  attribute HLUTNM of \Waveform[0]_INST_0_i_51\ : label is "lutpair670";
  attribute HLUTNM of \Waveform[0]_INST_0_i_52\ : label is "lutpair669";
  attribute HLUTNM of \Waveform[0]_INST_0_i_53\ : label is "lutpair668";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_100\ : label is "lutpair470";
  attribute HLUTNM of \Waveform[10]_INST_0_i_101\ : label is "lutpair450";
  attribute HLUTNM of \Waveform[10]_INST_0_i_102\ : label is "lutpair449";
  attribute HLUTNM of \Waveform[10]_INST_0_i_103\ : label is "lutpair448";
  attribute HLUTNM of \Waveform[10]_INST_0_i_104\ : label is "lutpair447";
  attribute HLUTNM of \Waveform[10]_INST_0_i_105\ : label is "lutpair451";
  attribute HLUTNM of \Waveform[10]_INST_0_i_106\ : label is "lutpair450";
  attribute HLUTNM of \Waveform[10]_INST_0_i_107\ : label is "lutpair449";
  attribute HLUTNM of \Waveform[10]_INST_0_i_108\ : label is "lutpair448";
  attribute HLUTNM of \Waveform[10]_INST_0_i_109\ : label is "lutpair572";
  attribute HLUTNM of \Waveform[10]_INST_0_i_110\ : label is "lutpair571";
  attribute HLUTNM of \Waveform[10]_INST_0_i_111\ : label is "lutpair570";
  attribute HLUTNM of \Waveform[10]_INST_0_i_112\ : label is "lutpair569";
  attribute HLUTNM of \Waveform[10]_INST_0_i_113\ : label is "lutpair573";
  attribute HLUTNM of \Waveform[10]_INST_0_i_114\ : label is "lutpair572";
  attribute HLUTNM of \Waveform[10]_INST_0_i_115\ : label is "lutpair571";
  attribute HLUTNM of \Waveform[10]_INST_0_i_116\ : label is "lutpair570";
  attribute HLUTNM of \Waveform[10]_INST_0_i_117\ : label is "lutpair546";
  attribute HLUTNM of \Waveform[10]_INST_0_i_118\ : label is "lutpair545";
  attribute HLUTNM of \Waveform[10]_INST_0_i_119\ : label is "lutpair544";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_120\ : label is "lutpair543";
  attribute HLUTNM of \Waveform[10]_INST_0_i_121\ : label is "lutpair547";
  attribute HLUTNM of \Waveform[10]_INST_0_i_122\ : label is "lutpair546";
  attribute HLUTNM of \Waveform[10]_INST_0_i_123\ : label is "lutpair545";
  attribute HLUTNM of \Waveform[10]_INST_0_i_124\ : label is "lutpair544";
  attribute HLUTNM of \Waveform[10]_INST_0_i_125\ : label is "lutpair520";
  attribute HLUTNM of \Waveform[10]_INST_0_i_126\ : label is "lutpair519";
  attribute HLUTNM of \Waveform[10]_INST_0_i_127\ : label is "lutpair518";
  attribute HLUTNM of \Waveform[10]_INST_0_i_128\ : label is "lutpair517";
  attribute HLUTNM of \Waveform[10]_INST_0_i_129\ : label is "lutpair521";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_130\ : label is "lutpair520";
  attribute HLUTNM of \Waveform[10]_INST_0_i_131\ : label is "lutpair519";
  attribute HLUTNM of \Waveform[10]_INST_0_i_132\ : label is "lutpair518";
  attribute HLUTNM of \Waveform[10]_INST_0_i_133\ : label is "lutpair362";
  attribute HLUTNM of \Waveform[10]_INST_0_i_134\ : label is "lutpair361";
  attribute HLUTNM of \Waveform[10]_INST_0_i_135\ : label is "lutpair360";
  attribute HLUTNM of \Waveform[10]_INST_0_i_136\ : label is "lutpair359";
  attribute HLUTNM of \Waveform[10]_INST_0_i_137\ : label is "lutpair363";
  attribute HLUTNM of \Waveform[10]_INST_0_i_138\ : label is "lutpair362";
  attribute HLUTNM of \Waveform[10]_INST_0_i_139\ : label is "lutpair361";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_140\ : label is "lutpair360";
  attribute HLUTNM of \Waveform[10]_INST_0_i_141\ : label is "lutpair340";
  attribute HLUTNM of \Waveform[10]_INST_0_i_142\ : label is "lutpair339";
  attribute HLUTNM of \Waveform[10]_INST_0_i_143\ : label is "lutpair338";
  attribute HLUTNM of \Waveform[10]_INST_0_i_144\ : label is "lutpair337";
  attribute HLUTNM of \Waveform[10]_INST_0_i_145\ : label is "lutpair341";
  attribute HLUTNM of \Waveform[10]_INST_0_i_146\ : label is "lutpair340";
  attribute HLUTNM of \Waveform[10]_INST_0_i_147\ : label is "lutpair339";
  attribute HLUTNM of \Waveform[10]_INST_0_i_148\ : label is "lutpair338";
  attribute HLUTNM of \Waveform[10]_INST_0_i_149\ : label is "lutpair318";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_150\ : label is "lutpair317";
  attribute HLUTNM of \Waveform[10]_INST_0_i_151\ : label is "lutpair316";
  attribute HLUTNM of \Waveform[10]_INST_0_i_152\ : label is "lutpair315";
  attribute HLUTNM of \Waveform[10]_INST_0_i_153\ : label is "lutpair319";
  attribute HLUTNM of \Waveform[10]_INST_0_i_154\ : label is "lutpair318";
  attribute HLUTNM of \Waveform[10]_INST_0_i_155\ : label is "lutpair317";
  attribute HLUTNM of \Waveform[10]_INST_0_i_156\ : label is "lutpair316";
  attribute HLUTNM of \Waveform[10]_INST_0_i_17\ : label is "lutpair628";
  attribute HLUTNM of \Waveform[10]_INST_0_i_18\ : label is "lutpair627";
  attribute HLUTNM of \Waveform[10]_INST_0_i_19\ : label is "lutpair626";
  attribute HLUTNM of \Waveform[10]_INST_0_i_20\ : label is "lutpair625";
  attribute HLUTNM of \Waveform[10]_INST_0_i_21\ : label is "lutpair629";
  attribute HLUTNM of \Waveform[10]_INST_0_i_22\ : label is "lutpair628";
  attribute HLUTNM of \Waveform[10]_INST_0_i_23\ : label is "lutpair627";
  attribute HLUTNM of \Waveform[10]_INST_0_i_24\ : label is "lutpair626";
  attribute HLUTNM of \Waveform[10]_INST_0_i_25\ : label is "lutpair654";
  attribute HLUTNM of \Waveform[10]_INST_0_i_259\ : label is "lutpair94";
  attribute HLUTNM of \Waveform[10]_INST_0_i_26\ : label is "lutpair653";
  attribute HLUTNM of \Waveform[10]_INST_0_i_260\ : label is "lutpair93";
  attribute HLUTNM of \Waveform[10]_INST_0_i_261\ : label is "lutpair92";
  attribute HLUTNM of \Waveform[10]_INST_0_i_262\ : label is "lutpair91";
  attribute HLUTNM of \Waveform[10]_INST_0_i_263\ : label is "lutpair95";
  attribute HLUTNM of \Waveform[10]_INST_0_i_264\ : label is "lutpair94";
  attribute HLUTNM of \Waveform[10]_INST_0_i_265\ : label is "lutpair93";
  attribute HLUTNM of \Waveform[10]_INST_0_i_266\ : label is "lutpair92";
  attribute HLUTNM of \Waveform[10]_INST_0_i_267\ : label is "lutpair72";
  attribute HLUTNM of \Waveform[10]_INST_0_i_268\ : label is "lutpair71";
  attribute HLUTNM of \Waveform[10]_INST_0_i_269\ : label is "lutpair70";
  attribute HLUTNM of \Waveform[10]_INST_0_i_27\ : label is "lutpair652";
  attribute HLUTNM of \Waveform[10]_INST_0_i_270\ : label is "lutpair69";
  attribute HLUTNM of \Waveform[10]_INST_0_i_271\ : label is "lutpair73";
  attribute HLUTNM of \Waveform[10]_INST_0_i_272\ : label is "lutpair72";
  attribute HLUTNM of \Waveform[10]_INST_0_i_273\ : label is "lutpair71";
  attribute HLUTNM of \Waveform[10]_INST_0_i_274\ : label is "lutpair70";
  attribute HLUTNM of \Waveform[10]_INST_0_i_275\ : label is "lutpair50";
  attribute HLUTNM of \Waveform[10]_INST_0_i_276\ : label is "lutpair49";
  attribute HLUTNM of \Waveform[10]_INST_0_i_277\ : label is "lutpair48";
  attribute HLUTNM of \Waveform[10]_INST_0_i_278\ : label is "lutpair47";
  attribute HLUTNM of \Waveform[10]_INST_0_i_279\ : label is "lutpair51";
  attribute HLUTNM of \Waveform[10]_INST_0_i_28\ : label is "lutpair651";
  attribute HLUTNM of \Waveform[10]_INST_0_i_280\ : label is "lutpair50";
  attribute HLUTNM of \Waveform[10]_INST_0_i_281\ : label is "lutpair49";
  attribute HLUTNM of \Waveform[10]_INST_0_i_282\ : label is "lutpair48";
  attribute HLUTNM of \Waveform[10]_INST_0_i_283\ : label is "lutpair28";
  attribute HLUTNM of \Waveform[10]_INST_0_i_284\ : label is "lutpair27";
  attribute HLUTNM of \Waveform[10]_INST_0_i_285\ : label is "lutpair26";
  attribute HLUTNM of \Waveform[10]_INST_0_i_286\ : label is "lutpair25";
  attribute HLUTNM of \Waveform[10]_INST_0_i_287\ : label is "lutpair29";
  attribute HLUTNM of \Waveform[10]_INST_0_i_288\ : label is "lutpair28";
  attribute HLUTNM of \Waveform[10]_INST_0_i_289\ : label is "lutpair27";
  attribute HLUTNM of \Waveform[10]_INST_0_i_29\ : label is "lutpair655";
  attribute HLUTNM of \Waveform[10]_INST_0_i_290\ : label is "lutpair26";
  attribute HLUTNM of \Waveform[10]_INST_0_i_291\ : label is "lutpair6";
  attribute HLUTNM of \Waveform[10]_INST_0_i_292\ : label is "lutpair5";
  attribute HLUTNM of \Waveform[10]_INST_0_i_293\ : label is "lutpair4";
  attribute HLUTNM of \Waveform[10]_INST_0_i_294\ : label is "lutpair3";
  attribute HLUTNM of \Waveform[10]_INST_0_i_295\ : label is "lutpair7";
  attribute HLUTNM of \Waveform[10]_INST_0_i_296\ : label is "lutpair6";
  attribute HLUTNM of \Waveform[10]_INST_0_i_297\ : label is "lutpair5";
  attribute HLUTNM of \Waveform[10]_INST_0_i_298\ : label is "lutpair4";
  attribute HLUTNM of \Waveform[10]_INST_0_i_299\ : label is "lutpair292";
  attribute HLUTNM of \Waveform[10]_INST_0_i_30\ : label is "lutpair654";
  attribute HLUTNM of \Waveform[10]_INST_0_i_300\ : label is "lutpair291";
  attribute HLUTNM of \Waveform[10]_INST_0_i_301\ : label is "lutpair290";
  attribute HLUTNM of \Waveform[10]_INST_0_i_302\ : label is "lutpair289";
  attribute HLUTNM of \Waveform[10]_INST_0_i_303\ : label is "lutpair293";
  attribute HLUTNM of \Waveform[10]_INST_0_i_304\ : label is "lutpair292";
  attribute HLUTNM of \Waveform[10]_INST_0_i_305\ : label is "lutpair291";
  attribute HLUTNM of \Waveform[10]_INST_0_i_306\ : label is "lutpair290";
  attribute HLUTNM of \Waveform[10]_INST_0_i_307\ : label is "lutpair270";
  attribute HLUTNM of \Waveform[10]_INST_0_i_308\ : label is "lutpair269";
  attribute HLUTNM of \Waveform[10]_INST_0_i_309\ : label is "lutpair268";
  attribute HLUTNM of \Waveform[10]_INST_0_i_31\ : label is "lutpair653";
  attribute HLUTNM of \Waveform[10]_INST_0_i_310\ : label is "lutpair267";
  attribute HLUTNM of \Waveform[10]_INST_0_i_311\ : label is "lutpair271";
  attribute HLUTNM of \Waveform[10]_INST_0_i_312\ : label is "lutpair270";
  attribute HLUTNM of \Waveform[10]_INST_0_i_313\ : label is "lutpair269";
  attribute HLUTNM of \Waveform[10]_INST_0_i_314\ : label is "lutpair268";
  attribute HLUTNM of \Waveform[10]_INST_0_i_315\ : label is "lutpair248";
  attribute HLUTNM of \Waveform[10]_INST_0_i_316\ : label is "lutpair247";
  attribute HLUTNM of \Waveform[10]_INST_0_i_317\ : label is "lutpair246";
  attribute HLUTNM of \Waveform[10]_INST_0_i_318\ : label is "lutpair245";
  attribute HLUTNM of \Waveform[10]_INST_0_i_319\ : label is "lutpair249";
  attribute HLUTNM of \Waveform[10]_INST_0_i_32\ : label is "lutpair652";
  attribute HLUTNM of \Waveform[10]_INST_0_i_320\ : label is "lutpair248";
  attribute HLUTNM of \Waveform[10]_INST_0_i_321\ : label is "lutpair247";
  attribute HLUTNM of \Waveform[10]_INST_0_i_322\ : label is "lutpair246";
  attribute HLUTNM of \Waveform[10]_INST_0_i_323\ : label is "lutpair226";
  attribute HLUTNM of \Waveform[10]_INST_0_i_324\ : label is "lutpair225";
  attribute HLUTNM of \Waveform[10]_INST_0_i_325\ : label is "lutpair224";
  attribute HLUTNM of \Waveform[10]_INST_0_i_326\ : label is "lutpair223";
  attribute HLUTNM of \Waveform[10]_INST_0_i_327\ : label is "lutpair227";
  attribute HLUTNM of \Waveform[10]_INST_0_i_328\ : label is "lutpair226";
  attribute HLUTNM of \Waveform[10]_INST_0_i_329\ : label is "lutpair225";
  attribute HLUTNM of \Waveform[10]_INST_0_i_33\ : label is "lutpair682";
  attribute HLUTNM of \Waveform[10]_INST_0_i_330\ : label is "lutpair224";
  attribute HLUTNM of \Waveform[10]_INST_0_i_331\ : label is "lutpair204";
  attribute HLUTNM of \Waveform[10]_INST_0_i_332\ : label is "lutpair203";
  attribute HLUTNM of \Waveform[10]_INST_0_i_333\ : label is "lutpair202";
  attribute HLUTNM of \Waveform[10]_INST_0_i_334\ : label is "lutpair201";
  attribute HLUTNM of \Waveform[10]_INST_0_i_335\ : label is "lutpair205";
  attribute HLUTNM of \Waveform[10]_INST_0_i_336\ : label is "lutpair204";
  attribute HLUTNM of \Waveform[10]_INST_0_i_337\ : label is "lutpair203";
  attribute HLUTNM of \Waveform[10]_INST_0_i_338\ : label is "lutpair202";
  attribute HLUTNM of \Waveform[10]_INST_0_i_339\ : label is "lutpair182";
  attribute HLUTNM of \Waveform[10]_INST_0_i_34\ : label is "lutpair681";
  attribute HLUTNM of \Waveform[10]_INST_0_i_340\ : label is "lutpair181";
  attribute HLUTNM of \Waveform[10]_INST_0_i_341\ : label is "lutpair180";
  attribute HLUTNM of \Waveform[10]_INST_0_i_342\ : label is "lutpair179";
  attribute HLUTNM of \Waveform[10]_INST_0_i_343\ : label is "lutpair183";
  attribute HLUTNM of \Waveform[10]_INST_0_i_344\ : label is "lutpair182";
  attribute HLUTNM of \Waveform[10]_INST_0_i_345\ : label is "lutpair181";
  attribute HLUTNM of \Waveform[10]_INST_0_i_346\ : label is "lutpair180";
  attribute HLUTNM of \Waveform[10]_INST_0_i_347\ : label is "lutpair160";
  attribute HLUTNM of \Waveform[10]_INST_0_i_348\ : label is "lutpair159";
  attribute HLUTNM of \Waveform[10]_INST_0_i_349\ : label is "lutpair158";
  attribute HLUTNM of \Waveform[10]_INST_0_i_35\ : label is "lutpair680";
  attribute HLUTNM of \Waveform[10]_INST_0_i_350\ : label is "lutpair157";
  attribute HLUTNM of \Waveform[10]_INST_0_i_351\ : label is "lutpair161";
  attribute HLUTNM of \Waveform[10]_INST_0_i_352\ : label is "lutpair160";
  attribute HLUTNM of \Waveform[10]_INST_0_i_353\ : label is "lutpair159";
  attribute HLUTNM of \Waveform[10]_INST_0_i_354\ : label is "lutpair158";
  attribute HLUTNM of \Waveform[10]_INST_0_i_355\ : label is "lutpair138";
  attribute HLUTNM of \Waveform[10]_INST_0_i_356\ : label is "lutpair137";
  attribute HLUTNM of \Waveform[10]_INST_0_i_357\ : label is "lutpair136";
  attribute HLUTNM of \Waveform[10]_INST_0_i_358\ : label is "lutpair135";
  attribute HLUTNM of \Waveform[10]_INST_0_i_359\ : label is "lutpair139";
  attribute HLUTNM of \Waveform[10]_INST_0_i_36\ : label is "lutpair679";
  attribute HLUTNM of \Waveform[10]_INST_0_i_360\ : label is "lutpair138";
  attribute HLUTNM of \Waveform[10]_INST_0_i_361\ : label is "lutpair137";
  attribute HLUTNM of \Waveform[10]_INST_0_i_362\ : label is "lutpair136";
  attribute HLUTNM of \Waveform[10]_INST_0_i_363\ : label is "lutpair116";
  attribute HLUTNM of \Waveform[10]_INST_0_i_364\ : label is "lutpair115";
  attribute HLUTNM of \Waveform[10]_INST_0_i_365\ : label is "lutpair114";
  attribute HLUTNM of \Waveform[10]_INST_0_i_366\ : label is "lutpair113";
  attribute HLUTNM of \Waveform[10]_INST_0_i_367\ : label is "lutpair117";
  attribute HLUTNM of \Waveform[10]_INST_0_i_368\ : label is "lutpair116";
  attribute HLUTNM of \Waveform[10]_INST_0_i_369\ : label is "lutpair115";
  attribute HLUTNM of \Waveform[10]_INST_0_i_37\ : label is "lutpair683";
  attribute HLUTNM of \Waveform[10]_INST_0_i_370\ : label is "lutpair114";
  attribute HLUTNM of \Waveform[10]_INST_0_i_38\ : label is "lutpair682";
  attribute HLUTNM of \Waveform[10]_INST_0_i_39\ : label is "lutpair681";
  attribute HLUTNM of \Waveform[10]_INST_0_i_40\ : label is "lutpair680";
  attribute HLUTNM of \Waveform[10]_INST_0_i_41\ : label is "lutpair602";
  attribute HLUTNM of \Waveform[10]_INST_0_i_42\ : label is "lutpair601";
  attribute HLUTNM of \Waveform[10]_INST_0_i_43\ : label is "lutpair600";
  attribute HLUTNM of \Waveform[10]_INST_0_i_44\ : label is "lutpair599";
  attribute HLUTNM of \Waveform[10]_INST_0_i_45\ : label is "lutpair603";
  attribute HLUTNM of \Waveform[10]_INST_0_i_46\ : label is "lutpair602";
  attribute HLUTNM of \Waveform[10]_INST_0_i_47\ : label is "lutpair601";
  attribute HLUTNM of \Waveform[10]_INST_0_i_48\ : label is "lutpair600";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_61\ : label is "lutpair428";
  attribute HLUTNM of \Waveform[10]_INST_0_i_62\ : label is "lutpair427";
  attribute HLUTNM of \Waveform[10]_INST_0_i_63\ : label is "lutpair426";
  attribute HLUTNM of \Waveform[10]_INST_0_i_64\ : label is "lutpair425";
  attribute HLUTNM of \Waveform[10]_INST_0_i_65\ : label is "lutpair429";
  attribute HLUTNM of \Waveform[10]_INST_0_i_66\ : label is "lutpair428";
  attribute HLUTNM of \Waveform[10]_INST_0_i_67\ : label is "lutpair427";
  attribute HLUTNM of \Waveform[10]_INST_0_i_68\ : label is "lutpair426";
  attribute HLUTNM of \Waveform[10]_INST_0_i_69\ : label is "lutpair406";
  attribute HLUTNM of \Waveform[10]_INST_0_i_70\ : label is "lutpair405";
  attribute HLUTNM of \Waveform[10]_INST_0_i_71\ : label is "lutpair404";
  attribute HLUTNM of \Waveform[10]_INST_0_i_72\ : label is "lutpair403";
  attribute HLUTNM of \Waveform[10]_INST_0_i_73\ : label is "lutpair407";
  attribute HLUTNM of \Waveform[10]_INST_0_i_74\ : label is "lutpair406";
  attribute HLUTNM of \Waveform[10]_INST_0_i_75\ : label is "lutpair405";
  attribute HLUTNM of \Waveform[10]_INST_0_i_76\ : label is "lutpair404";
  attribute HLUTNM of \Waveform[10]_INST_0_i_77\ : label is "lutpair384";
  attribute HLUTNM of \Waveform[10]_INST_0_i_78\ : label is "lutpair383";
  attribute HLUTNM of \Waveform[10]_INST_0_i_79\ : label is "lutpair382";
  attribute HLUTNM of \Waveform[10]_INST_0_i_80\ : label is "lutpair381";
  attribute HLUTNM of \Waveform[10]_INST_0_i_81\ : label is "lutpair385";
  attribute HLUTNM of \Waveform[10]_INST_0_i_82\ : label is "lutpair384";
  attribute HLUTNM of \Waveform[10]_INST_0_i_83\ : label is "lutpair383";
  attribute HLUTNM of \Waveform[10]_INST_0_i_84\ : label is "lutpair382";
  attribute HLUTNM of \Waveform[10]_INST_0_i_85\ : label is "lutpair494";
  attribute HLUTNM of \Waveform[10]_INST_0_i_86\ : label is "lutpair493";
  attribute HLUTNM of \Waveform[10]_INST_0_i_87\ : label is "lutpair492";
  attribute HLUTNM of \Waveform[10]_INST_0_i_88\ : label is "lutpair491";
  attribute HLUTNM of \Waveform[10]_INST_0_i_89\ : label is "lutpair495";
  attribute HLUTNM of \Waveform[10]_INST_0_i_90\ : label is "lutpair494";
  attribute HLUTNM of \Waveform[10]_INST_0_i_91\ : label is "lutpair493";
  attribute HLUTNM of \Waveform[10]_INST_0_i_92\ : label is "lutpair492";
  attribute HLUTNM of \Waveform[10]_INST_0_i_93\ : label is "lutpair472";
  attribute HLUTNM of \Waveform[10]_INST_0_i_94\ : label is "lutpair471";
  attribute HLUTNM of \Waveform[10]_INST_0_i_95\ : label is "lutpair470";
  attribute HLUTNM of \Waveform[10]_INST_0_i_96\ : label is "lutpair469";
  attribute HLUTNM of \Waveform[10]_INST_0_i_97\ : label is "lutpair473";
  attribute HLUTNM of \Waveform[10]_INST_0_i_98\ : label is "lutpair472";
  attribute HLUTNM of \Waveform[10]_INST_0_i_99\ : label is "lutpair471";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_100\ : label is "lutpair474";
  attribute HLUTNM of \Waveform[14]_INST_0_i_101\ : label is "lutpair454";
  attribute HLUTNM of \Waveform[14]_INST_0_i_102\ : label is "lutpair453";
  attribute HLUTNM of \Waveform[14]_INST_0_i_103\ : label is "lutpair452";
  attribute HLUTNM of \Waveform[14]_INST_0_i_104\ : label is "lutpair451";
  attribute HLUTNM of \Waveform[14]_INST_0_i_105\ : label is "lutpair455";
  attribute HLUTNM of \Waveform[14]_INST_0_i_106\ : label is "lutpair454";
  attribute HLUTNM of \Waveform[14]_INST_0_i_107\ : label is "lutpair453";
  attribute HLUTNM of \Waveform[14]_INST_0_i_108\ : label is "lutpair452";
  attribute HLUTNM of \Waveform[14]_INST_0_i_109\ : label is "lutpair576";
  attribute HLUTNM of \Waveform[14]_INST_0_i_110\ : label is "lutpair575";
  attribute HLUTNM of \Waveform[14]_INST_0_i_111\ : label is "lutpair574";
  attribute HLUTNM of \Waveform[14]_INST_0_i_112\ : label is "lutpair573";
  attribute HLUTNM of \Waveform[14]_INST_0_i_113\ : label is "lutpair577";
  attribute HLUTNM of \Waveform[14]_INST_0_i_114\ : label is "lutpair576";
  attribute HLUTNM of \Waveform[14]_INST_0_i_115\ : label is "lutpair575";
  attribute HLUTNM of \Waveform[14]_INST_0_i_116\ : label is "lutpair574";
  attribute HLUTNM of \Waveform[14]_INST_0_i_117\ : label is "lutpair550";
  attribute HLUTNM of \Waveform[14]_INST_0_i_118\ : label is "lutpair549";
  attribute HLUTNM of \Waveform[14]_INST_0_i_119\ : label is "lutpair548";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_120\ : label is "lutpair547";
  attribute HLUTNM of \Waveform[14]_INST_0_i_121\ : label is "lutpair551";
  attribute HLUTNM of \Waveform[14]_INST_0_i_122\ : label is "lutpair550";
  attribute HLUTNM of \Waveform[14]_INST_0_i_123\ : label is "lutpair549";
  attribute HLUTNM of \Waveform[14]_INST_0_i_124\ : label is "lutpair548";
  attribute HLUTNM of \Waveform[14]_INST_0_i_125\ : label is "lutpair524";
  attribute HLUTNM of \Waveform[14]_INST_0_i_126\ : label is "lutpair523";
  attribute HLUTNM of \Waveform[14]_INST_0_i_127\ : label is "lutpair522";
  attribute HLUTNM of \Waveform[14]_INST_0_i_128\ : label is "lutpair521";
  attribute HLUTNM of \Waveform[14]_INST_0_i_129\ : label is "lutpair525";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_130\ : label is "lutpair524";
  attribute HLUTNM of \Waveform[14]_INST_0_i_131\ : label is "lutpair523";
  attribute HLUTNM of \Waveform[14]_INST_0_i_132\ : label is "lutpair522";
  attribute HLUTNM of \Waveform[14]_INST_0_i_133\ : label is "lutpair366";
  attribute HLUTNM of \Waveform[14]_INST_0_i_134\ : label is "lutpair365";
  attribute HLUTNM of \Waveform[14]_INST_0_i_135\ : label is "lutpair364";
  attribute HLUTNM of \Waveform[14]_INST_0_i_136\ : label is "lutpair363";
  attribute HLUTNM of \Waveform[14]_INST_0_i_137\ : label is "lutpair367";
  attribute HLUTNM of \Waveform[14]_INST_0_i_138\ : label is "lutpair366";
  attribute HLUTNM of \Waveform[14]_INST_0_i_139\ : label is "lutpair365";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_140\ : label is "lutpair364";
  attribute HLUTNM of \Waveform[14]_INST_0_i_141\ : label is "lutpair344";
  attribute HLUTNM of \Waveform[14]_INST_0_i_142\ : label is "lutpair343";
  attribute HLUTNM of \Waveform[14]_INST_0_i_143\ : label is "lutpair342";
  attribute HLUTNM of \Waveform[14]_INST_0_i_144\ : label is "lutpair341";
  attribute HLUTNM of \Waveform[14]_INST_0_i_145\ : label is "lutpair345";
  attribute HLUTNM of \Waveform[14]_INST_0_i_146\ : label is "lutpair344";
  attribute HLUTNM of \Waveform[14]_INST_0_i_147\ : label is "lutpair343";
  attribute HLUTNM of \Waveform[14]_INST_0_i_148\ : label is "lutpair342";
  attribute HLUTNM of \Waveform[14]_INST_0_i_149\ : label is "lutpair322";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_150\ : label is "lutpair321";
  attribute HLUTNM of \Waveform[14]_INST_0_i_151\ : label is "lutpair320";
  attribute HLUTNM of \Waveform[14]_INST_0_i_152\ : label is "lutpair319";
  attribute HLUTNM of \Waveform[14]_INST_0_i_153\ : label is "lutpair323";
  attribute HLUTNM of \Waveform[14]_INST_0_i_154\ : label is "lutpair322";
  attribute HLUTNM of \Waveform[14]_INST_0_i_155\ : label is "lutpair321";
  attribute HLUTNM of \Waveform[14]_INST_0_i_156\ : label is "lutpair320";
  attribute HLUTNM of \Waveform[14]_INST_0_i_17\ : label is "lutpair632";
  attribute HLUTNM of \Waveform[14]_INST_0_i_18\ : label is "lutpair631";
  attribute HLUTNM of \Waveform[14]_INST_0_i_19\ : label is "lutpair630";
  attribute HLUTNM of \Waveform[14]_INST_0_i_20\ : label is "lutpair629";
  attribute HLUTNM of \Waveform[14]_INST_0_i_21\ : label is "lutpair633";
  attribute HLUTNM of \Waveform[14]_INST_0_i_22\ : label is "lutpair632";
  attribute HLUTNM of \Waveform[14]_INST_0_i_23\ : label is "lutpair631";
  attribute HLUTNM of \Waveform[14]_INST_0_i_24\ : label is "lutpair630";
  attribute HLUTNM of \Waveform[14]_INST_0_i_25\ : label is "lutpair658";
  attribute HLUTNM of \Waveform[14]_INST_0_i_259\ : label is "lutpair98";
  attribute HLUTNM of \Waveform[14]_INST_0_i_26\ : label is "lutpair657";
  attribute HLUTNM of \Waveform[14]_INST_0_i_260\ : label is "lutpair97";
  attribute HLUTNM of \Waveform[14]_INST_0_i_261\ : label is "lutpair96";
  attribute HLUTNM of \Waveform[14]_INST_0_i_262\ : label is "lutpair95";
  attribute HLUTNM of \Waveform[14]_INST_0_i_263\ : label is "lutpair99";
  attribute HLUTNM of \Waveform[14]_INST_0_i_264\ : label is "lutpair98";
  attribute HLUTNM of \Waveform[14]_INST_0_i_265\ : label is "lutpair97";
  attribute HLUTNM of \Waveform[14]_INST_0_i_266\ : label is "lutpair96";
  attribute HLUTNM of \Waveform[14]_INST_0_i_267\ : label is "lutpair76";
  attribute HLUTNM of \Waveform[14]_INST_0_i_268\ : label is "lutpair75";
  attribute HLUTNM of \Waveform[14]_INST_0_i_269\ : label is "lutpair74";
  attribute HLUTNM of \Waveform[14]_INST_0_i_27\ : label is "lutpair656";
  attribute HLUTNM of \Waveform[14]_INST_0_i_270\ : label is "lutpair73";
  attribute HLUTNM of \Waveform[14]_INST_0_i_271\ : label is "lutpair77";
  attribute HLUTNM of \Waveform[14]_INST_0_i_272\ : label is "lutpair76";
  attribute HLUTNM of \Waveform[14]_INST_0_i_273\ : label is "lutpair75";
  attribute HLUTNM of \Waveform[14]_INST_0_i_274\ : label is "lutpair74";
  attribute HLUTNM of \Waveform[14]_INST_0_i_275\ : label is "lutpair54";
  attribute HLUTNM of \Waveform[14]_INST_0_i_276\ : label is "lutpair53";
  attribute HLUTNM of \Waveform[14]_INST_0_i_277\ : label is "lutpair52";
  attribute HLUTNM of \Waveform[14]_INST_0_i_278\ : label is "lutpair51";
  attribute HLUTNM of \Waveform[14]_INST_0_i_279\ : label is "lutpair55";
  attribute HLUTNM of \Waveform[14]_INST_0_i_28\ : label is "lutpair655";
  attribute HLUTNM of \Waveform[14]_INST_0_i_280\ : label is "lutpair54";
  attribute HLUTNM of \Waveform[14]_INST_0_i_281\ : label is "lutpair53";
  attribute HLUTNM of \Waveform[14]_INST_0_i_282\ : label is "lutpair52";
  attribute HLUTNM of \Waveform[14]_INST_0_i_283\ : label is "lutpair32";
  attribute HLUTNM of \Waveform[14]_INST_0_i_284\ : label is "lutpair31";
  attribute HLUTNM of \Waveform[14]_INST_0_i_285\ : label is "lutpair30";
  attribute HLUTNM of \Waveform[14]_INST_0_i_286\ : label is "lutpair29";
  attribute HLUTNM of \Waveform[14]_INST_0_i_287\ : label is "lutpair33";
  attribute HLUTNM of \Waveform[14]_INST_0_i_288\ : label is "lutpair32";
  attribute HLUTNM of \Waveform[14]_INST_0_i_289\ : label is "lutpair31";
  attribute HLUTNM of \Waveform[14]_INST_0_i_29\ : label is "lutpair659";
  attribute HLUTNM of \Waveform[14]_INST_0_i_290\ : label is "lutpair30";
  attribute HLUTNM of \Waveform[14]_INST_0_i_291\ : label is "lutpair10";
  attribute HLUTNM of \Waveform[14]_INST_0_i_292\ : label is "lutpair9";
  attribute HLUTNM of \Waveform[14]_INST_0_i_293\ : label is "lutpair8";
  attribute HLUTNM of \Waveform[14]_INST_0_i_294\ : label is "lutpair7";
  attribute HLUTNM of \Waveform[14]_INST_0_i_295\ : label is "lutpair11";
  attribute HLUTNM of \Waveform[14]_INST_0_i_296\ : label is "lutpair10";
  attribute HLUTNM of \Waveform[14]_INST_0_i_297\ : label is "lutpair9";
  attribute HLUTNM of \Waveform[14]_INST_0_i_298\ : label is "lutpair8";
  attribute HLUTNM of \Waveform[14]_INST_0_i_299\ : label is "lutpair296";
  attribute HLUTNM of \Waveform[14]_INST_0_i_30\ : label is "lutpair658";
  attribute HLUTNM of \Waveform[14]_INST_0_i_300\ : label is "lutpair295";
  attribute HLUTNM of \Waveform[14]_INST_0_i_301\ : label is "lutpair294";
  attribute HLUTNM of \Waveform[14]_INST_0_i_302\ : label is "lutpair293";
  attribute HLUTNM of \Waveform[14]_INST_0_i_303\ : label is "lutpair297";
  attribute HLUTNM of \Waveform[14]_INST_0_i_304\ : label is "lutpair296";
  attribute HLUTNM of \Waveform[14]_INST_0_i_305\ : label is "lutpair295";
  attribute HLUTNM of \Waveform[14]_INST_0_i_306\ : label is "lutpair294";
  attribute HLUTNM of \Waveform[14]_INST_0_i_307\ : label is "lutpair274";
  attribute HLUTNM of \Waveform[14]_INST_0_i_308\ : label is "lutpair273";
  attribute HLUTNM of \Waveform[14]_INST_0_i_309\ : label is "lutpair272";
  attribute HLUTNM of \Waveform[14]_INST_0_i_31\ : label is "lutpair657";
  attribute HLUTNM of \Waveform[14]_INST_0_i_310\ : label is "lutpair271";
  attribute HLUTNM of \Waveform[14]_INST_0_i_311\ : label is "lutpair275";
  attribute HLUTNM of \Waveform[14]_INST_0_i_312\ : label is "lutpair274";
  attribute HLUTNM of \Waveform[14]_INST_0_i_313\ : label is "lutpair273";
  attribute HLUTNM of \Waveform[14]_INST_0_i_314\ : label is "lutpair272";
  attribute HLUTNM of \Waveform[14]_INST_0_i_315\ : label is "lutpair252";
  attribute HLUTNM of \Waveform[14]_INST_0_i_316\ : label is "lutpair251";
  attribute HLUTNM of \Waveform[14]_INST_0_i_317\ : label is "lutpair250";
  attribute HLUTNM of \Waveform[14]_INST_0_i_318\ : label is "lutpair249";
  attribute HLUTNM of \Waveform[14]_INST_0_i_319\ : label is "lutpair253";
  attribute HLUTNM of \Waveform[14]_INST_0_i_32\ : label is "lutpair656";
  attribute HLUTNM of \Waveform[14]_INST_0_i_320\ : label is "lutpair252";
  attribute HLUTNM of \Waveform[14]_INST_0_i_321\ : label is "lutpair251";
  attribute HLUTNM of \Waveform[14]_INST_0_i_322\ : label is "lutpair250";
  attribute HLUTNM of \Waveform[14]_INST_0_i_323\ : label is "lutpair230";
  attribute HLUTNM of \Waveform[14]_INST_0_i_324\ : label is "lutpair229";
  attribute HLUTNM of \Waveform[14]_INST_0_i_325\ : label is "lutpair228";
  attribute HLUTNM of \Waveform[14]_INST_0_i_326\ : label is "lutpair227";
  attribute HLUTNM of \Waveform[14]_INST_0_i_327\ : label is "lutpair231";
  attribute HLUTNM of \Waveform[14]_INST_0_i_328\ : label is "lutpair230";
  attribute HLUTNM of \Waveform[14]_INST_0_i_329\ : label is "lutpair229";
  attribute HLUTNM of \Waveform[14]_INST_0_i_33\ : label is "lutpair686";
  attribute HLUTNM of \Waveform[14]_INST_0_i_330\ : label is "lutpair228";
  attribute HLUTNM of \Waveform[14]_INST_0_i_331\ : label is "lutpair208";
  attribute HLUTNM of \Waveform[14]_INST_0_i_332\ : label is "lutpair207";
  attribute HLUTNM of \Waveform[14]_INST_0_i_333\ : label is "lutpair206";
  attribute HLUTNM of \Waveform[14]_INST_0_i_334\ : label is "lutpair205";
  attribute HLUTNM of \Waveform[14]_INST_0_i_335\ : label is "lutpair209";
  attribute HLUTNM of \Waveform[14]_INST_0_i_336\ : label is "lutpair208";
  attribute HLUTNM of \Waveform[14]_INST_0_i_337\ : label is "lutpair207";
  attribute HLUTNM of \Waveform[14]_INST_0_i_338\ : label is "lutpair206";
  attribute HLUTNM of \Waveform[14]_INST_0_i_339\ : label is "lutpair186";
  attribute HLUTNM of \Waveform[14]_INST_0_i_34\ : label is "lutpair685";
  attribute HLUTNM of \Waveform[14]_INST_0_i_340\ : label is "lutpair185";
  attribute HLUTNM of \Waveform[14]_INST_0_i_341\ : label is "lutpair184";
  attribute HLUTNM of \Waveform[14]_INST_0_i_342\ : label is "lutpair183";
  attribute HLUTNM of \Waveform[14]_INST_0_i_343\ : label is "lutpair187";
  attribute HLUTNM of \Waveform[14]_INST_0_i_344\ : label is "lutpair186";
  attribute HLUTNM of \Waveform[14]_INST_0_i_345\ : label is "lutpair185";
  attribute HLUTNM of \Waveform[14]_INST_0_i_346\ : label is "lutpair184";
  attribute HLUTNM of \Waveform[14]_INST_0_i_347\ : label is "lutpair164";
  attribute HLUTNM of \Waveform[14]_INST_0_i_348\ : label is "lutpair163";
  attribute HLUTNM of \Waveform[14]_INST_0_i_349\ : label is "lutpair162";
  attribute HLUTNM of \Waveform[14]_INST_0_i_35\ : label is "lutpair684";
  attribute HLUTNM of \Waveform[14]_INST_0_i_350\ : label is "lutpair161";
  attribute HLUTNM of \Waveform[14]_INST_0_i_351\ : label is "lutpair165";
  attribute HLUTNM of \Waveform[14]_INST_0_i_352\ : label is "lutpair164";
  attribute HLUTNM of \Waveform[14]_INST_0_i_353\ : label is "lutpair163";
  attribute HLUTNM of \Waveform[14]_INST_0_i_354\ : label is "lutpair162";
  attribute HLUTNM of \Waveform[14]_INST_0_i_355\ : label is "lutpair142";
  attribute HLUTNM of \Waveform[14]_INST_0_i_356\ : label is "lutpair141";
  attribute HLUTNM of \Waveform[14]_INST_0_i_357\ : label is "lutpair140";
  attribute HLUTNM of \Waveform[14]_INST_0_i_358\ : label is "lutpair139";
  attribute HLUTNM of \Waveform[14]_INST_0_i_359\ : label is "lutpair143";
  attribute HLUTNM of \Waveform[14]_INST_0_i_36\ : label is "lutpair683";
  attribute HLUTNM of \Waveform[14]_INST_0_i_360\ : label is "lutpair142";
  attribute HLUTNM of \Waveform[14]_INST_0_i_361\ : label is "lutpair141";
  attribute HLUTNM of \Waveform[14]_INST_0_i_362\ : label is "lutpair140";
  attribute HLUTNM of \Waveform[14]_INST_0_i_363\ : label is "lutpair120";
  attribute HLUTNM of \Waveform[14]_INST_0_i_364\ : label is "lutpair119";
  attribute HLUTNM of \Waveform[14]_INST_0_i_365\ : label is "lutpair118";
  attribute HLUTNM of \Waveform[14]_INST_0_i_366\ : label is "lutpair117";
  attribute HLUTNM of \Waveform[14]_INST_0_i_367\ : label is "lutpair121";
  attribute HLUTNM of \Waveform[14]_INST_0_i_368\ : label is "lutpair120";
  attribute HLUTNM of \Waveform[14]_INST_0_i_369\ : label is "lutpair119";
  attribute HLUTNM of \Waveform[14]_INST_0_i_37\ : label is "lutpair687";
  attribute HLUTNM of \Waveform[14]_INST_0_i_370\ : label is "lutpair118";
  attribute HLUTNM of \Waveform[14]_INST_0_i_38\ : label is "lutpair686";
  attribute HLUTNM of \Waveform[14]_INST_0_i_39\ : label is "lutpair685";
  attribute HLUTNM of \Waveform[14]_INST_0_i_40\ : label is "lutpair684";
  attribute HLUTNM of \Waveform[14]_INST_0_i_41\ : label is "lutpair606";
  attribute HLUTNM of \Waveform[14]_INST_0_i_42\ : label is "lutpair605";
  attribute HLUTNM of \Waveform[14]_INST_0_i_43\ : label is "lutpair604";
  attribute HLUTNM of \Waveform[14]_INST_0_i_44\ : label is "lutpair603";
  attribute HLUTNM of \Waveform[14]_INST_0_i_45\ : label is "lutpair607";
  attribute HLUTNM of \Waveform[14]_INST_0_i_46\ : label is "lutpair606";
  attribute HLUTNM of \Waveform[14]_INST_0_i_47\ : label is "lutpair605";
  attribute HLUTNM of \Waveform[14]_INST_0_i_48\ : label is "lutpair604";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_61\ : label is "lutpair432";
  attribute HLUTNM of \Waveform[14]_INST_0_i_62\ : label is "lutpair431";
  attribute HLUTNM of \Waveform[14]_INST_0_i_63\ : label is "lutpair430";
  attribute HLUTNM of \Waveform[14]_INST_0_i_64\ : label is "lutpair429";
  attribute HLUTNM of \Waveform[14]_INST_0_i_65\ : label is "lutpair433";
  attribute HLUTNM of \Waveform[14]_INST_0_i_66\ : label is "lutpair432";
  attribute HLUTNM of \Waveform[14]_INST_0_i_67\ : label is "lutpair431";
  attribute HLUTNM of \Waveform[14]_INST_0_i_68\ : label is "lutpair430";
  attribute HLUTNM of \Waveform[14]_INST_0_i_69\ : label is "lutpair410";
  attribute HLUTNM of \Waveform[14]_INST_0_i_70\ : label is "lutpair409";
  attribute HLUTNM of \Waveform[14]_INST_0_i_71\ : label is "lutpair408";
  attribute HLUTNM of \Waveform[14]_INST_0_i_72\ : label is "lutpair407";
  attribute HLUTNM of \Waveform[14]_INST_0_i_73\ : label is "lutpair411";
  attribute HLUTNM of \Waveform[14]_INST_0_i_74\ : label is "lutpair410";
  attribute HLUTNM of \Waveform[14]_INST_0_i_75\ : label is "lutpair409";
  attribute HLUTNM of \Waveform[14]_INST_0_i_76\ : label is "lutpair408";
  attribute HLUTNM of \Waveform[14]_INST_0_i_77\ : label is "lutpair388";
  attribute HLUTNM of \Waveform[14]_INST_0_i_78\ : label is "lutpair387";
  attribute HLUTNM of \Waveform[14]_INST_0_i_79\ : label is "lutpair386";
  attribute HLUTNM of \Waveform[14]_INST_0_i_80\ : label is "lutpair385";
  attribute HLUTNM of \Waveform[14]_INST_0_i_81\ : label is "lutpair389";
  attribute HLUTNM of \Waveform[14]_INST_0_i_82\ : label is "lutpair388";
  attribute HLUTNM of \Waveform[14]_INST_0_i_83\ : label is "lutpair387";
  attribute HLUTNM of \Waveform[14]_INST_0_i_84\ : label is "lutpair386";
  attribute HLUTNM of \Waveform[14]_INST_0_i_85\ : label is "lutpair498";
  attribute HLUTNM of \Waveform[14]_INST_0_i_86\ : label is "lutpair497";
  attribute HLUTNM of \Waveform[14]_INST_0_i_87\ : label is "lutpair496";
  attribute HLUTNM of \Waveform[14]_INST_0_i_88\ : label is "lutpair495";
  attribute HLUTNM of \Waveform[14]_INST_0_i_89\ : label is "lutpair499";
  attribute HLUTNM of \Waveform[14]_INST_0_i_90\ : label is "lutpair498";
  attribute HLUTNM of \Waveform[14]_INST_0_i_91\ : label is "lutpair497";
  attribute HLUTNM of \Waveform[14]_INST_0_i_92\ : label is "lutpair496";
  attribute HLUTNM of \Waveform[14]_INST_0_i_93\ : label is "lutpair476";
  attribute HLUTNM of \Waveform[14]_INST_0_i_94\ : label is "lutpair475";
  attribute HLUTNM of \Waveform[14]_INST_0_i_95\ : label is "lutpair474";
  attribute HLUTNM of \Waveform[14]_INST_0_i_96\ : label is "lutpair473";
  attribute HLUTNM of \Waveform[14]_INST_0_i_97\ : label is "lutpair477";
  attribute HLUTNM of \Waveform[14]_INST_0_i_98\ : label is "lutpair476";
  attribute HLUTNM of \Waveform[14]_INST_0_i_99\ : label is "lutpair475";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_100\ : label is "lutpair478";
  attribute HLUTNM of \Waveform[18]_INST_0_i_101\ : label is "lutpair458";
  attribute HLUTNM of \Waveform[18]_INST_0_i_102\ : label is "lutpair457";
  attribute HLUTNM of \Waveform[18]_INST_0_i_103\ : label is "lutpair456";
  attribute HLUTNM of \Waveform[18]_INST_0_i_104\ : label is "lutpair455";
  attribute HLUTNM of \Waveform[18]_INST_0_i_105\ : label is "lutpair459";
  attribute HLUTNM of \Waveform[18]_INST_0_i_106\ : label is "lutpair458";
  attribute HLUTNM of \Waveform[18]_INST_0_i_107\ : label is "lutpair457";
  attribute HLUTNM of \Waveform[18]_INST_0_i_108\ : label is "lutpair456";
  attribute HLUTNM of \Waveform[18]_INST_0_i_109\ : label is "lutpair580";
  attribute HLUTNM of \Waveform[18]_INST_0_i_110\ : label is "lutpair579";
  attribute HLUTNM of \Waveform[18]_INST_0_i_111\ : label is "lutpair578";
  attribute HLUTNM of \Waveform[18]_INST_0_i_112\ : label is "lutpair577";
  attribute HLUTNM of \Waveform[18]_INST_0_i_113\ : label is "lutpair581";
  attribute HLUTNM of \Waveform[18]_INST_0_i_114\ : label is "lutpair580";
  attribute HLUTNM of \Waveform[18]_INST_0_i_115\ : label is "lutpair579";
  attribute HLUTNM of \Waveform[18]_INST_0_i_116\ : label is "lutpair578";
  attribute HLUTNM of \Waveform[18]_INST_0_i_117\ : label is "lutpair554";
  attribute HLUTNM of \Waveform[18]_INST_0_i_118\ : label is "lutpair553";
  attribute HLUTNM of \Waveform[18]_INST_0_i_119\ : label is "lutpair552";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_120\ : label is "lutpair551";
  attribute HLUTNM of \Waveform[18]_INST_0_i_121\ : label is "lutpair555";
  attribute HLUTNM of \Waveform[18]_INST_0_i_122\ : label is "lutpair554";
  attribute HLUTNM of \Waveform[18]_INST_0_i_123\ : label is "lutpair553";
  attribute HLUTNM of \Waveform[18]_INST_0_i_124\ : label is "lutpair552";
  attribute HLUTNM of \Waveform[18]_INST_0_i_125\ : label is "lutpair528";
  attribute HLUTNM of \Waveform[18]_INST_0_i_126\ : label is "lutpair527";
  attribute HLUTNM of \Waveform[18]_INST_0_i_127\ : label is "lutpair526";
  attribute HLUTNM of \Waveform[18]_INST_0_i_128\ : label is "lutpair525";
  attribute HLUTNM of \Waveform[18]_INST_0_i_129\ : label is "lutpair529";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_130\ : label is "lutpair528";
  attribute HLUTNM of \Waveform[18]_INST_0_i_131\ : label is "lutpair527";
  attribute HLUTNM of \Waveform[18]_INST_0_i_132\ : label is "lutpair526";
  attribute HLUTNM of \Waveform[18]_INST_0_i_133\ : label is "lutpair370";
  attribute HLUTNM of \Waveform[18]_INST_0_i_134\ : label is "lutpair369";
  attribute HLUTNM of \Waveform[18]_INST_0_i_135\ : label is "lutpair368";
  attribute HLUTNM of \Waveform[18]_INST_0_i_136\ : label is "lutpair367";
  attribute HLUTNM of \Waveform[18]_INST_0_i_137\ : label is "lutpair371";
  attribute HLUTNM of \Waveform[18]_INST_0_i_138\ : label is "lutpair370";
  attribute HLUTNM of \Waveform[18]_INST_0_i_139\ : label is "lutpair369";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_140\ : label is "lutpair368";
  attribute HLUTNM of \Waveform[18]_INST_0_i_141\ : label is "lutpair348";
  attribute HLUTNM of \Waveform[18]_INST_0_i_142\ : label is "lutpair347";
  attribute HLUTNM of \Waveform[18]_INST_0_i_143\ : label is "lutpair346";
  attribute HLUTNM of \Waveform[18]_INST_0_i_144\ : label is "lutpair345";
  attribute HLUTNM of \Waveform[18]_INST_0_i_145\ : label is "lutpair349";
  attribute HLUTNM of \Waveform[18]_INST_0_i_146\ : label is "lutpair348";
  attribute HLUTNM of \Waveform[18]_INST_0_i_147\ : label is "lutpair347";
  attribute HLUTNM of \Waveform[18]_INST_0_i_148\ : label is "lutpair346";
  attribute HLUTNM of \Waveform[18]_INST_0_i_149\ : label is "lutpair326";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_150\ : label is "lutpair325";
  attribute HLUTNM of \Waveform[18]_INST_0_i_151\ : label is "lutpair324";
  attribute HLUTNM of \Waveform[18]_INST_0_i_152\ : label is "lutpair323";
  attribute HLUTNM of \Waveform[18]_INST_0_i_153\ : label is "lutpair327";
  attribute HLUTNM of \Waveform[18]_INST_0_i_154\ : label is "lutpair326";
  attribute HLUTNM of \Waveform[18]_INST_0_i_155\ : label is "lutpair325";
  attribute HLUTNM of \Waveform[18]_INST_0_i_156\ : label is "lutpair324";
  attribute HLUTNM of \Waveform[18]_INST_0_i_17\ : label is "lutpair636";
  attribute HLUTNM of \Waveform[18]_INST_0_i_18\ : label is "lutpair635";
  attribute HLUTNM of \Waveform[18]_INST_0_i_19\ : label is "lutpair634";
  attribute HLUTNM of \Waveform[18]_INST_0_i_20\ : label is "lutpair633";
  attribute HLUTNM of \Waveform[18]_INST_0_i_21\ : label is "lutpair637";
  attribute HLUTNM of \Waveform[18]_INST_0_i_22\ : label is "lutpair636";
  attribute HLUTNM of \Waveform[18]_INST_0_i_23\ : label is "lutpair635";
  attribute HLUTNM of \Waveform[18]_INST_0_i_24\ : label is "lutpair634";
  attribute HLUTNM of \Waveform[18]_INST_0_i_25\ : label is "lutpair662";
  attribute HLUTNM of \Waveform[18]_INST_0_i_259\ : label is "lutpair102";
  attribute HLUTNM of \Waveform[18]_INST_0_i_26\ : label is "lutpair661";
  attribute HLUTNM of \Waveform[18]_INST_0_i_260\ : label is "lutpair101";
  attribute HLUTNM of \Waveform[18]_INST_0_i_261\ : label is "lutpair100";
  attribute HLUTNM of \Waveform[18]_INST_0_i_262\ : label is "lutpair99";
  attribute HLUTNM of \Waveform[18]_INST_0_i_263\ : label is "lutpair103";
  attribute HLUTNM of \Waveform[18]_INST_0_i_264\ : label is "lutpair102";
  attribute HLUTNM of \Waveform[18]_INST_0_i_265\ : label is "lutpair101";
  attribute HLUTNM of \Waveform[18]_INST_0_i_266\ : label is "lutpair100";
  attribute HLUTNM of \Waveform[18]_INST_0_i_267\ : label is "lutpair80";
  attribute HLUTNM of \Waveform[18]_INST_0_i_268\ : label is "lutpair79";
  attribute HLUTNM of \Waveform[18]_INST_0_i_269\ : label is "lutpair78";
  attribute HLUTNM of \Waveform[18]_INST_0_i_27\ : label is "lutpair660";
  attribute HLUTNM of \Waveform[18]_INST_0_i_270\ : label is "lutpair77";
  attribute HLUTNM of \Waveform[18]_INST_0_i_271\ : label is "lutpair81";
  attribute HLUTNM of \Waveform[18]_INST_0_i_272\ : label is "lutpair80";
  attribute HLUTNM of \Waveform[18]_INST_0_i_273\ : label is "lutpair79";
  attribute HLUTNM of \Waveform[18]_INST_0_i_274\ : label is "lutpair78";
  attribute HLUTNM of \Waveform[18]_INST_0_i_275\ : label is "lutpair58";
  attribute HLUTNM of \Waveform[18]_INST_0_i_276\ : label is "lutpair57";
  attribute HLUTNM of \Waveform[18]_INST_0_i_277\ : label is "lutpair56";
  attribute HLUTNM of \Waveform[18]_INST_0_i_278\ : label is "lutpair55";
  attribute HLUTNM of \Waveform[18]_INST_0_i_279\ : label is "lutpair59";
  attribute HLUTNM of \Waveform[18]_INST_0_i_28\ : label is "lutpair659";
  attribute HLUTNM of \Waveform[18]_INST_0_i_280\ : label is "lutpair58";
  attribute HLUTNM of \Waveform[18]_INST_0_i_281\ : label is "lutpair57";
  attribute HLUTNM of \Waveform[18]_INST_0_i_282\ : label is "lutpair56";
  attribute HLUTNM of \Waveform[18]_INST_0_i_283\ : label is "lutpair36";
  attribute HLUTNM of \Waveform[18]_INST_0_i_284\ : label is "lutpair35";
  attribute HLUTNM of \Waveform[18]_INST_0_i_285\ : label is "lutpair34";
  attribute HLUTNM of \Waveform[18]_INST_0_i_286\ : label is "lutpair33";
  attribute HLUTNM of \Waveform[18]_INST_0_i_287\ : label is "lutpair37";
  attribute HLUTNM of \Waveform[18]_INST_0_i_288\ : label is "lutpair36";
  attribute HLUTNM of \Waveform[18]_INST_0_i_289\ : label is "lutpair35";
  attribute HLUTNM of \Waveform[18]_INST_0_i_29\ : label is "lutpair663";
  attribute HLUTNM of \Waveform[18]_INST_0_i_290\ : label is "lutpair34";
  attribute HLUTNM of \Waveform[18]_INST_0_i_291\ : label is "lutpair14";
  attribute HLUTNM of \Waveform[18]_INST_0_i_292\ : label is "lutpair13";
  attribute HLUTNM of \Waveform[18]_INST_0_i_293\ : label is "lutpair12";
  attribute HLUTNM of \Waveform[18]_INST_0_i_294\ : label is "lutpair11";
  attribute HLUTNM of \Waveform[18]_INST_0_i_295\ : label is "lutpair15";
  attribute HLUTNM of \Waveform[18]_INST_0_i_296\ : label is "lutpair14";
  attribute HLUTNM of \Waveform[18]_INST_0_i_297\ : label is "lutpair13";
  attribute HLUTNM of \Waveform[18]_INST_0_i_298\ : label is "lutpair12";
  attribute HLUTNM of \Waveform[18]_INST_0_i_299\ : label is "lutpair300";
  attribute HLUTNM of \Waveform[18]_INST_0_i_30\ : label is "lutpair662";
  attribute HLUTNM of \Waveform[18]_INST_0_i_300\ : label is "lutpair299";
  attribute HLUTNM of \Waveform[18]_INST_0_i_301\ : label is "lutpair298";
  attribute HLUTNM of \Waveform[18]_INST_0_i_302\ : label is "lutpair297";
  attribute HLUTNM of \Waveform[18]_INST_0_i_303\ : label is "lutpair301";
  attribute HLUTNM of \Waveform[18]_INST_0_i_304\ : label is "lutpair300";
  attribute HLUTNM of \Waveform[18]_INST_0_i_305\ : label is "lutpair299";
  attribute HLUTNM of \Waveform[18]_INST_0_i_306\ : label is "lutpair298";
  attribute HLUTNM of \Waveform[18]_INST_0_i_307\ : label is "lutpair278";
  attribute HLUTNM of \Waveform[18]_INST_0_i_308\ : label is "lutpair277";
  attribute HLUTNM of \Waveform[18]_INST_0_i_309\ : label is "lutpair276";
  attribute HLUTNM of \Waveform[18]_INST_0_i_31\ : label is "lutpair661";
  attribute HLUTNM of \Waveform[18]_INST_0_i_310\ : label is "lutpair275";
  attribute HLUTNM of \Waveform[18]_INST_0_i_311\ : label is "lutpair279";
  attribute HLUTNM of \Waveform[18]_INST_0_i_312\ : label is "lutpair278";
  attribute HLUTNM of \Waveform[18]_INST_0_i_313\ : label is "lutpair277";
  attribute HLUTNM of \Waveform[18]_INST_0_i_314\ : label is "lutpair276";
  attribute HLUTNM of \Waveform[18]_INST_0_i_315\ : label is "lutpair256";
  attribute HLUTNM of \Waveform[18]_INST_0_i_316\ : label is "lutpair255";
  attribute HLUTNM of \Waveform[18]_INST_0_i_317\ : label is "lutpair254";
  attribute HLUTNM of \Waveform[18]_INST_0_i_318\ : label is "lutpair253";
  attribute HLUTNM of \Waveform[18]_INST_0_i_319\ : label is "lutpair257";
  attribute HLUTNM of \Waveform[18]_INST_0_i_32\ : label is "lutpair660";
  attribute HLUTNM of \Waveform[18]_INST_0_i_320\ : label is "lutpair256";
  attribute HLUTNM of \Waveform[18]_INST_0_i_321\ : label is "lutpair255";
  attribute HLUTNM of \Waveform[18]_INST_0_i_322\ : label is "lutpair254";
  attribute HLUTNM of \Waveform[18]_INST_0_i_323\ : label is "lutpair234";
  attribute HLUTNM of \Waveform[18]_INST_0_i_324\ : label is "lutpair233";
  attribute HLUTNM of \Waveform[18]_INST_0_i_325\ : label is "lutpair232";
  attribute HLUTNM of \Waveform[18]_INST_0_i_326\ : label is "lutpair231";
  attribute HLUTNM of \Waveform[18]_INST_0_i_327\ : label is "lutpair235";
  attribute HLUTNM of \Waveform[18]_INST_0_i_328\ : label is "lutpair234";
  attribute HLUTNM of \Waveform[18]_INST_0_i_329\ : label is "lutpair233";
  attribute HLUTNM of \Waveform[18]_INST_0_i_33\ : label is "lutpair690";
  attribute HLUTNM of \Waveform[18]_INST_0_i_330\ : label is "lutpair232";
  attribute HLUTNM of \Waveform[18]_INST_0_i_331\ : label is "lutpair212";
  attribute HLUTNM of \Waveform[18]_INST_0_i_332\ : label is "lutpair211";
  attribute HLUTNM of \Waveform[18]_INST_0_i_333\ : label is "lutpair210";
  attribute HLUTNM of \Waveform[18]_INST_0_i_334\ : label is "lutpair209";
  attribute HLUTNM of \Waveform[18]_INST_0_i_335\ : label is "lutpair213";
  attribute HLUTNM of \Waveform[18]_INST_0_i_336\ : label is "lutpair212";
  attribute HLUTNM of \Waveform[18]_INST_0_i_337\ : label is "lutpair211";
  attribute HLUTNM of \Waveform[18]_INST_0_i_338\ : label is "lutpair210";
  attribute HLUTNM of \Waveform[18]_INST_0_i_339\ : label is "lutpair190";
  attribute HLUTNM of \Waveform[18]_INST_0_i_34\ : label is "lutpair689";
  attribute HLUTNM of \Waveform[18]_INST_0_i_340\ : label is "lutpair189";
  attribute HLUTNM of \Waveform[18]_INST_0_i_341\ : label is "lutpair188";
  attribute HLUTNM of \Waveform[18]_INST_0_i_342\ : label is "lutpair187";
  attribute HLUTNM of \Waveform[18]_INST_0_i_343\ : label is "lutpair191";
  attribute HLUTNM of \Waveform[18]_INST_0_i_344\ : label is "lutpair190";
  attribute HLUTNM of \Waveform[18]_INST_0_i_345\ : label is "lutpair189";
  attribute HLUTNM of \Waveform[18]_INST_0_i_346\ : label is "lutpair188";
  attribute HLUTNM of \Waveform[18]_INST_0_i_347\ : label is "lutpair168";
  attribute HLUTNM of \Waveform[18]_INST_0_i_348\ : label is "lutpair167";
  attribute HLUTNM of \Waveform[18]_INST_0_i_349\ : label is "lutpair166";
  attribute HLUTNM of \Waveform[18]_INST_0_i_35\ : label is "lutpair688";
  attribute HLUTNM of \Waveform[18]_INST_0_i_350\ : label is "lutpair165";
  attribute HLUTNM of \Waveform[18]_INST_0_i_351\ : label is "lutpair169";
  attribute HLUTNM of \Waveform[18]_INST_0_i_352\ : label is "lutpair168";
  attribute HLUTNM of \Waveform[18]_INST_0_i_353\ : label is "lutpair167";
  attribute HLUTNM of \Waveform[18]_INST_0_i_354\ : label is "lutpair166";
  attribute HLUTNM of \Waveform[18]_INST_0_i_355\ : label is "lutpair146";
  attribute HLUTNM of \Waveform[18]_INST_0_i_356\ : label is "lutpair145";
  attribute HLUTNM of \Waveform[18]_INST_0_i_357\ : label is "lutpair144";
  attribute HLUTNM of \Waveform[18]_INST_0_i_358\ : label is "lutpair143";
  attribute HLUTNM of \Waveform[18]_INST_0_i_359\ : label is "lutpair147";
  attribute HLUTNM of \Waveform[18]_INST_0_i_36\ : label is "lutpair687";
  attribute HLUTNM of \Waveform[18]_INST_0_i_360\ : label is "lutpair146";
  attribute HLUTNM of \Waveform[18]_INST_0_i_361\ : label is "lutpair145";
  attribute HLUTNM of \Waveform[18]_INST_0_i_362\ : label is "lutpair144";
  attribute HLUTNM of \Waveform[18]_INST_0_i_363\ : label is "lutpair124";
  attribute HLUTNM of \Waveform[18]_INST_0_i_364\ : label is "lutpair123";
  attribute HLUTNM of \Waveform[18]_INST_0_i_365\ : label is "lutpair122";
  attribute HLUTNM of \Waveform[18]_INST_0_i_366\ : label is "lutpair121";
  attribute HLUTNM of \Waveform[18]_INST_0_i_367\ : label is "lutpair125";
  attribute HLUTNM of \Waveform[18]_INST_0_i_368\ : label is "lutpair124";
  attribute HLUTNM of \Waveform[18]_INST_0_i_369\ : label is "lutpair123";
  attribute HLUTNM of \Waveform[18]_INST_0_i_37\ : label is "lutpair691";
  attribute HLUTNM of \Waveform[18]_INST_0_i_370\ : label is "lutpair122";
  attribute HLUTNM of \Waveform[18]_INST_0_i_38\ : label is "lutpair690";
  attribute HLUTNM of \Waveform[18]_INST_0_i_39\ : label is "lutpair689";
  attribute HLUTNM of \Waveform[18]_INST_0_i_40\ : label is "lutpair688";
  attribute HLUTNM of \Waveform[18]_INST_0_i_41\ : label is "lutpair610";
  attribute HLUTNM of \Waveform[18]_INST_0_i_42\ : label is "lutpair609";
  attribute HLUTNM of \Waveform[18]_INST_0_i_43\ : label is "lutpair608";
  attribute HLUTNM of \Waveform[18]_INST_0_i_44\ : label is "lutpair607";
  attribute HLUTNM of \Waveform[18]_INST_0_i_45\ : label is "lutpair611";
  attribute HLUTNM of \Waveform[18]_INST_0_i_46\ : label is "lutpair610";
  attribute HLUTNM of \Waveform[18]_INST_0_i_47\ : label is "lutpair609";
  attribute HLUTNM of \Waveform[18]_INST_0_i_48\ : label is "lutpair608";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_61\ : label is "lutpair436";
  attribute HLUTNM of \Waveform[18]_INST_0_i_62\ : label is "lutpair435";
  attribute HLUTNM of \Waveform[18]_INST_0_i_63\ : label is "lutpair434";
  attribute HLUTNM of \Waveform[18]_INST_0_i_64\ : label is "lutpair433";
  attribute HLUTNM of \Waveform[18]_INST_0_i_65\ : label is "lutpair437";
  attribute HLUTNM of \Waveform[18]_INST_0_i_66\ : label is "lutpair436";
  attribute HLUTNM of \Waveform[18]_INST_0_i_67\ : label is "lutpair435";
  attribute HLUTNM of \Waveform[18]_INST_0_i_68\ : label is "lutpair434";
  attribute HLUTNM of \Waveform[18]_INST_0_i_69\ : label is "lutpair414";
  attribute HLUTNM of \Waveform[18]_INST_0_i_70\ : label is "lutpair413";
  attribute HLUTNM of \Waveform[18]_INST_0_i_71\ : label is "lutpair412";
  attribute HLUTNM of \Waveform[18]_INST_0_i_72\ : label is "lutpair411";
  attribute HLUTNM of \Waveform[18]_INST_0_i_73\ : label is "lutpair415";
  attribute HLUTNM of \Waveform[18]_INST_0_i_74\ : label is "lutpair414";
  attribute HLUTNM of \Waveform[18]_INST_0_i_75\ : label is "lutpair413";
  attribute HLUTNM of \Waveform[18]_INST_0_i_76\ : label is "lutpair412";
  attribute HLUTNM of \Waveform[18]_INST_0_i_77\ : label is "lutpair392";
  attribute HLUTNM of \Waveform[18]_INST_0_i_78\ : label is "lutpair391";
  attribute HLUTNM of \Waveform[18]_INST_0_i_79\ : label is "lutpair390";
  attribute HLUTNM of \Waveform[18]_INST_0_i_80\ : label is "lutpair389";
  attribute HLUTNM of \Waveform[18]_INST_0_i_81\ : label is "lutpair393";
  attribute HLUTNM of \Waveform[18]_INST_0_i_82\ : label is "lutpair392";
  attribute HLUTNM of \Waveform[18]_INST_0_i_83\ : label is "lutpair391";
  attribute HLUTNM of \Waveform[18]_INST_0_i_84\ : label is "lutpair390";
  attribute HLUTNM of \Waveform[18]_INST_0_i_85\ : label is "lutpair502";
  attribute HLUTNM of \Waveform[18]_INST_0_i_86\ : label is "lutpair501";
  attribute HLUTNM of \Waveform[18]_INST_0_i_87\ : label is "lutpair500";
  attribute HLUTNM of \Waveform[18]_INST_0_i_88\ : label is "lutpair499";
  attribute HLUTNM of \Waveform[18]_INST_0_i_89\ : label is "lutpair503";
  attribute HLUTNM of \Waveform[18]_INST_0_i_90\ : label is "lutpair502";
  attribute HLUTNM of \Waveform[18]_INST_0_i_91\ : label is "lutpair501";
  attribute HLUTNM of \Waveform[18]_INST_0_i_92\ : label is "lutpair500";
  attribute HLUTNM of \Waveform[18]_INST_0_i_93\ : label is "lutpair480";
  attribute HLUTNM of \Waveform[18]_INST_0_i_94\ : label is "lutpair479";
  attribute HLUTNM of \Waveform[18]_INST_0_i_95\ : label is "lutpair478";
  attribute HLUTNM of \Waveform[18]_INST_0_i_96\ : label is "lutpair477";
  attribute HLUTNM of \Waveform[18]_INST_0_i_97\ : label is "lutpair481";
  attribute HLUTNM of \Waveform[18]_INST_0_i_98\ : label is "lutpair480";
  attribute HLUTNM of \Waveform[18]_INST_0_i_99\ : label is "lutpair479";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_10\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_100\ : label is "lutpair351";
  attribute HLUTNM of \Waveform[22]_INST_0_i_101\ : label is "lutpair350";
  attribute HLUTNM of \Waveform[22]_INST_0_i_102\ : label is "lutpair349";
  attribute HLUTNM of \Waveform[22]_INST_0_i_105\ : label is "lutpair351";
  attribute HLUTNM of \Waveform[22]_INST_0_i_106\ : label is "lutpair350";
  attribute HLUTNM of \Waveform[22]_INST_0_i_108\ : label is "lutpair329";
  attribute HLUTNM of \Waveform[22]_INST_0_i_109\ : label is "lutpair328";
  attribute HLUTNM of \Waveform[22]_INST_0_i_110\ : label is "lutpair327";
  attribute HLUTNM of \Waveform[22]_INST_0_i_113\ : label is "lutpair329";
  attribute HLUTNM of \Waveform[22]_INST_0_i_114\ : label is "lutpair328";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_122\ : label is "lutpair439";
  attribute HLUTNM of \Waveform[22]_INST_0_i_123\ : label is "lutpair438";
  attribute HLUTNM of \Waveform[22]_INST_0_i_124\ : label is "lutpair437";
  attribute HLUTNM of \Waveform[22]_INST_0_i_127\ : label is "lutpair439";
  attribute HLUTNM of \Waveform[22]_INST_0_i_128\ : label is "lutpair438";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_130\ : label is "lutpair417";
  attribute HLUTNM of \Waveform[22]_INST_0_i_131\ : label is "lutpair416";
  attribute HLUTNM of \Waveform[22]_INST_0_i_132\ : label is "lutpair415";
  attribute HLUTNM of \Waveform[22]_INST_0_i_135\ : label is "lutpair417";
  attribute HLUTNM of \Waveform[22]_INST_0_i_136\ : label is "lutpair416";
  attribute HLUTNM of \Waveform[22]_INST_0_i_138\ : label is "lutpair395";
  attribute HLUTNM of \Waveform[22]_INST_0_i_139\ : label is "lutpair394";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_140\ : label is "lutpair393";
  attribute HLUTNM of \Waveform[22]_INST_0_i_143\ : label is "lutpair395";
  attribute HLUTNM of \Waveform[22]_INST_0_i_144\ : label is "lutpair394";
  attribute HLUTNM of \Waveform[22]_INST_0_i_145\ : label is "lutpair509";
  attribute HLUTNM of \Waveform[22]_INST_0_i_146\ : label is "lutpair508";
  attribute HLUTNM of \Waveform[22]_INST_0_i_147\ : label is "lutpair507";
  attribute HLUTNM of \Waveform[22]_INST_0_i_148\ : label is "lutpair509";
  attribute HLUTNM of \Waveform[22]_INST_0_i_151\ : label is "lutpair508";
  attribute HLUTNM of \Waveform[22]_INST_0_i_16\ : label is "lutpair613";
  attribute HLUTNM of \Waveform[22]_INST_0_i_161\ : label is "lutpair506";
  attribute HLUTNM of \Waveform[22]_INST_0_i_162\ : label is "lutpair505";
  attribute HLUTNM of \Waveform[22]_INST_0_i_163\ : label is "lutpair504";
  attribute HLUTNM of \Waveform[22]_INST_0_i_164\ : label is "lutpair503";
  attribute HLUTNM of \Waveform[22]_INST_0_i_165\ : label is "lutpair507";
  attribute HLUTNM of \Waveform[22]_INST_0_i_166\ : label is "lutpair506";
  attribute HLUTNM of \Waveform[22]_INST_0_i_167\ : label is "lutpair505";
  attribute HLUTNM of \Waveform[22]_INST_0_i_168\ : label is "lutpair504";
  attribute HLUTNM of \Waveform[22]_INST_0_i_17\ : label is "lutpair612";
  attribute HLUTNM of \Waveform[22]_INST_0_i_170\ : label is "lutpair483";
  attribute HLUTNM of \Waveform[22]_INST_0_i_171\ : label is "lutpair482";
  attribute HLUTNM of \Waveform[22]_INST_0_i_172\ : label is "lutpair481";
  attribute HLUTNM of \Waveform[22]_INST_0_i_175\ : label is "lutpair483";
  attribute HLUTNM of \Waveform[22]_INST_0_i_176\ : label is "lutpair482";
  attribute HLUTNM of \Waveform[22]_INST_0_i_178\ : label is "lutpair461";
  attribute HLUTNM of \Waveform[22]_INST_0_i_179\ : label is "lutpair460";
  attribute HLUTNM of \Waveform[22]_INST_0_i_18\ : label is "lutpair611";
  attribute HLUTNM of \Waveform[22]_INST_0_i_180\ : label is "lutpair459";
  attribute HLUTNM of \Waveform[22]_INST_0_i_183\ : label is "lutpair461";
  attribute HLUTNM of \Waveform[22]_INST_0_i_184\ : label is "lutpair460";
  attribute HLUTNM of \Waveform[22]_INST_0_i_185\ : label is "lutpair587";
  attribute HLUTNM of \Waveform[22]_INST_0_i_186\ : label is "lutpair586";
  attribute HLUTNM of \Waveform[22]_INST_0_i_187\ : label is "lutpair585";
  attribute HLUTNM of \Waveform[22]_INST_0_i_188\ : label is "lutpair587";
  attribute HLUTNM of \Waveform[22]_INST_0_i_19\ : label is "lutpair613";
  attribute HLUTNM of \Waveform[22]_INST_0_i_191\ : label is "lutpair586";
  attribute HLUTNM of \Waveform[22]_INST_0_i_192\ : label is "lutpair561";
  attribute HLUTNM of \Waveform[22]_INST_0_i_193\ : label is "lutpair560";
  attribute HLUTNM of \Waveform[22]_INST_0_i_194\ : label is "lutpair559";
  attribute HLUTNM of \Waveform[22]_INST_0_i_195\ : label is "lutpair561";
  attribute HLUTNM of \Waveform[22]_INST_0_i_198\ : label is "lutpair560";
  attribute HLUTNM of \Waveform[22]_INST_0_i_199\ : label is "lutpair535";
  attribute HLUTNM of \Waveform[22]_INST_0_i_200\ : label is "lutpair534";
  attribute HLUTNM of \Waveform[22]_INST_0_i_201\ : label is "lutpair533";
  attribute HLUTNM of \Waveform[22]_INST_0_i_202\ : label is "lutpair535";
  attribute HLUTNM of \Waveform[22]_INST_0_i_205\ : label is "lutpair534";
  attribute HLUTNM of \Waveform[22]_INST_0_i_206\ : label is "lutpair584";
  attribute HLUTNM of \Waveform[22]_INST_0_i_207\ : label is "lutpair583";
  attribute HLUTNM of \Waveform[22]_INST_0_i_208\ : label is "lutpair582";
  attribute HLUTNM of \Waveform[22]_INST_0_i_209\ : label is "lutpair581";
  attribute HLUTNM of \Waveform[22]_INST_0_i_210\ : label is "lutpair585";
  attribute HLUTNM of \Waveform[22]_INST_0_i_211\ : label is "lutpair584";
  attribute HLUTNM of \Waveform[22]_INST_0_i_212\ : label is "lutpair583";
  attribute HLUTNM of \Waveform[22]_INST_0_i_213\ : label is "lutpair582";
  attribute HLUTNM of \Waveform[22]_INST_0_i_214\ : label is "lutpair558";
  attribute HLUTNM of \Waveform[22]_INST_0_i_215\ : label is "lutpair557";
  attribute HLUTNM of \Waveform[22]_INST_0_i_216\ : label is "lutpair556";
  attribute HLUTNM of \Waveform[22]_INST_0_i_217\ : label is "lutpair555";
  attribute HLUTNM of \Waveform[22]_INST_0_i_218\ : label is "lutpair559";
  attribute HLUTNM of \Waveform[22]_INST_0_i_219\ : label is "lutpair558";
  attribute HLUTNM of \Waveform[22]_INST_0_i_22\ : label is "lutpair612";
  attribute HLUTNM of \Waveform[22]_INST_0_i_220\ : label is "lutpair557";
  attribute HLUTNM of \Waveform[22]_INST_0_i_221\ : label is "lutpair556";
  attribute HLUTNM of \Waveform[22]_INST_0_i_222\ : label is "lutpair532";
  attribute HLUTNM of \Waveform[22]_INST_0_i_223\ : label is "lutpair531";
  attribute HLUTNM of \Waveform[22]_INST_0_i_224\ : label is "lutpair530";
  attribute HLUTNM of \Waveform[22]_INST_0_i_225\ : label is "lutpair529";
  attribute HLUTNM of \Waveform[22]_INST_0_i_226\ : label is "lutpair533";
  attribute HLUTNM of \Waveform[22]_INST_0_i_227\ : label is "lutpair532";
  attribute HLUTNM of \Waveform[22]_INST_0_i_228\ : label is "lutpair531";
  attribute HLUTNM of \Waveform[22]_INST_0_i_229\ : label is "lutpair530";
  attribute HLUTNM of \Waveform[22]_INST_0_i_23\ : label is "lutpair639";
  attribute HLUTNM of \Waveform[22]_INST_0_i_24\ : label is "lutpair638";
  attribute HLUTNM of \Waveform[22]_INST_0_i_25\ : label is "lutpair637";
  attribute HLUTNM of \Waveform[22]_INST_0_i_26\ : label is "lutpair639";
  attribute HLUTNM of \Waveform[22]_INST_0_i_29\ : label is "lutpair638";
  attribute HLUTNM of \Waveform[22]_INST_0_i_30\ : label is "lutpair666";
  attribute HLUTNM of \Waveform[22]_INST_0_i_31\ : label is "lutpair665";
  attribute HLUTNM of \Waveform[22]_INST_0_i_32\ : label is "lutpair664";
  attribute HLUTNM of \Waveform[22]_INST_0_i_33\ : label is "lutpair663";
  attribute HLUTNM of \Waveform[22]_INST_0_i_34\ : label is "lutpair667";
  attribute HLUTNM of \Waveform[22]_INST_0_i_35\ : label is "lutpair666";
  attribute HLUTNM of \Waveform[22]_INST_0_i_36\ : label is "lutpair665";
  attribute HLUTNM of \Waveform[22]_INST_0_i_37\ : label is "lutpair664";
  attribute HLUTNM of \Waveform[22]_INST_0_i_38\ : label is "lutpair694";
  attribute HLUTNM of \Waveform[22]_INST_0_i_39\ : label is "lutpair693";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_4\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_40\ : label is "lutpair692";
  attribute HLUTNM of \Waveform[22]_INST_0_i_41\ : label is "lutpair691";
  attribute HLUTNM of \Waveform[22]_INST_0_i_42\ : label is "lutpair695";
  attribute HLUTNM of \Waveform[22]_INST_0_i_43\ : label is "lutpair694";
  attribute HLUTNM of \Waveform[22]_INST_0_i_434\ : label is "lutpair109";
  attribute HLUTNM of \Waveform[22]_INST_0_i_435\ : label is "lutpair108";
  attribute HLUTNM of \Waveform[22]_INST_0_i_436\ : label is "lutpair107";
  attribute HLUTNM of \Waveform[22]_INST_0_i_439\ : label is "lutpair109";
  attribute HLUTNM of \Waveform[22]_INST_0_i_44\ : label is "lutpair693";
  attribute HLUTNM of \Waveform[22]_INST_0_i_440\ : label is "lutpair108";
  attribute HLUTNM of \Waveform[22]_INST_0_i_442\ : label is "lutpair87";
  attribute HLUTNM of \Waveform[22]_INST_0_i_443\ : label is "lutpair86";
  attribute HLUTNM of \Waveform[22]_INST_0_i_444\ : label is "lutpair85";
  attribute HLUTNM of \Waveform[22]_INST_0_i_447\ : label is "lutpair87";
  attribute HLUTNM of \Waveform[22]_INST_0_i_448\ : label is "lutpair86";
  attribute HLUTNM of \Waveform[22]_INST_0_i_45\ : label is "lutpair692";
  attribute HLUTNM of \Waveform[22]_INST_0_i_450\ : label is "lutpair65";
  attribute HLUTNM of \Waveform[22]_INST_0_i_451\ : label is "lutpair64";
  attribute HLUTNM of \Waveform[22]_INST_0_i_452\ : label is "lutpair63";
  attribute HLUTNM of \Waveform[22]_INST_0_i_455\ : label is "lutpair65";
  attribute HLUTNM of \Waveform[22]_INST_0_i_456\ : label is "lutpair64";
  attribute HLUTNM of \Waveform[22]_INST_0_i_462\ : label is "lutpair43";
  attribute HLUTNM of \Waveform[22]_INST_0_i_463\ : label is "lutpair42";
  attribute HLUTNM of \Waveform[22]_INST_0_i_464\ : label is "lutpair41";
  attribute HLUTNM of \Waveform[22]_INST_0_i_467\ : label is "lutpair43";
  attribute HLUTNM of \Waveform[22]_INST_0_i_468\ : label is "lutpair42";
  attribute HLUTNM of \Waveform[22]_INST_0_i_470\ : label is "lutpair21";
  attribute HLUTNM of \Waveform[22]_INST_0_i_471\ : label is "lutpair20";
  attribute HLUTNM of \Waveform[22]_INST_0_i_472\ : label is "lutpair19";
  attribute HLUTNM of \Waveform[22]_INST_0_i_475\ : label is "lutpair21";
  attribute HLUTNM of \Waveform[22]_INST_0_i_476\ : label is "lutpair20";
  attribute HLUTNM of \Waveform[22]_INST_0_i_48\ : label is "lutpair695";
  attribute HLUTNM of \Waveform[22]_INST_0_i_481\ : label is "lutpair106";
  attribute HLUTNM of \Waveform[22]_INST_0_i_482\ : label is "lutpair105";
  attribute HLUTNM of \Waveform[22]_INST_0_i_483\ : label is "lutpair104";
  attribute HLUTNM of \Waveform[22]_INST_0_i_484\ : label is "lutpair103";
  attribute HLUTNM of \Waveform[22]_INST_0_i_485\ : label is "lutpair107";
  attribute HLUTNM of \Waveform[22]_INST_0_i_486\ : label is "lutpair106";
  attribute HLUTNM of \Waveform[22]_INST_0_i_487\ : label is "lutpair105";
  attribute HLUTNM of \Waveform[22]_INST_0_i_488\ : label is "lutpair104";
  attribute HLUTNM of \Waveform[22]_INST_0_i_489\ : label is "lutpair84";
  attribute HLUTNM of \Waveform[22]_INST_0_i_490\ : label is "lutpair83";
  attribute HLUTNM of \Waveform[22]_INST_0_i_491\ : label is "lutpair82";
  attribute HLUTNM of \Waveform[22]_INST_0_i_492\ : label is "lutpair81";
  attribute HLUTNM of \Waveform[22]_INST_0_i_493\ : label is "lutpair85";
  attribute HLUTNM of \Waveform[22]_INST_0_i_494\ : label is "lutpair84";
  attribute HLUTNM of \Waveform[22]_INST_0_i_495\ : label is "lutpair83";
  attribute HLUTNM of \Waveform[22]_INST_0_i_496\ : label is "lutpair82";
  attribute HLUTNM of \Waveform[22]_INST_0_i_497\ : label is "lutpair62";
  attribute HLUTNM of \Waveform[22]_INST_0_i_498\ : label is "lutpair61";
  attribute HLUTNM of \Waveform[22]_INST_0_i_499\ : label is "lutpair60";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_5\ : label is "soft_lutpair855";
  attribute HLUTNM of \Waveform[22]_INST_0_i_500\ : label is "lutpair59";
  attribute HLUTNM of \Waveform[22]_INST_0_i_501\ : label is "lutpair63";
  attribute HLUTNM of \Waveform[22]_INST_0_i_502\ : label is "lutpair62";
  attribute HLUTNM of \Waveform[22]_INST_0_i_503\ : label is "lutpair61";
  attribute HLUTNM of \Waveform[22]_INST_0_i_504\ : label is "lutpair60";
  attribute HLUTNM of \Waveform[22]_INST_0_i_506\ : label is "lutpair40";
  attribute HLUTNM of \Waveform[22]_INST_0_i_507\ : label is "lutpair39";
  attribute HLUTNM of \Waveform[22]_INST_0_i_508\ : label is "lutpair38";
  attribute HLUTNM of \Waveform[22]_INST_0_i_509\ : label is "lutpair37";
  attribute HLUTNM of \Waveform[22]_INST_0_i_51\ : label is "lutpair667";
  attribute HLUTNM of \Waveform[22]_INST_0_i_510\ : label is "lutpair41";
  attribute HLUTNM of \Waveform[22]_INST_0_i_511\ : label is "lutpair40";
  attribute HLUTNM of \Waveform[22]_INST_0_i_512\ : label is "lutpair39";
  attribute HLUTNM of \Waveform[22]_INST_0_i_513\ : label is "lutpair38";
  attribute HLUTNM of \Waveform[22]_INST_0_i_514\ : label is "lutpair18";
  attribute HLUTNM of \Waveform[22]_INST_0_i_515\ : label is "lutpair17";
  attribute HLUTNM of \Waveform[22]_INST_0_i_516\ : label is "lutpair16";
  attribute HLUTNM of \Waveform[22]_INST_0_i_517\ : label is "lutpair15";
  attribute HLUTNM of \Waveform[22]_INST_0_i_518\ : label is "lutpair19";
  attribute HLUTNM of \Waveform[22]_INST_0_i_519\ : label is "lutpair18";
  attribute HLUTNM of \Waveform[22]_INST_0_i_520\ : label is "lutpair17";
  attribute HLUTNM of \Waveform[22]_INST_0_i_521\ : label is "lutpair16";
  attribute HLUTNM of \Waveform[22]_INST_0_i_532\ : label is "lutpair307";
  attribute HLUTNM of \Waveform[22]_INST_0_i_533\ : label is "lutpair306";
  attribute HLUTNM of \Waveform[22]_INST_0_i_534\ : label is "lutpair305";
  attribute HLUTNM of \Waveform[22]_INST_0_i_537\ : label is "lutpair307";
  attribute HLUTNM of \Waveform[22]_INST_0_i_538\ : label is "lutpair306";
  attribute HLUTNM of \Waveform[22]_INST_0_i_540\ : label is "lutpair285";
  attribute HLUTNM of \Waveform[22]_INST_0_i_541\ : label is "lutpair284";
  attribute HLUTNM of \Waveform[22]_INST_0_i_542\ : label is "lutpair283";
  attribute HLUTNM of \Waveform[22]_INST_0_i_545\ : label is "lutpair285";
  attribute HLUTNM of \Waveform[22]_INST_0_i_546\ : label is "lutpair284";
  attribute HLUTNM of \Waveform[22]_INST_0_i_548\ : label is "lutpair263";
  attribute HLUTNM of \Waveform[22]_INST_0_i_549\ : label is "lutpair262";
  attribute HLUTNM of \Waveform[22]_INST_0_i_550\ : label is "lutpair261";
  attribute HLUTNM of \Waveform[22]_INST_0_i_553\ : label is "lutpair263";
  attribute HLUTNM of \Waveform[22]_INST_0_i_554\ : label is "lutpair262";
  attribute HLUTNM of \Waveform[22]_INST_0_i_562\ : label is "lutpair241";
  attribute HLUTNM of \Waveform[22]_INST_0_i_563\ : label is "lutpair240";
  attribute HLUTNM of \Waveform[22]_INST_0_i_564\ : label is "lutpair239";
  attribute HLUTNM of \Waveform[22]_INST_0_i_567\ : label is "lutpair241";
  attribute HLUTNM of \Waveform[22]_INST_0_i_568\ : label is "lutpair240";
  attribute HLUTNM of \Waveform[22]_INST_0_i_570\ : label is "lutpair219";
  attribute HLUTNM of \Waveform[22]_INST_0_i_571\ : label is "lutpair218";
  attribute HLUTNM of \Waveform[22]_INST_0_i_572\ : label is "lutpair217";
  attribute HLUTNM of \Waveform[22]_INST_0_i_575\ : label is "lutpair219";
  attribute HLUTNM of \Waveform[22]_INST_0_i_576\ : label is "lutpair218";
  attribute HLUTNM of \Waveform[22]_INST_0_i_578\ : label is "lutpair197";
  attribute HLUTNM of \Waveform[22]_INST_0_i_579\ : label is "lutpair196";
  attribute HLUTNM of \Waveform[22]_INST_0_i_580\ : label is "lutpair195";
  attribute HLUTNM of \Waveform[22]_INST_0_i_583\ : label is "lutpair197";
  attribute HLUTNM of \Waveform[22]_INST_0_i_584\ : label is "lutpair196";
  attribute HLUTNM of \Waveform[22]_INST_0_i_592\ : label is "lutpair175";
  attribute HLUTNM of \Waveform[22]_INST_0_i_593\ : label is "lutpair174";
  attribute HLUTNM of \Waveform[22]_INST_0_i_594\ : label is "lutpair173";
  attribute HLUTNM of \Waveform[22]_INST_0_i_597\ : label is "lutpair175";
  attribute HLUTNM of \Waveform[22]_INST_0_i_598\ : label is "lutpair174";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_6\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_600\ : label is "lutpair153";
  attribute HLUTNM of \Waveform[22]_INST_0_i_601\ : label is "lutpair152";
  attribute HLUTNM of \Waveform[22]_INST_0_i_602\ : label is "lutpair151";
  attribute HLUTNM of \Waveform[22]_INST_0_i_605\ : label is "lutpair153";
  attribute HLUTNM of \Waveform[22]_INST_0_i_606\ : label is "lutpair152";
  attribute HLUTNM of \Waveform[22]_INST_0_i_608\ : label is "lutpair131";
  attribute HLUTNM of \Waveform[22]_INST_0_i_609\ : label is "lutpair130";
  attribute HLUTNM of \Waveform[22]_INST_0_i_610\ : label is "lutpair129";
  attribute HLUTNM of \Waveform[22]_INST_0_i_613\ : label is "lutpair131";
  attribute HLUTNM of \Waveform[22]_INST_0_i_614\ : label is "lutpair130";
  attribute HLUTNM of \Waveform[22]_INST_0_i_615\ : label is "lutpair304";
  attribute HLUTNM of \Waveform[22]_INST_0_i_616\ : label is "lutpair303";
  attribute HLUTNM of \Waveform[22]_INST_0_i_617\ : label is "lutpair302";
  attribute HLUTNM of \Waveform[22]_INST_0_i_618\ : label is "lutpair301";
  attribute HLUTNM of \Waveform[22]_INST_0_i_619\ : label is "lutpair305";
  attribute HLUTNM of \Waveform[22]_INST_0_i_620\ : label is "lutpair304";
  attribute HLUTNM of \Waveform[22]_INST_0_i_621\ : label is "lutpair303";
  attribute HLUTNM of \Waveform[22]_INST_0_i_622\ : label is "lutpair302";
  attribute HLUTNM of \Waveform[22]_INST_0_i_623\ : label is "lutpair282";
  attribute HLUTNM of \Waveform[22]_INST_0_i_624\ : label is "lutpair281";
  attribute HLUTNM of \Waveform[22]_INST_0_i_625\ : label is "lutpair280";
  attribute HLUTNM of \Waveform[22]_INST_0_i_626\ : label is "lutpair279";
  attribute HLUTNM of \Waveform[22]_INST_0_i_627\ : label is "lutpair283";
  attribute HLUTNM of \Waveform[22]_INST_0_i_628\ : label is "lutpair282";
  attribute HLUTNM of \Waveform[22]_INST_0_i_629\ : label is "lutpair281";
  attribute HLUTNM of \Waveform[22]_INST_0_i_630\ : label is "lutpair280";
  attribute HLUTNM of \Waveform[22]_INST_0_i_631\ : label is "lutpair260";
  attribute HLUTNM of \Waveform[22]_INST_0_i_632\ : label is "lutpair259";
  attribute HLUTNM of \Waveform[22]_INST_0_i_633\ : label is "lutpair258";
  attribute HLUTNM of \Waveform[22]_INST_0_i_634\ : label is "lutpair257";
  attribute HLUTNM of \Waveform[22]_INST_0_i_635\ : label is "lutpair261";
  attribute HLUTNM of \Waveform[22]_INST_0_i_636\ : label is "lutpair260";
  attribute HLUTNM of \Waveform[22]_INST_0_i_637\ : label is "lutpair259";
  attribute HLUTNM of \Waveform[22]_INST_0_i_638\ : label is "lutpair258";
  attribute HLUTNM of \Waveform[22]_INST_0_i_639\ : label is "lutpair238";
  attribute HLUTNM of \Waveform[22]_INST_0_i_640\ : label is "lutpair237";
  attribute HLUTNM of \Waveform[22]_INST_0_i_641\ : label is "lutpair236";
  attribute HLUTNM of \Waveform[22]_INST_0_i_642\ : label is "lutpair235";
  attribute HLUTNM of \Waveform[22]_INST_0_i_643\ : label is "lutpair239";
  attribute HLUTNM of \Waveform[22]_INST_0_i_644\ : label is "lutpair238";
  attribute HLUTNM of \Waveform[22]_INST_0_i_645\ : label is "lutpair237";
  attribute HLUTNM of \Waveform[22]_INST_0_i_646\ : label is "lutpair236";
  attribute HLUTNM of \Waveform[22]_INST_0_i_647\ : label is "lutpair216";
  attribute HLUTNM of \Waveform[22]_INST_0_i_648\ : label is "lutpair215";
  attribute HLUTNM of \Waveform[22]_INST_0_i_649\ : label is "lutpair214";
  attribute HLUTNM of \Waveform[22]_INST_0_i_650\ : label is "lutpair213";
  attribute HLUTNM of \Waveform[22]_INST_0_i_651\ : label is "lutpair217";
  attribute HLUTNM of \Waveform[22]_INST_0_i_652\ : label is "lutpair216";
  attribute HLUTNM of \Waveform[22]_INST_0_i_653\ : label is "lutpair215";
  attribute HLUTNM of \Waveform[22]_INST_0_i_654\ : label is "lutpair214";
  attribute HLUTNM of \Waveform[22]_INST_0_i_655\ : label is "lutpair194";
  attribute HLUTNM of \Waveform[22]_INST_0_i_656\ : label is "lutpair193";
  attribute HLUTNM of \Waveform[22]_INST_0_i_657\ : label is "lutpair192";
  attribute HLUTNM of \Waveform[22]_INST_0_i_658\ : label is "lutpair191";
  attribute HLUTNM of \Waveform[22]_INST_0_i_659\ : label is "lutpair195";
  attribute HLUTNM of \Waveform[22]_INST_0_i_660\ : label is "lutpair194";
  attribute HLUTNM of \Waveform[22]_INST_0_i_661\ : label is "lutpair193";
  attribute HLUTNM of \Waveform[22]_INST_0_i_662\ : label is "lutpair192";
  attribute HLUTNM of \Waveform[22]_INST_0_i_663\ : label is "lutpair172";
  attribute HLUTNM of \Waveform[22]_INST_0_i_664\ : label is "lutpair171";
  attribute HLUTNM of \Waveform[22]_INST_0_i_665\ : label is "lutpair170";
  attribute HLUTNM of \Waveform[22]_INST_0_i_666\ : label is "lutpair169";
  attribute HLUTNM of \Waveform[22]_INST_0_i_667\ : label is "lutpair173";
  attribute HLUTNM of \Waveform[22]_INST_0_i_668\ : label is "lutpair172";
  attribute HLUTNM of \Waveform[22]_INST_0_i_669\ : label is "lutpair171";
  attribute HLUTNM of \Waveform[22]_INST_0_i_670\ : label is "lutpair170";
  attribute HLUTNM of \Waveform[22]_INST_0_i_671\ : label is "lutpair150";
  attribute HLUTNM of \Waveform[22]_INST_0_i_672\ : label is "lutpair149";
  attribute HLUTNM of \Waveform[22]_INST_0_i_673\ : label is "lutpair148";
  attribute HLUTNM of \Waveform[22]_INST_0_i_674\ : label is "lutpair147";
  attribute HLUTNM of \Waveform[22]_INST_0_i_675\ : label is "lutpair151";
  attribute HLUTNM of \Waveform[22]_INST_0_i_676\ : label is "lutpair150";
  attribute HLUTNM of \Waveform[22]_INST_0_i_677\ : label is "lutpair149";
  attribute HLUTNM of \Waveform[22]_INST_0_i_678\ : label is "lutpair148";
  attribute HLUTNM of \Waveform[22]_INST_0_i_679\ : label is "lutpair128";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_68\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_680\ : label is "lutpair127";
  attribute HLUTNM of \Waveform[22]_INST_0_i_681\ : label is "lutpair126";
  attribute HLUTNM of \Waveform[22]_INST_0_i_682\ : label is "lutpair125";
  attribute HLUTNM of \Waveform[22]_INST_0_i_683\ : label is "lutpair129";
  attribute HLUTNM of \Waveform[22]_INST_0_i_684\ : label is "lutpair128";
  attribute HLUTNM of \Waveform[22]_INST_0_i_685\ : label is "lutpair127";
  attribute HLUTNM of \Waveform[22]_INST_0_i_686\ : label is "lutpair126";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_69\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_71\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_72\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_74\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_75\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_76\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_77\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_78\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_79\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_80\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_81\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_82\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_83\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_84\ : label is 35;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_9\ : label is "soft_lutpair855";
  attribute HLUTNM of \Waveform[22]_INST_0_i_92\ : label is "lutpair373";
  attribute HLUTNM of \Waveform[22]_INST_0_i_93\ : label is "lutpair372";
  attribute HLUTNM of \Waveform[22]_INST_0_i_94\ : label is "lutpair371";
  attribute HLUTNM of \Waveform[22]_INST_0_i_97\ : label is "lutpair373";
  attribute HLUTNM of \Waveform[22]_INST_0_i_98\ : label is "lutpair372";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_100\ : label is "lutpair442";
  attribute HLUTNM of \Waveform[2]_INST_0_i_101\ : label is "lutpair441";
  attribute HLUTNM of \Waveform[2]_INST_0_i_102\ : label is "lutpair440";
  attribute HLUTNM of \Waveform[2]_INST_0_i_103\ : label is "lutpair564";
  attribute HLUTNM of \Waveform[2]_INST_0_i_104\ : label is "lutpair563";
  attribute HLUTNM of \Waveform[2]_INST_0_i_105\ : label is "lutpair562";
  attribute HLUTNM of \Waveform[2]_INST_0_i_106\ : label is "lutpair565";
  attribute HLUTNM of \Waveform[2]_INST_0_i_107\ : label is "lutpair564";
  attribute HLUTNM of \Waveform[2]_INST_0_i_108\ : label is "lutpair563";
  attribute HLUTNM of \Waveform[2]_INST_0_i_109\ : label is "lutpair562";
  attribute HLUTNM of \Waveform[2]_INST_0_i_110\ : label is "lutpair538";
  attribute HLUTNM of \Waveform[2]_INST_0_i_111\ : label is "lutpair537";
  attribute HLUTNM of \Waveform[2]_INST_0_i_112\ : label is "lutpair536";
  attribute HLUTNM of \Waveform[2]_INST_0_i_113\ : label is "lutpair539";
  attribute HLUTNM of \Waveform[2]_INST_0_i_114\ : label is "lutpair538";
  attribute HLUTNM of \Waveform[2]_INST_0_i_115\ : label is "lutpair537";
  attribute HLUTNM of \Waveform[2]_INST_0_i_116\ : label is "lutpair536";
  attribute HLUTNM of \Waveform[2]_INST_0_i_117\ : label is "lutpair512";
  attribute HLUTNM of \Waveform[2]_INST_0_i_118\ : label is "lutpair511";
  attribute HLUTNM of \Waveform[2]_INST_0_i_119\ : label is "lutpair510";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_120\ : label is "lutpair513";
  attribute HLUTNM of \Waveform[2]_INST_0_i_121\ : label is "lutpair512";
  attribute HLUTNM of \Waveform[2]_INST_0_i_122\ : label is "lutpair511";
  attribute HLUTNM of \Waveform[2]_INST_0_i_123\ : label is "lutpair510";
  attribute HLUTNM of \Waveform[2]_INST_0_i_124\ : label is "lutpair354";
  attribute HLUTNM of \Waveform[2]_INST_0_i_125\ : label is "lutpair353";
  attribute HLUTNM of \Waveform[2]_INST_0_i_126\ : label is "lutpair352";
  attribute HLUTNM of \Waveform[2]_INST_0_i_127\ : label is "lutpair355";
  attribute HLUTNM of \Waveform[2]_INST_0_i_128\ : label is "lutpair354";
  attribute HLUTNM of \Waveform[2]_INST_0_i_129\ : label is "lutpair353";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_130\ : label is "lutpair352";
  attribute HLUTNM of \Waveform[2]_INST_0_i_131\ : label is "lutpair332";
  attribute HLUTNM of \Waveform[2]_INST_0_i_132\ : label is "lutpair331";
  attribute HLUTNM of \Waveform[2]_INST_0_i_133\ : label is "lutpair330";
  attribute HLUTNM of \Waveform[2]_INST_0_i_134\ : label is "lutpair333";
  attribute HLUTNM of \Waveform[2]_INST_0_i_135\ : label is "lutpair332";
  attribute HLUTNM of \Waveform[2]_INST_0_i_136\ : label is "lutpair331";
  attribute HLUTNM of \Waveform[2]_INST_0_i_137\ : label is "lutpair330";
  attribute HLUTNM of \Waveform[2]_INST_0_i_138\ : label is "lutpair310";
  attribute HLUTNM of \Waveform[2]_INST_0_i_139\ : label is "lutpair309";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_140\ : label is "lutpair308";
  attribute HLUTNM of \Waveform[2]_INST_0_i_141\ : label is "lutpair311";
  attribute HLUTNM of \Waveform[2]_INST_0_i_142\ : label is "lutpair310";
  attribute HLUTNM of \Waveform[2]_INST_0_i_143\ : label is "lutpair309";
  attribute HLUTNM of \Waveform[2]_INST_0_i_144\ : label is "lutpair308";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_17\ : label is "lutpair620";
  attribute HLUTNM of \Waveform[2]_INST_0_i_18\ : label is "lutpair619";
  attribute HLUTNM of \Waveform[2]_INST_0_i_19\ : label is "lutpair618";
  attribute HLUTNM of \Waveform[2]_INST_0_i_20\ : label is "lutpair617";
  attribute HLUTNM of \Waveform[2]_INST_0_i_21\ : label is "lutpair621";
  attribute HLUTNM of \Waveform[2]_INST_0_i_22\ : label is "lutpair620";
  attribute HLUTNM of \Waveform[2]_INST_0_i_23\ : label is "lutpair619";
  attribute HLUTNM of \Waveform[2]_INST_0_i_24\ : label is "lutpair618";
  attribute HLUTNM of \Waveform[2]_INST_0_i_25\ : label is "lutpair646";
  attribute HLUTNM of \Waveform[2]_INST_0_i_26\ : label is "lutpair645";
  attribute HLUTNM of \Waveform[2]_INST_0_i_27\ : label is "lutpair644";
  attribute HLUTNM of \Waveform[2]_INST_0_i_28\ : label is "lutpair643";
  attribute HLUTNM of \Waveform[2]_INST_0_i_29\ : label is "lutpair647";
  attribute HLUTNM of \Waveform[2]_INST_0_i_30\ : label is "lutpair646";
  attribute HLUTNM of \Waveform[2]_INST_0_i_31\ : label is "lutpair645";
  attribute HLUTNM of \Waveform[2]_INST_0_i_32\ : label is "lutpair644";
  attribute HLUTNM of \Waveform[2]_INST_0_i_33\ : label is "lutpair674";
  attribute HLUTNM of \Waveform[2]_INST_0_i_34\ : label is "lutpair673";
  attribute HLUTNM of \Waveform[2]_INST_0_i_35\ : label is "lutpair672";
  attribute HLUTNM of \Waveform[2]_INST_0_i_36\ : label is "lutpair671";
  attribute HLUTNM of \Waveform[2]_INST_0_i_37\ : label is "lutpair675";
  attribute HLUTNM of \Waveform[2]_INST_0_i_38\ : label is "lutpair674";
  attribute HLUTNM of \Waveform[2]_INST_0_i_39\ : label is "lutpair673";
  attribute HLUTNM of \Waveform[2]_INST_0_i_40\ : label is "lutpair672";
  attribute HLUTNM of \Waveform[2]_INST_0_i_41\ : label is "lutpair594";
  attribute HLUTNM of \Waveform[2]_INST_0_i_42\ : label is "lutpair593";
  attribute HLUTNM of \Waveform[2]_INST_0_i_43\ : label is "lutpair592";
  attribute HLUTNM of \Waveform[2]_INST_0_i_44\ : label is "lutpair591";
  attribute HLUTNM of \Waveform[2]_INST_0_i_45\ : label is "lutpair595";
  attribute HLUTNM of \Waveform[2]_INST_0_i_46\ : label is "lutpair594";
  attribute HLUTNM of \Waveform[2]_INST_0_i_47\ : label is "lutpair593";
  attribute HLUTNM of \Waveform[2]_INST_0_i_48\ : label is "lutpair592";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_61\ : label is "lutpair420";
  attribute HLUTNM of \Waveform[2]_INST_0_i_62\ : label is "lutpair419";
  attribute HLUTNM of \Waveform[2]_INST_0_i_63\ : label is "lutpair418";
  attribute HLUTNM of \Waveform[2]_INST_0_i_64\ : label is "lutpair421";
  attribute HLUTNM of \Waveform[2]_INST_0_i_65\ : label is "lutpair420";
  attribute HLUTNM of \Waveform[2]_INST_0_i_66\ : label is "lutpair419";
  attribute HLUTNM of \Waveform[2]_INST_0_i_67\ : label is "lutpair418";
  attribute HLUTNM of \Waveform[2]_INST_0_i_68\ : label is "lutpair398";
  attribute HLUTNM of \Waveform[2]_INST_0_i_69\ : label is "lutpair397";
  attribute HLUTNM of \Waveform[2]_INST_0_i_70\ : label is "lutpair396";
  attribute HLUTNM of \Waveform[2]_INST_0_i_71\ : label is "lutpair399";
  attribute HLUTNM of \Waveform[2]_INST_0_i_72\ : label is "lutpair398";
  attribute HLUTNM of \Waveform[2]_INST_0_i_73\ : label is "lutpair397";
  attribute HLUTNM of \Waveform[2]_INST_0_i_74\ : label is "lutpair396";
  attribute HLUTNM of \Waveform[2]_INST_0_i_75\ : label is "lutpair376";
  attribute HLUTNM of \Waveform[2]_INST_0_i_76\ : label is "lutpair375";
  attribute HLUTNM of \Waveform[2]_INST_0_i_77\ : label is "lutpair374";
  attribute HLUTNM of \Waveform[2]_INST_0_i_78\ : label is "lutpair377";
  attribute HLUTNM of \Waveform[2]_INST_0_i_79\ : label is "lutpair376";
  attribute HLUTNM of \Waveform[2]_INST_0_i_80\ : label is "lutpair375";
  attribute HLUTNM of \Waveform[2]_INST_0_i_81\ : label is "lutpair374";
  attribute HLUTNM of \Waveform[2]_INST_0_i_82\ : label is "lutpair486";
  attribute HLUTNM of \Waveform[2]_INST_0_i_83\ : label is "lutpair485";
  attribute HLUTNM of \Waveform[2]_INST_0_i_84\ : label is "lutpair484";
  attribute HLUTNM of \Waveform[2]_INST_0_i_85\ : label is "lutpair487";
  attribute HLUTNM of \Waveform[2]_INST_0_i_86\ : label is "lutpair486";
  attribute HLUTNM of \Waveform[2]_INST_0_i_87\ : label is "lutpair485";
  attribute HLUTNM of \Waveform[2]_INST_0_i_88\ : label is "lutpair484";
  attribute HLUTNM of \Waveform[2]_INST_0_i_89\ : label is "lutpair464";
  attribute HLUTNM of \Waveform[2]_INST_0_i_90\ : label is "lutpair463";
  attribute HLUTNM of \Waveform[2]_INST_0_i_91\ : label is "lutpair462";
  attribute HLUTNM of \Waveform[2]_INST_0_i_92\ : label is "lutpair465";
  attribute HLUTNM of \Waveform[2]_INST_0_i_93\ : label is "lutpair464";
  attribute HLUTNM of \Waveform[2]_INST_0_i_94\ : label is "lutpair463";
  attribute HLUTNM of \Waveform[2]_INST_0_i_95\ : label is "lutpair462";
  attribute HLUTNM of \Waveform[2]_INST_0_i_96\ : label is "lutpair442";
  attribute HLUTNM of \Waveform[2]_INST_0_i_97\ : label is "lutpair441";
  attribute HLUTNM of \Waveform[2]_INST_0_i_98\ : label is "lutpair440";
  attribute HLUTNM of \Waveform[2]_INST_0_i_99\ : label is "lutpair443";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_100\ : label is "lutpair466";
  attribute HLUTNM of \Waveform[6]_INST_0_i_101\ : label is "lutpair446";
  attribute HLUTNM of \Waveform[6]_INST_0_i_102\ : label is "lutpair445";
  attribute HLUTNM of \Waveform[6]_INST_0_i_103\ : label is "lutpair444";
  attribute HLUTNM of \Waveform[6]_INST_0_i_104\ : label is "lutpair443";
  attribute HLUTNM of \Waveform[6]_INST_0_i_105\ : label is "lutpair447";
  attribute HLUTNM of \Waveform[6]_INST_0_i_106\ : label is "lutpair446";
  attribute HLUTNM of \Waveform[6]_INST_0_i_107\ : label is "lutpair445";
  attribute HLUTNM of \Waveform[6]_INST_0_i_108\ : label is "lutpair444";
  attribute HLUTNM of \Waveform[6]_INST_0_i_109\ : label is "lutpair568";
  attribute HLUTNM of \Waveform[6]_INST_0_i_110\ : label is "lutpair567";
  attribute HLUTNM of \Waveform[6]_INST_0_i_111\ : label is "lutpair566";
  attribute HLUTNM of \Waveform[6]_INST_0_i_112\ : label is "lutpair565";
  attribute HLUTNM of \Waveform[6]_INST_0_i_113\ : label is "lutpair569";
  attribute HLUTNM of \Waveform[6]_INST_0_i_114\ : label is "lutpair568";
  attribute HLUTNM of \Waveform[6]_INST_0_i_115\ : label is "lutpair567";
  attribute HLUTNM of \Waveform[6]_INST_0_i_116\ : label is "lutpair566";
  attribute HLUTNM of \Waveform[6]_INST_0_i_117\ : label is "lutpair542";
  attribute HLUTNM of \Waveform[6]_INST_0_i_118\ : label is "lutpair541";
  attribute HLUTNM of \Waveform[6]_INST_0_i_119\ : label is "lutpair540";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_120\ : label is "lutpair539";
  attribute HLUTNM of \Waveform[6]_INST_0_i_121\ : label is "lutpair543";
  attribute HLUTNM of \Waveform[6]_INST_0_i_122\ : label is "lutpair542";
  attribute HLUTNM of \Waveform[6]_INST_0_i_123\ : label is "lutpair541";
  attribute HLUTNM of \Waveform[6]_INST_0_i_124\ : label is "lutpair540";
  attribute HLUTNM of \Waveform[6]_INST_0_i_125\ : label is "lutpair516";
  attribute HLUTNM of \Waveform[6]_INST_0_i_126\ : label is "lutpair515";
  attribute HLUTNM of \Waveform[6]_INST_0_i_127\ : label is "lutpair514";
  attribute HLUTNM of \Waveform[6]_INST_0_i_128\ : label is "lutpair513";
  attribute HLUTNM of \Waveform[6]_INST_0_i_129\ : label is "lutpair517";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_130\ : label is "lutpair516";
  attribute HLUTNM of \Waveform[6]_INST_0_i_131\ : label is "lutpair515";
  attribute HLUTNM of \Waveform[6]_INST_0_i_132\ : label is "lutpair514";
  attribute HLUTNM of \Waveform[6]_INST_0_i_133\ : label is "lutpair358";
  attribute HLUTNM of \Waveform[6]_INST_0_i_134\ : label is "lutpair357";
  attribute HLUTNM of \Waveform[6]_INST_0_i_135\ : label is "lutpair356";
  attribute HLUTNM of \Waveform[6]_INST_0_i_136\ : label is "lutpair355";
  attribute HLUTNM of \Waveform[6]_INST_0_i_137\ : label is "lutpair359";
  attribute HLUTNM of \Waveform[6]_INST_0_i_138\ : label is "lutpair358";
  attribute HLUTNM of \Waveform[6]_INST_0_i_139\ : label is "lutpair357";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_140\ : label is "lutpair356";
  attribute HLUTNM of \Waveform[6]_INST_0_i_141\ : label is "lutpair336";
  attribute HLUTNM of \Waveform[6]_INST_0_i_142\ : label is "lutpair335";
  attribute HLUTNM of \Waveform[6]_INST_0_i_143\ : label is "lutpair334";
  attribute HLUTNM of \Waveform[6]_INST_0_i_144\ : label is "lutpair333";
  attribute HLUTNM of \Waveform[6]_INST_0_i_145\ : label is "lutpair337";
  attribute HLUTNM of \Waveform[6]_INST_0_i_146\ : label is "lutpair336";
  attribute HLUTNM of \Waveform[6]_INST_0_i_147\ : label is "lutpair335";
  attribute HLUTNM of \Waveform[6]_INST_0_i_148\ : label is "lutpair334";
  attribute HLUTNM of \Waveform[6]_INST_0_i_149\ : label is "lutpair314";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_150\ : label is "lutpair313";
  attribute HLUTNM of \Waveform[6]_INST_0_i_151\ : label is "lutpair312";
  attribute HLUTNM of \Waveform[6]_INST_0_i_152\ : label is "lutpair311";
  attribute HLUTNM of \Waveform[6]_INST_0_i_153\ : label is "lutpair315";
  attribute HLUTNM of \Waveform[6]_INST_0_i_154\ : label is "lutpair314";
  attribute HLUTNM of \Waveform[6]_INST_0_i_155\ : label is "lutpair313";
  attribute HLUTNM of \Waveform[6]_INST_0_i_156\ : label is "lutpair312";
  attribute HLUTNM of \Waveform[6]_INST_0_i_17\ : label is "lutpair624";
  attribute HLUTNM of \Waveform[6]_INST_0_i_18\ : label is "lutpair623";
  attribute HLUTNM of \Waveform[6]_INST_0_i_19\ : label is "lutpair622";
  attribute HLUTNM of \Waveform[6]_INST_0_i_20\ : label is "lutpair621";
  attribute HLUTNM of \Waveform[6]_INST_0_i_21\ : label is "lutpair625";
  attribute HLUTNM of \Waveform[6]_INST_0_i_22\ : label is "lutpair624";
  attribute HLUTNM of \Waveform[6]_INST_0_i_23\ : label is "lutpair623";
  attribute HLUTNM of \Waveform[6]_INST_0_i_24\ : label is "lutpair622";
  attribute HLUTNM of \Waveform[6]_INST_0_i_25\ : label is "lutpair650";
  attribute HLUTNM of \Waveform[6]_INST_0_i_259\ : label is "lutpair90";
  attribute HLUTNM of \Waveform[6]_INST_0_i_26\ : label is "lutpair649";
  attribute HLUTNM of \Waveform[6]_INST_0_i_260\ : label is "lutpair89";
  attribute HLUTNM of \Waveform[6]_INST_0_i_261\ : label is "lutpair88";
  attribute HLUTNM of \Waveform[6]_INST_0_i_262\ : label is "lutpair91";
  attribute HLUTNM of \Waveform[6]_INST_0_i_263\ : label is "lutpair90";
  attribute HLUTNM of \Waveform[6]_INST_0_i_264\ : label is "lutpair89";
  attribute HLUTNM of \Waveform[6]_INST_0_i_265\ : label is "lutpair88";
  attribute HLUTNM of \Waveform[6]_INST_0_i_266\ : label is "lutpair68";
  attribute HLUTNM of \Waveform[6]_INST_0_i_267\ : label is "lutpair67";
  attribute HLUTNM of \Waveform[6]_INST_0_i_268\ : label is "lutpair66";
  attribute HLUTNM of \Waveform[6]_INST_0_i_269\ : label is "lutpair69";
  attribute HLUTNM of \Waveform[6]_INST_0_i_27\ : label is "lutpair648";
  attribute HLUTNM of \Waveform[6]_INST_0_i_270\ : label is "lutpair68";
  attribute HLUTNM of \Waveform[6]_INST_0_i_271\ : label is "lutpair67";
  attribute HLUTNM of \Waveform[6]_INST_0_i_272\ : label is "lutpair66";
  attribute HLUTNM of \Waveform[6]_INST_0_i_273\ : label is "lutpair46";
  attribute HLUTNM of \Waveform[6]_INST_0_i_274\ : label is "lutpair45";
  attribute HLUTNM of \Waveform[6]_INST_0_i_275\ : label is "lutpair44";
  attribute HLUTNM of \Waveform[6]_INST_0_i_276\ : label is "lutpair47";
  attribute HLUTNM of \Waveform[6]_INST_0_i_277\ : label is "lutpair46";
  attribute HLUTNM of \Waveform[6]_INST_0_i_278\ : label is "lutpair45";
  attribute HLUTNM of \Waveform[6]_INST_0_i_279\ : label is "lutpair44";
  attribute HLUTNM of \Waveform[6]_INST_0_i_28\ : label is "lutpair647";
  attribute HLUTNM of \Waveform[6]_INST_0_i_280\ : label is "lutpair24";
  attribute HLUTNM of \Waveform[6]_INST_0_i_281\ : label is "lutpair23";
  attribute HLUTNM of \Waveform[6]_INST_0_i_282\ : label is "lutpair22";
  attribute HLUTNM of \Waveform[6]_INST_0_i_283\ : label is "lutpair25";
  attribute HLUTNM of \Waveform[6]_INST_0_i_284\ : label is "lutpair24";
  attribute HLUTNM of \Waveform[6]_INST_0_i_285\ : label is "lutpair23";
  attribute HLUTNM of \Waveform[6]_INST_0_i_286\ : label is "lutpair22";
  attribute HLUTNM of \Waveform[6]_INST_0_i_287\ : label is "lutpair2";
  attribute HLUTNM of \Waveform[6]_INST_0_i_288\ : label is "lutpair1";
  attribute HLUTNM of \Waveform[6]_INST_0_i_289\ : label is "lutpair0";
  attribute HLUTNM of \Waveform[6]_INST_0_i_29\ : label is "lutpair651";
  attribute HLUTNM of \Waveform[6]_INST_0_i_290\ : label is "lutpair3";
  attribute HLUTNM of \Waveform[6]_INST_0_i_291\ : label is "lutpair2";
  attribute HLUTNM of \Waveform[6]_INST_0_i_292\ : label is "lutpair1";
  attribute HLUTNM of \Waveform[6]_INST_0_i_293\ : label is "lutpair0";
  attribute HLUTNM of \Waveform[6]_INST_0_i_294\ : label is "lutpair288";
  attribute HLUTNM of \Waveform[6]_INST_0_i_295\ : label is "lutpair287";
  attribute HLUTNM of \Waveform[6]_INST_0_i_296\ : label is "lutpair286";
  attribute HLUTNM of \Waveform[6]_INST_0_i_297\ : label is "lutpair289";
  attribute HLUTNM of \Waveform[6]_INST_0_i_298\ : label is "lutpair288";
  attribute HLUTNM of \Waveform[6]_INST_0_i_299\ : label is "lutpair287";
  attribute HLUTNM of \Waveform[6]_INST_0_i_30\ : label is "lutpair650";
  attribute HLUTNM of \Waveform[6]_INST_0_i_300\ : label is "lutpair286";
  attribute HLUTNM of \Waveform[6]_INST_0_i_301\ : label is "lutpair266";
  attribute HLUTNM of \Waveform[6]_INST_0_i_302\ : label is "lutpair265";
  attribute HLUTNM of \Waveform[6]_INST_0_i_303\ : label is "lutpair264";
  attribute HLUTNM of \Waveform[6]_INST_0_i_304\ : label is "lutpair267";
  attribute HLUTNM of \Waveform[6]_INST_0_i_305\ : label is "lutpair266";
  attribute HLUTNM of \Waveform[6]_INST_0_i_306\ : label is "lutpair265";
  attribute HLUTNM of \Waveform[6]_INST_0_i_307\ : label is "lutpair264";
  attribute HLUTNM of \Waveform[6]_INST_0_i_308\ : label is "lutpair244";
  attribute HLUTNM of \Waveform[6]_INST_0_i_309\ : label is "lutpair243";
  attribute HLUTNM of \Waveform[6]_INST_0_i_31\ : label is "lutpair649";
  attribute HLUTNM of \Waveform[6]_INST_0_i_310\ : label is "lutpair242";
  attribute HLUTNM of \Waveform[6]_INST_0_i_311\ : label is "lutpair245";
  attribute HLUTNM of \Waveform[6]_INST_0_i_312\ : label is "lutpair244";
  attribute HLUTNM of \Waveform[6]_INST_0_i_313\ : label is "lutpair243";
  attribute HLUTNM of \Waveform[6]_INST_0_i_314\ : label is "lutpair242";
  attribute HLUTNM of \Waveform[6]_INST_0_i_315\ : label is "lutpair222";
  attribute HLUTNM of \Waveform[6]_INST_0_i_316\ : label is "lutpair221";
  attribute HLUTNM of \Waveform[6]_INST_0_i_317\ : label is "lutpair220";
  attribute HLUTNM of \Waveform[6]_INST_0_i_318\ : label is "lutpair223";
  attribute HLUTNM of \Waveform[6]_INST_0_i_319\ : label is "lutpair222";
  attribute HLUTNM of \Waveform[6]_INST_0_i_32\ : label is "lutpair648";
  attribute HLUTNM of \Waveform[6]_INST_0_i_320\ : label is "lutpair221";
  attribute HLUTNM of \Waveform[6]_INST_0_i_321\ : label is "lutpair220";
  attribute HLUTNM of \Waveform[6]_INST_0_i_322\ : label is "lutpair200";
  attribute HLUTNM of \Waveform[6]_INST_0_i_323\ : label is "lutpair199";
  attribute HLUTNM of \Waveform[6]_INST_0_i_324\ : label is "lutpair198";
  attribute HLUTNM of \Waveform[6]_INST_0_i_325\ : label is "lutpair201";
  attribute HLUTNM of \Waveform[6]_INST_0_i_326\ : label is "lutpair200";
  attribute HLUTNM of \Waveform[6]_INST_0_i_327\ : label is "lutpair199";
  attribute HLUTNM of \Waveform[6]_INST_0_i_328\ : label is "lutpair198";
  attribute HLUTNM of \Waveform[6]_INST_0_i_329\ : label is "lutpair178";
  attribute HLUTNM of \Waveform[6]_INST_0_i_33\ : label is "lutpair678";
  attribute HLUTNM of \Waveform[6]_INST_0_i_330\ : label is "lutpair177";
  attribute HLUTNM of \Waveform[6]_INST_0_i_331\ : label is "lutpair176";
  attribute HLUTNM of \Waveform[6]_INST_0_i_332\ : label is "lutpair179";
  attribute HLUTNM of \Waveform[6]_INST_0_i_333\ : label is "lutpair178";
  attribute HLUTNM of \Waveform[6]_INST_0_i_334\ : label is "lutpair177";
  attribute HLUTNM of \Waveform[6]_INST_0_i_335\ : label is "lutpair176";
  attribute HLUTNM of \Waveform[6]_INST_0_i_336\ : label is "lutpair156";
  attribute HLUTNM of \Waveform[6]_INST_0_i_337\ : label is "lutpair155";
  attribute HLUTNM of \Waveform[6]_INST_0_i_338\ : label is "lutpair154";
  attribute HLUTNM of \Waveform[6]_INST_0_i_339\ : label is "lutpair157";
  attribute HLUTNM of \Waveform[6]_INST_0_i_34\ : label is "lutpair677";
  attribute HLUTNM of \Waveform[6]_INST_0_i_340\ : label is "lutpair156";
  attribute HLUTNM of \Waveform[6]_INST_0_i_341\ : label is "lutpair155";
  attribute HLUTNM of \Waveform[6]_INST_0_i_342\ : label is "lutpair154";
  attribute HLUTNM of \Waveform[6]_INST_0_i_343\ : label is "lutpair134";
  attribute HLUTNM of \Waveform[6]_INST_0_i_344\ : label is "lutpair133";
  attribute HLUTNM of \Waveform[6]_INST_0_i_345\ : label is "lutpair132";
  attribute HLUTNM of \Waveform[6]_INST_0_i_346\ : label is "lutpair135";
  attribute HLUTNM of \Waveform[6]_INST_0_i_347\ : label is "lutpair134";
  attribute HLUTNM of \Waveform[6]_INST_0_i_348\ : label is "lutpair133";
  attribute HLUTNM of \Waveform[6]_INST_0_i_349\ : label is "lutpair132";
  attribute HLUTNM of \Waveform[6]_INST_0_i_35\ : label is "lutpair676";
  attribute HLUTNM of \Waveform[6]_INST_0_i_350\ : label is "lutpair112";
  attribute HLUTNM of \Waveform[6]_INST_0_i_351\ : label is "lutpair111";
  attribute HLUTNM of \Waveform[6]_INST_0_i_352\ : label is "lutpair110";
  attribute HLUTNM of \Waveform[6]_INST_0_i_353\ : label is "lutpair113";
  attribute HLUTNM of \Waveform[6]_INST_0_i_354\ : label is "lutpair112";
  attribute HLUTNM of \Waveform[6]_INST_0_i_355\ : label is "lutpair111";
  attribute HLUTNM of \Waveform[6]_INST_0_i_356\ : label is "lutpair110";
  attribute HLUTNM of \Waveform[6]_INST_0_i_36\ : label is "lutpair675";
  attribute HLUTNM of \Waveform[6]_INST_0_i_37\ : label is "lutpair679";
  attribute HLUTNM of \Waveform[6]_INST_0_i_38\ : label is "lutpair678";
  attribute HLUTNM of \Waveform[6]_INST_0_i_39\ : label is "lutpair677";
  attribute HLUTNM of \Waveform[6]_INST_0_i_40\ : label is "lutpair676";
  attribute HLUTNM of \Waveform[6]_INST_0_i_41\ : label is "lutpair598";
  attribute HLUTNM of \Waveform[6]_INST_0_i_42\ : label is "lutpair597";
  attribute HLUTNM of \Waveform[6]_INST_0_i_43\ : label is "lutpair596";
  attribute HLUTNM of \Waveform[6]_INST_0_i_44\ : label is "lutpair595";
  attribute HLUTNM of \Waveform[6]_INST_0_i_45\ : label is "lutpair599";
  attribute HLUTNM of \Waveform[6]_INST_0_i_46\ : label is "lutpair598";
  attribute HLUTNM of \Waveform[6]_INST_0_i_47\ : label is "lutpair597";
  attribute HLUTNM of \Waveform[6]_INST_0_i_48\ : label is "lutpair596";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_61\ : label is "lutpair424";
  attribute HLUTNM of \Waveform[6]_INST_0_i_62\ : label is "lutpair423";
  attribute HLUTNM of \Waveform[6]_INST_0_i_63\ : label is "lutpair422";
  attribute HLUTNM of \Waveform[6]_INST_0_i_64\ : label is "lutpair421";
  attribute HLUTNM of \Waveform[6]_INST_0_i_65\ : label is "lutpair425";
  attribute HLUTNM of \Waveform[6]_INST_0_i_66\ : label is "lutpair424";
  attribute HLUTNM of \Waveform[6]_INST_0_i_67\ : label is "lutpair423";
  attribute HLUTNM of \Waveform[6]_INST_0_i_68\ : label is "lutpair422";
  attribute HLUTNM of \Waveform[6]_INST_0_i_69\ : label is "lutpair402";
  attribute HLUTNM of \Waveform[6]_INST_0_i_70\ : label is "lutpair401";
  attribute HLUTNM of \Waveform[6]_INST_0_i_71\ : label is "lutpair400";
  attribute HLUTNM of \Waveform[6]_INST_0_i_72\ : label is "lutpair399";
  attribute HLUTNM of \Waveform[6]_INST_0_i_73\ : label is "lutpair403";
  attribute HLUTNM of \Waveform[6]_INST_0_i_74\ : label is "lutpair402";
  attribute HLUTNM of \Waveform[6]_INST_0_i_75\ : label is "lutpair401";
  attribute HLUTNM of \Waveform[6]_INST_0_i_76\ : label is "lutpair400";
  attribute HLUTNM of \Waveform[6]_INST_0_i_77\ : label is "lutpair380";
  attribute HLUTNM of \Waveform[6]_INST_0_i_78\ : label is "lutpair379";
  attribute HLUTNM of \Waveform[6]_INST_0_i_79\ : label is "lutpair378";
  attribute HLUTNM of \Waveform[6]_INST_0_i_80\ : label is "lutpair377";
  attribute HLUTNM of \Waveform[6]_INST_0_i_81\ : label is "lutpair381";
  attribute HLUTNM of \Waveform[6]_INST_0_i_82\ : label is "lutpair380";
  attribute HLUTNM of \Waveform[6]_INST_0_i_83\ : label is "lutpair379";
  attribute HLUTNM of \Waveform[6]_INST_0_i_84\ : label is "lutpair378";
  attribute HLUTNM of \Waveform[6]_INST_0_i_85\ : label is "lutpair490";
  attribute HLUTNM of \Waveform[6]_INST_0_i_86\ : label is "lutpair489";
  attribute HLUTNM of \Waveform[6]_INST_0_i_87\ : label is "lutpair488";
  attribute HLUTNM of \Waveform[6]_INST_0_i_88\ : label is "lutpair487";
  attribute HLUTNM of \Waveform[6]_INST_0_i_89\ : label is "lutpair491";
  attribute HLUTNM of \Waveform[6]_INST_0_i_90\ : label is "lutpair490";
  attribute HLUTNM of \Waveform[6]_INST_0_i_91\ : label is "lutpair489";
  attribute HLUTNM of \Waveform[6]_INST_0_i_92\ : label is "lutpair488";
  attribute HLUTNM of \Waveform[6]_INST_0_i_93\ : label is "lutpair468";
  attribute HLUTNM of \Waveform[6]_INST_0_i_94\ : label is "lutpair467";
  attribute HLUTNM of \Waveform[6]_INST_0_i_95\ : label is "lutpair466";
  attribute HLUTNM of \Waveform[6]_INST_0_i_96\ : label is "lutpair465";
  attribute HLUTNM of \Waveform[6]_INST_0_i_97\ : label is "lutpair469";
  attribute HLUTNM of \Waveform[6]_INST_0_i_98\ : label is "lutpair468";
  attribute HLUTNM of \Waveform[6]_INST_0_i_99\ : label is "lutpair467";
  attribute SOFT_HLUTNM of \clkdiv[0]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \clkdiv[1]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \clkdiv[2]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \clkdiv[3]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \clkdiv[4]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \clkdiv[6]_i_3\ : label is "soft_lutpair853";
begin
\BusPReadData[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_56\,
      I1 => \channels[62].channel0_n_50\,
      O => BusPReadData(0)
    );
\BusPReadData[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_46\,
      I1 => \channels[62].channel0_n_40\,
      O => BusPReadData(10)
    );
\BusPReadData[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_45\,
      I1 => \channels[62].channel0_n_39\,
      O => BusPReadData(11)
    );
\BusPReadData[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_44\,
      I1 => \channels[62].channel0_n_38\,
      O => BusPReadData(12)
    );
\BusPReadData[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_43\,
      I1 => \channels[62].channel0_n_37\,
      O => BusPReadData(13)
    );
\BusPReadData[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_42\,
      I1 => \channels[62].channel0_n_36\,
      O => BusPReadData(14)
    );
\BusPReadData[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_41\,
      I1 => \channels[62].channel0_n_35\,
      O => BusPReadData(15)
    );
\BusPReadData[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_40\,
      I1 => \channels[62].channel0_n_34\,
      O => BusPReadData(16)
    );
\BusPReadData[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_39\,
      I1 => \channels[62].channel0_n_33\,
      O => BusPReadData(17)
    );
\BusPReadData[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_38\,
      I1 => \channels[62].channel0_n_32\,
      O => BusPReadData(18)
    );
\BusPReadData[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_37\,
      I1 => \channels[62].channel0_n_31\,
      O => BusPReadData(19)
    );
\BusPReadData[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_55\,
      I1 => \channels[62].channel0_n_49\,
      O => BusPReadData(1)
    );
\BusPReadData[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_36\,
      I1 => \channels[62].channel0_n_30\,
      O => BusPReadData(20)
    );
\BusPReadData[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_35\,
      I1 => \channels[62].channel0_n_29\,
      O => BusPReadData(21)
    );
\BusPReadData[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_34\,
      I1 => \channels[62].channel0_n_28\,
      O => BusPReadData(22)
    );
\BusPReadData[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_33\,
      I1 => \channels[62].channel0_n_27\,
      O => BusPReadData(23)
    );
\BusPReadData[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_54\,
      I1 => \channels[62].channel0_n_48\,
      O => BusPReadData(2)
    );
\BusPReadData[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_53\,
      I1 => \channels[62].channel0_n_47\,
      O => BusPReadData(3)
    );
\BusPReadData[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_52\,
      I1 => \channels[62].channel0_n_46\,
      O => BusPReadData(4)
    );
\BusPReadData[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_51\,
      I1 => \channels[62].channel0_n_45\,
      O => BusPReadData(5)
    );
\BusPReadData[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_50\,
      I1 => \channels[62].channel0_n_44\,
      O => BusPReadData(6)
    );
\BusPReadData[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_49\,
      I1 => \channels[62].channel0_n_43\,
      O => BusPReadData(7)
    );
\BusPReadData[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_48\,
      I1 => \channels[62].channel0_n_42\,
      O => BusPReadData(8)
    );
\BusPReadData[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channels[63].channel0_n_47\,
      I1 => \channels[62].channel0_n_41\,
      O => BusPReadData(9)
    );
\Waveform[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_1_n_0\,
      CO(3) => \Waveform[0]_INST_0_n_0\,
      CO(2) => \Waveform[0]_INST_0_n_1\,
      CO(1) => \Waveform[0]_INST_0_n_2\,
      CO(0) => \Waveform[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_2_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_3_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_4_n_0\,
      DI(0) => \Waveform[0]_INST_0_i_5_n_0\,
      O(3 downto 2) => Waveform(1 downto 0),
      O(1 downto 0) => \NLW_Waveform[0]_INST_0_O_UNCONNECTED\(1 downto 0),
      S(3) => \Waveform[0]_INST_0_i_6_n_0\,
      S(2) => \Waveform[0]_INST_0_i_7_n_0\,
      S(1) => \Waveform[0]_INST_0_i_8_n_0\,
      S(0) => \Waveform[0]_INST_0_i_9_n_0\
    );
\Waveform[0]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_1_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_1_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_1_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_10_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_11_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_12_n_0\,
      DI(0) => \Waveform[0]_INST_0_i_13_n_7\,
      O(3 downto 0) => \NLW_Waveform[0]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Waveform[0]_INST_0_i_14_n_0\,
      S(2) => \Waveform[0]_INST_0_i_15_n_0\,
      S(1) => \Waveform[0]_INST_0_i_16_n_0\,
      S(0) => \Waveform[0]_INST_0_i_17_n_0\
    );
\Waveform[0]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_13_n_5\,
      I1 => \Waveform[0]_INST_0_i_25_n_0\,
      I2 => \Waveform[0]_INST_0_i_21_n_6\,
      I3 => \Waveform[0]_INST_0_i_22_n_6\,
      I4 => \Waveform[0]_INST_0_i_23_n_6\,
      O => \Waveform[0]_INST_0_i_10_n_0\
    );
\Waveform[0]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_21_n_6\,
      I1 => \Waveform[0]_INST_0_i_22_n_6\,
      I2 => \Waveform[0]_INST_0_i_23_n_6\,
      I3 => \Waveform[0]_INST_0_i_13_n_5\,
      I4 => \Waveform[0]_INST_0_i_25_n_0\,
      O => \Waveform[0]_INST_0_i_11_n_0\
    );
\Waveform[0]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_22_n_6\,
      I1 => \Waveform[0]_INST_0_i_23_n_6\,
      I2 => \Waveform[0]_INST_0_i_21_n_6\,
      I3 => \Waveform[0]_INST_0_i_13_n_6\,
      O => \Waveform[0]_INST_0_i_12_n_0\
    );
\Waveform[0]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_26_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_27_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_28_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_13_n_4\,
      O(2) => \Waveform[0]_INST_0_i_13_n_5\,
      O(1) => \Waveform[0]_INST_0_i_13_n_6\,
      O(0) => \Waveform[0]_INST_0_i_13_n_7\,
      S(3) => \Waveform[0]_INST_0_i_29_n_0\,
      S(2) => \Waveform[0]_INST_0_i_30_n_0\,
      S(1) => \Waveform[0]_INST_0_i_31_n_0\,
      S(0) => \Waveform[0]_INST_0_i_32_n_0\
    );
\Waveform[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_10_n_0\,
      I1 => \Waveform[0]_INST_0_i_24_n_0\,
      I2 => \Waveform[0]_INST_0_i_13_n_4\,
      I3 => \Waveform[0]_INST_0_i_23_n_5\,
      I4 => \Waveform[0]_INST_0_i_22_n_5\,
      I5 => \Waveform[0]_INST_0_i_21_n_5\,
      O => \Waveform[0]_INST_0_i_14_n_0\
    );
\Waveform[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_25_n_0\,
      I1 => \Waveform[0]_INST_0_i_13_n_5\,
      I2 => \Waveform[0]_INST_0_i_21_n_6\,
      I3 => \Waveform[0]_INST_0_i_23_n_6\,
      I4 => \Waveform[0]_INST_0_i_22_n_6\,
      I5 => \Waveform[0]_INST_0_i_13_n_6\,
      O => \Waveform[0]_INST_0_i_15_n_0\
    );
\Waveform[0]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_12_n_0\,
      I1 => \Waveform[0]_INST_0_i_21_n_7\,
      I2 => \Waveform[0]_INST_0_i_22_n_7\,
      I3 => \Waveform[0]_INST_0_i_23_n_7\,
      O => \Waveform[0]_INST_0_i_16_n_0\
    );
\Waveform[0]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_22_n_7\,
      I1 => \Waveform[0]_INST_0_i_23_n_7\,
      I2 => \Waveform[0]_INST_0_i_21_n_7\,
      I3 => \Waveform[0]_INST_0_i_13_n_7\,
      O => \Waveform[0]_INST_0_i_17_n_0\
    );
\Waveform[0]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_5\,
      I1 => \Waveform[2]_INST_0_i_14_n_5\,
      I2 => \Waveform[2]_INST_0_i_13_n_5\,
      O => \Waveform[0]_INST_0_i_18_n_0\
    );
\Waveform[0]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_6\,
      I1 => \Waveform[2]_INST_0_i_14_n_6\,
      I2 => \Waveform[2]_INST_0_i_13_n_6\,
      O => \Waveform[0]_INST_0_i_19_n_0\
    );
\Waveform[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_5\,
      I1 => \Waveform[0]_INST_0_i_18_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_6\,
      I3 => \Waveform[2]_INST_0_i_13_n_6\,
      I4 => \Waveform[2]_INST_0_i_14_n_6\,
      O => \Waveform[0]_INST_0_i_2_n_0\
    );
\Waveform[0]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_7\,
      I1 => \Waveform[2]_INST_0_i_14_n_7\,
      I2 => \Waveform[2]_INST_0_i_13_n_7\,
      O => \Waveform[0]_INST_0_i_20_n_0\
    );
\Waveform[0]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_21_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_21_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_21_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_35_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_21_n_4\,
      O(2) => \Waveform[0]_INST_0_i_21_n_5\,
      O(1) => \Waveform[0]_INST_0_i_21_n_6\,
      O(0) => \Waveform[0]_INST_0_i_21_n_7\,
      S(3) => \Waveform[0]_INST_0_i_36_n_0\,
      S(2) => \Waveform[0]_INST_0_i_37_n_0\,
      S(1) => \Waveform[0]_INST_0_i_38_n_0\,
      S(0) => \Waveform[0]_INST_0_i_39_n_0\
    );
\Waveform[0]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_22_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_22_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_22_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_40_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_41_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_42_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_22_n_4\,
      O(2) => \Waveform[0]_INST_0_i_22_n_5\,
      O(1) => \Waveform[0]_INST_0_i_22_n_6\,
      O(0) => \Waveform[0]_INST_0_i_22_n_7\,
      S(3) => \Waveform[0]_INST_0_i_43_n_0\,
      S(2) => \Waveform[0]_INST_0_i_44_n_0\,
      S(1) => \Waveform[0]_INST_0_i_45_n_0\,
      S(0) => \Waveform[0]_INST_0_i_46_n_0\
    );
\Waveform[0]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_23_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_23_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_23_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_47_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_48_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_49_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_23_n_4\,
      O(2) => \Waveform[0]_INST_0_i_23_n_5\,
      O(1) => \Waveform[0]_INST_0_i_23_n_6\,
      O(0) => \Waveform[0]_INST_0_i_23_n_7\,
      S(3) => \Waveform[0]_INST_0_i_50_n_0\,
      S(2) => \Waveform[0]_INST_0_i_51_n_0\,
      S(1) => \Waveform[0]_INST_0_i_52_n_0\,
      S(0) => \Waveform[0]_INST_0_i_53_n_0\
    );
\Waveform[0]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_21_n_4\,
      I1 => \Waveform[0]_INST_0_i_23_n_4\,
      I2 => \Waveform[0]_INST_0_i_22_n_4\,
      O => \Waveform[0]_INST_0_i_24_n_0\
    );
\Waveform[0]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_21_n_5\,
      I1 => \Waveform[0]_INST_0_i_23_n_5\,
      I2 => \Waveform[0]_INST_0_i_22_n_5\,
      O => \Waveform[0]_INST_0_i_25_n_0\
    );
\Waveform[0]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_5\,
      I1 => \Waveform[2]_INST_0_i_59_n_5\,
      I2 => \Waveform[2]_INST_0_i_60_n_5\,
      O => \Waveform[0]_INST_0_i_26_n_0\
    );
\Waveform[0]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_6\,
      I1 => \Waveform[2]_INST_0_i_59_n_6\,
      I2 => \Waveform[2]_INST_0_i_60_n_6\,
      O => \Waveform[0]_INST_0_i_27_n_0\
    );
\Waveform[0]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_7\,
      I1 => \Waveform[2]_INST_0_i_59_n_7\,
      I2 => \Waveform[2]_INST_0_i_60_n_7\,
      O => \Waveform[0]_INST_0_i_28_n_0\
    );
\Waveform[0]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_4\,
      I1 => \Waveform[2]_INST_0_i_59_n_4\,
      I2 => \Waveform[2]_INST_0_i_60_n_4\,
      I3 => \Waveform[0]_INST_0_i_26_n_0\,
      O => \Waveform[0]_INST_0_i_29_n_0\
    );
\Waveform[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_6\,
      I1 => \Waveform[0]_INST_0_i_19_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_7\,
      I3 => \Waveform[2]_INST_0_i_13_n_7\,
      I4 => \Waveform[2]_INST_0_i_14_n_7\,
      O => \Waveform[0]_INST_0_i_3_n_0\
    );
\Waveform[0]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_5\,
      I1 => \Waveform[2]_INST_0_i_59_n_5\,
      I2 => \Waveform[2]_INST_0_i_60_n_5\,
      I3 => \Waveform[0]_INST_0_i_27_n_0\,
      O => \Waveform[0]_INST_0_i_30_n_0\
    );
\Waveform[0]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_6\,
      I1 => \Waveform[2]_INST_0_i_59_n_6\,
      I2 => \Waveform[2]_INST_0_i_60_n_6\,
      I3 => \Waveform[0]_INST_0_i_28_n_0\,
      O => \Waveform[0]_INST_0_i_31_n_0\
    );
\Waveform[0]_INST_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_7\,
      I1 => \Waveform[2]_INST_0_i_59_n_7\,
      I2 => \Waveform[2]_INST_0_i_60_n_7\,
      O => \Waveform[0]_INST_0_i_32_n_0\
    );
\Waveform[0]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_5\,
      I1 => \Waveform[2]_INST_0_i_50_n_5\,
      I2 => \Waveform[2]_INST_0_i_51_n_5\,
      O => \Waveform[0]_INST_0_i_33_n_0\
    );
\Waveform[0]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_6\,
      I1 => \Waveform[2]_INST_0_i_50_n_6\,
      I2 => \Waveform[2]_INST_0_i_51_n_6\,
      O => \Waveform[0]_INST_0_i_34_n_0\
    );
\Waveform[0]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_7\,
      I1 => \Waveform[2]_INST_0_i_50_n_7\,
      I2 => \Waveform[2]_INST_0_i_51_n_7\,
      O => \Waveform[0]_INST_0_i_35_n_0\
    );
\Waveform[0]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_4\,
      I1 => \Waveform[2]_INST_0_i_50_n_4\,
      I2 => \Waveform[2]_INST_0_i_51_n_4\,
      I3 => \Waveform[0]_INST_0_i_33_n_0\,
      O => \Waveform[0]_INST_0_i_36_n_0\
    );
\Waveform[0]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_5\,
      I1 => \Waveform[2]_INST_0_i_50_n_5\,
      I2 => \Waveform[2]_INST_0_i_51_n_5\,
      I3 => \Waveform[0]_INST_0_i_34_n_0\,
      O => \Waveform[0]_INST_0_i_37_n_0\
    );
\Waveform[0]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_6\,
      I1 => \Waveform[2]_INST_0_i_50_n_6\,
      I2 => \Waveform[2]_INST_0_i_51_n_6\,
      I3 => \Waveform[0]_INST_0_i_35_n_0\,
      O => \Waveform[0]_INST_0_i_38_n_0\
    );
\Waveform[0]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_7\,
      I1 => \Waveform[2]_INST_0_i_50_n_7\,
      I2 => \Waveform[2]_INST_0_i_51_n_7\,
      O => \Waveform[0]_INST_0_i_39_n_0\
    );
\Waveform[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_7\,
      I1 => \Waveform[0]_INST_0_i_20_n_0\,
      I2 => \Waveform[0]_INST_0_i_21_n_4\,
      I3 => \Waveform[0]_INST_0_i_22_n_4\,
      I4 => \Waveform[0]_INST_0_i_23_n_4\,
      O => \Waveform[0]_INST_0_i_4_n_0\
    );
\Waveform[0]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_5\,
      I1 => \Waveform[2]_INST_0_i_53_n_5\,
      I2 => \Waveform[2]_INST_0_i_54_n_5\,
      O => \Waveform[0]_INST_0_i_40_n_0\
    );
\Waveform[0]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_6\,
      I1 => \Waveform[2]_INST_0_i_53_n_6\,
      I2 => \Waveform[2]_INST_0_i_54_n_6\,
      O => \Waveform[0]_INST_0_i_41_n_0\
    );
\Waveform[0]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_7\,
      I1 => \Waveform[2]_INST_0_i_53_n_7\,
      I2 => \Waveform[2]_INST_0_i_54_n_7\,
      O => \Waveform[0]_INST_0_i_42_n_0\
    );
\Waveform[0]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_4\,
      I1 => \Waveform[2]_INST_0_i_53_n_4\,
      I2 => \Waveform[2]_INST_0_i_54_n_4\,
      I3 => \Waveform[0]_INST_0_i_40_n_0\,
      O => \Waveform[0]_INST_0_i_43_n_0\
    );
\Waveform[0]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_5\,
      I1 => \Waveform[2]_INST_0_i_53_n_5\,
      I2 => \Waveform[2]_INST_0_i_54_n_5\,
      I3 => \Waveform[0]_INST_0_i_41_n_0\,
      O => \Waveform[0]_INST_0_i_44_n_0\
    );
\Waveform[0]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_6\,
      I1 => \Waveform[2]_INST_0_i_53_n_6\,
      I2 => \Waveform[2]_INST_0_i_54_n_6\,
      I3 => \Waveform[0]_INST_0_i_42_n_0\,
      O => \Waveform[0]_INST_0_i_45_n_0\
    );
\Waveform[0]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_7\,
      I1 => \Waveform[2]_INST_0_i_53_n_7\,
      I2 => \Waveform[2]_INST_0_i_54_n_7\,
      O => \Waveform[0]_INST_0_i_46_n_0\
    );
\Waveform[0]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_5\,
      I1 => \Waveform[2]_INST_0_i_56_n_5\,
      I2 => \Waveform[2]_INST_0_i_57_n_5\,
      O => \Waveform[0]_INST_0_i_47_n_0\
    );
\Waveform[0]_INST_0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_6\,
      I1 => \Waveform[2]_INST_0_i_56_n_6\,
      I2 => \Waveform[2]_INST_0_i_57_n_6\,
      O => \Waveform[0]_INST_0_i_48_n_0\
    );
\Waveform[0]_INST_0_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_7\,
      I1 => \Waveform[2]_INST_0_i_56_n_7\,
      I2 => \Waveform[2]_INST_0_i_57_n_7\,
      O => \Waveform[0]_INST_0_i_49_n_0\
    );
\Waveform[0]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_13_n_4\,
      I1 => \Waveform[0]_INST_0_i_24_n_0\,
      I2 => \Waveform[0]_INST_0_i_21_n_5\,
      I3 => \Waveform[0]_INST_0_i_22_n_5\,
      I4 => \Waveform[0]_INST_0_i_23_n_5\,
      O => \Waveform[0]_INST_0_i_5_n_0\
    );
\Waveform[0]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_4\,
      I1 => \Waveform[2]_INST_0_i_56_n_4\,
      I2 => \Waveform[2]_INST_0_i_57_n_4\,
      I3 => \Waveform[0]_INST_0_i_47_n_0\,
      O => \Waveform[0]_INST_0_i_50_n_0\
    );
\Waveform[0]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_5\,
      I1 => \Waveform[2]_INST_0_i_56_n_5\,
      I2 => \Waveform[2]_INST_0_i_57_n_5\,
      I3 => \Waveform[0]_INST_0_i_48_n_0\,
      O => \Waveform[0]_INST_0_i_51_n_0\
    );
\Waveform[0]_INST_0_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_6\,
      I1 => \Waveform[2]_INST_0_i_56_n_6\,
      I2 => \Waveform[2]_INST_0_i_57_n_6\,
      I3 => \Waveform[0]_INST_0_i_49_n_0\,
      O => \Waveform[0]_INST_0_i_52_n_0\
    );
\Waveform[0]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_7\,
      I1 => \Waveform[2]_INST_0_i_56_n_7\,
      I2 => \Waveform[2]_INST_0_i_57_n_7\,
      O => \Waveform[0]_INST_0_i_53_n_0\
    );
\Waveform[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_2_n_0\,
      I1 => \Waveform[2]_INST_0_i_16_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_4\,
      I3 => \Waveform[2]_INST_0_i_14_n_5\,
      I4 => \Waveform[2]_INST_0_i_13_n_5\,
      I5 => \Waveform[2]_INST_0_i_12_n_5\,
      O => \Waveform[0]_INST_0_i_6_n_0\
    );
\Waveform[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_3_n_0\,
      I1 => \Waveform[0]_INST_0_i_18_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_5\,
      I3 => \Waveform[2]_INST_0_i_14_n_6\,
      I4 => \Waveform[2]_INST_0_i_13_n_6\,
      I5 => \Waveform[2]_INST_0_i_12_n_6\,
      O => \Waveform[0]_INST_0_i_7_n_0\
    );
\Waveform[0]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_4_n_0\,
      I1 => \Waveform[0]_INST_0_i_19_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_6\,
      I3 => \Waveform[2]_INST_0_i_14_n_7\,
      I4 => \Waveform[2]_INST_0_i_13_n_7\,
      I5 => \Waveform[2]_INST_0_i_12_n_7\,
      O => \Waveform[0]_INST_0_i_8_n_0\
    );
\Waveform[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_5_n_0\,
      I1 => \Waveform[0]_INST_0_i_20_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_7\,
      I3 => \Waveform[0]_INST_0_i_23_n_4\,
      I4 => \Waveform[0]_INST_0_i_22_n_4\,
      I5 => \Waveform[0]_INST_0_i_21_n_4\,
      O => \Waveform[0]_INST_0_i_9_n_0\
    );
\Waveform[10]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_n_0\,
      CO(3) => \Waveform[10]_INST_0_n_0\,
      CO(2) => \Waveform[10]_INST_0_n_1\,
      CO(1) => \Waveform[10]_INST_0_n_2\,
      CO(0) => \Waveform[10]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(13 downto 10),
      S(3) => \Waveform[10]_INST_0_i_5_n_0\,
      S(2) => \Waveform[10]_INST_0_i_6_n_0\,
      S(1) => \Waveform[10]_INST_0_i_7_n_0\,
      S(0) => \Waveform[10]_INST_0_i_8_n_0\
    );
\Waveform[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_5\,
      I1 => \Waveform[10]_INST_0_i_9_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_6\,
      I3 => \Waveform[14]_INST_0_i_13_n_6\,
      I4 => \Waveform[14]_INST_0_i_14_n_6\,
      O => \Waveform[10]_INST_0_i_1_n_0\
    );
\Waveform[10]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_6\,
      I1 => \Waveform[14]_INST_0_i_14_n_6\,
      I2 => \Waveform[14]_INST_0_i_13_n_6\,
      O => \Waveform[10]_INST_0_i_10_n_0\
    );
\Waveform[10]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_7\,
      I1 => \Waveform[14]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_96_n_0\,
      O => \Waveform[10]_INST_0_i_100_n_0\
    );
\Waveform[10]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(10),
      I1 => \channels[2].waveform\(10),
      I2 => \channels[3].waveform\(10),
      O => \Waveform[10]_INST_0_i_101_n_0\
    );
\Waveform[10]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(9),
      I1 => \channels[2].waveform\(9),
      I2 => \channels[3].waveform\(9),
      O => \Waveform[10]_INST_0_i_102_n_0\
    );
\Waveform[10]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(8),
      I1 => \channels[2].waveform\(8),
      I2 => \channels[3].waveform\(8),
      O => \Waveform[10]_INST_0_i_103_n_0\
    );
\Waveform[10]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(7),
      I1 => \channels[2].waveform\(7),
      I2 => \channels[3].waveform\(7),
      O => \Waveform[10]_INST_0_i_104_n_0\
    );
\Waveform[10]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(11),
      I1 => \channels[2].waveform\(11),
      I2 => \channels[3].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_101_n_0\,
      O => \Waveform[10]_INST_0_i_105_n_0\
    );
\Waveform[10]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(10),
      I1 => \channels[2].waveform\(10),
      I2 => \channels[3].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_102_n_0\,
      O => \Waveform[10]_INST_0_i_106_n_0\
    );
\Waveform[10]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(9),
      I1 => \channels[2].waveform\(9),
      I2 => \channels[3].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_103_n_0\,
      O => \Waveform[10]_INST_0_i_107_n_0\
    );
\Waveform[10]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(8),
      I1 => \channels[2].waveform\(8),
      I2 => \channels[3].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_104_n_0\,
      O => \Waveform[10]_INST_0_i_108_n_0\
    );
\Waveform[10]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_5\,
      I1 => \Waveform[14]_INST_0_i_215_n_5\,
      I2 => \Waveform[14]_INST_0_i_216_n_5\,
      O => \Waveform[10]_INST_0_i_109_n_0\
    );
\Waveform[10]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_7\,
      I1 => \Waveform[14]_INST_0_i_14_n_7\,
      I2 => \Waveform[14]_INST_0_i_13_n_7\,
      O => \Waveform[10]_INST_0_i_11_n_0\
    );
\Waveform[10]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_6\,
      I1 => \Waveform[14]_INST_0_i_215_n_6\,
      I2 => \Waveform[14]_INST_0_i_216_n_6\,
      O => \Waveform[10]_INST_0_i_110_n_0\
    );
\Waveform[10]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_7\,
      I1 => \Waveform[14]_INST_0_i_215_n_7\,
      I2 => \Waveform[14]_INST_0_i_216_n_7\,
      O => \Waveform[10]_INST_0_i_111_n_0\
    );
\Waveform[10]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_4\,
      I1 => \Waveform[10]_INST_0_i_215_n_4\,
      I2 => \Waveform[10]_INST_0_i_216_n_4\,
      O => \Waveform[10]_INST_0_i_112_n_0\
    );
\Waveform[10]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_4\,
      I1 => \Waveform[14]_INST_0_i_215_n_4\,
      I2 => \Waveform[14]_INST_0_i_216_n_4\,
      I3 => \Waveform[10]_INST_0_i_109_n_0\,
      O => \Waveform[10]_INST_0_i_113_n_0\
    );
\Waveform[10]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_5\,
      I1 => \Waveform[14]_INST_0_i_215_n_5\,
      I2 => \Waveform[14]_INST_0_i_216_n_5\,
      I3 => \Waveform[10]_INST_0_i_110_n_0\,
      O => \Waveform[10]_INST_0_i_114_n_0\
    );
\Waveform[10]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_6\,
      I1 => \Waveform[14]_INST_0_i_215_n_6\,
      I2 => \Waveform[14]_INST_0_i_216_n_6\,
      I3 => \Waveform[10]_INST_0_i_111_n_0\,
      O => \Waveform[10]_INST_0_i_115_n_0\
    );
\Waveform[10]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_7\,
      I1 => \Waveform[14]_INST_0_i_215_n_7\,
      I2 => \Waveform[14]_INST_0_i_216_n_7\,
      I3 => \Waveform[10]_INST_0_i_112_n_0\,
      O => \Waveform[10]_INST_0_i_116_n_0\
    );
\Waveform[10]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_5\,
      I1 => \Waveform[14]_INST_0_i_218_n_5\,
      I2 => \Waveform[14]_INST_0_i_219_n_5\,
      O => \Waveform[10]_INST_0_i_117_n_0\
    );
\Waveform[10]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_6\,
      I1 => \Waveform[14]_INST_0_i_218_n_6\,
      I2 => \Waveform[14]_INST_0_i_219_n_6\,
      O => \Waveform[10]_INST_0_i_118_n_0\
    );
\Waveform[10]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_7\,
      I1 => \Waveform[14]_INST_0_i_218_n_7\,
      I2 => \Waveform[14]_INST_0_i_219_n_7\,
      O => \Waveform[10]_INST_0_i_119_n_0\
    );
\Waveform[10]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_20_n_0\,
      O(3) => \Waveform[10]_INST_0_i_12_n_4\,
      O(2) => \Waveform[10]_INST_0_i_12_n_5\,
      O(1) => \Waveform[10]_INST_0_i_12_n_6\,
      O(0) => \Waveform[10]_INST_0_i_12_n_7\,
      S(3) => \Waveform[10]_INST_0_i_21_n_0\,
      S(2) => \Waveform[10]_INST_0_i_22_n_0\,
      S(1) => \Waveform[10]_INST_0_i_23_n_0\,
      S(0) => \Waveform[10]_INST_0_i_24_n_0\
    );
\Waveform[10]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_4\,
      I1 => \Waveform[10]_INST_0_i_218_n_4\,
      I2 => \Waveform[10]_INST_0_i_219_n_4\,
      O => \Waveform[10]_INST_0_i_120_n_0\
    );
\Waveform[10]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_4\,
      I1 => \Waveform[14]_INST_0_i_218_n_4\,
      I2 => \Waveform[14]_INST_0_i_219_n_4\,
      I3 => \Waveform[10]_INST_0_i_117_n_0\,
      O => \Waveform[10]_INST_0_i_121_n_0\
    );
\Waveform[10]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_5\,
      I1 => \Waveform[14]_INST_0_i_218_n_5\,
      I2 => \Waveform[14]_INST_0_i_219_n_5\,
      I3 => \Waveform[10]_INST_0_i_118_n_0\,
      O => \Waveform[10]_INST_0_i_122_n_0\
    );
\Waveform[10]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_6\,
      I1 => \Waveform[14]_INST_0_i_218_n_6\,
      I2 => \Waveform[14]_INST_0_i_219_n_6\,
      I3 => \Waveform[10]_INST_0_i_119_n_0\,
      O => \Waveform[10]_INST_0_i_123_n_0\
    );
\Waveform[10]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_7\,
      I1 => \Waveform[14]_INST_0_i_218_n_7\,
      I2 => \Waveform[14]_INST_0_i_219_n_7\,
      I3 => \Waveform[10]_INST_0_i_120_n_0\,
      O => \Waveform[10]_INST_0_i_124_n_0\
    );
\Waveform[10]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_5\,
      I1 => \Waveform[14]_INST_0_i_221_n_5\,
      I2 => \Waveform[14]_INST_0_i_222_n_5\,
      O => \Waveform[10]_INST_0_i_125_n_0\
    );
\Waveform[10]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_6\,
      I1 => \Waveform[14]_INST_0_i_221_n_6\,
      I2 => \Waveform[14]_INST_0_i_222_n_6\,
      O => \Waveform[10]_INST_0_i_126_n_0\
    );
\Waveform[10]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_7\,
      I1 => \Waveform[14]_INST_0_i_221_n_7\,
      I2 => \Waveform[14]_INST_0_i_222_n_7\,
      O => \Waveform[10]_INST_0_i_127_n_0\
    );
\Waveform[10]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_4\,
      I1 => \Waveform[10]_INST_0_i_221_n_4\,
      I2 => \Waveform[10]_INST_0_i_222_n_4\,
      O => \Waveform[10]_INST_0_i_128_n_0\
    );
\Waveform[10]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_4\,
      I1 => \Waveform[14]_INST_0_i_221_n_4\,
      I2 => \Waveform[14]_INST_0_i_222_n_4\,
      I3 => \Waveform[10]_INST_0_i_125_n_0\,
      O => \Waveform[10]_INST_0_i_129_n_0\
    );
\Waveform[10]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_28_n_0\,
      O(3) => \Waveform[10]_INST_0_i_13_n_4\,
      O(2) => \Waveform[10]_INST_0_i_13_n_5\,
      O(1) => \Waveform[10]_INST_0_i_13_n_6\,
      O(0) => \Waveform[10]_INST_0_i_13_n_7\,
      S(3) => \Waveform[10]_INST_0_i_29_n_0\,
      S(2) => \Waveform[10]_INST_0_i_30_n_0\,
      S(1) => \Waveform[10]_INST_0_i_31_n_0\,
      S(0) => \Waveform[10]_INST_0_i_32_n_0\
    );
\Waveform[10]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_5\,
      I1 => \Waveform[14]_INST_0_i_221_n_5\,
      I2 => \Waveform[14]_INST_0_i_222_n_5\,
      I3 => \Waveform[10]_INST_0_i_126_n_0\,
      O => \Waveform[10]_INST_0_i_130_n_0\
    );
\Waveform[10]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_6\,
      I1 => \Waveform[14]_INST_0_i_221_n_6\,
      I2 => \Waveform[14]_INST_0_i_222_n_6\,
      I3 => \Waveform[10]_INST_0_i_127_n_0\,
      O => \Waveform[10]_INST_0_i_131_n_0\
    );
\Waveform[10]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_7\,
      I1 => \Waveform[14]_INST_0_i_221_n_7\,
      I2 => \Waveform[14]_INST_0_i_222_n_7\,
      I3 => \Waveform[10]_INST_0_i_128_n_0\,
      O => \Waveform[10]_INST_0_i_132_n_0\
    );
\Waveform[10]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(10),
      I1 => \channels[14].waveform\(10),
      I2 => \channels[15].waveform\(10),
      O => \Waveform[10]_INST_0_i_133_n_0\
    );
\Waveform[10]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(9),
      I1 => \channels[14].waveform\(9),
      I2 => \channels[15].waveform\(9),
      O => \Waveform[10]_INST_0_i_134_n_0\
    );
\Waveform[10]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(8),
      I1 => \channels[14].waveform\(8),
      I2 => \channels[15].waveform\(8),
      O => \Waveform[10]_INST_0_i_135_n_0\
    );
\Waveform[10]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(7),
      I1 => \channels[14].waveform\(7),
      I2 => \channels[15].waveform\(7),
      O => \Waveform[10]_INST_0_i_136_n_0\
    );
\Waveform[10]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(11),
      I1 => \channels[14].waveform\(11),
      I2 => \channels[15].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_133_n_0\,
      O => \Waveform[10]_INST_0_i_137_n_0\
    );
\Waveform[10]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(10),
      I1 => \channels[14].waveform\(10),
      I2 => \channels[15].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_134_n_0\,
      O => \Waveform[10]_INST_0_i_138_n_0\
    );
\Waveform[10]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(9),
      I1 => \channels[14].waveform\(9),
      I2 => \channels[15].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_135_n_0\,
      O => \Waveform[10]_INST_0_i_139_n_0\
    );
\Waveform[10]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_36_n_0\,
      O(3) => \Waveform[10]_INST_0_i_14_n_4\,
      O(2) => \Waveform[10]_INST_0_i_14_n_5\,
      O(1) => \Waveform[10]_INST_0_i_14_n_6\,
      O(0) => \Waveform[10]_INST_0_i_14_n_7\,
      S(3) => \Waveform[10]_INST_0_i_37_n_0\,
      S(2) => \Waveform[10]_INST_0_i_38_n_0\,
      S(1) => \Waveform[10]_INST_0_i_39_n_0\,
      S(0) => \Waveform[10]_INST_0_i_40_n_0\
    );
\Waveform[10]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(8),
      I1 => \channels[14].waveform\(8),
      I2 => \channels[15].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_136_n_0\,
      O => \Waveform[10]_INST_0_i_140_n_0\
    );
\Waveform[10]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(10),
      I1 => \channels[17].waveform\(10),
      I2 => \channels[18].waveform\(10),
      O => \Waveform[10]_INST_0_i_141_n_0\
    );
\Waveform[10]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(9),
      I1 => \channels[17].waveform\(9),
      I2 => \channels[18].waveform\(9),
      O => \Waveform[10]_INST_0_i_142_n_0\
    );
\Waveform[10]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(8),
      I1 => \channels[17].waveform\(8),
      I2 => \channels[18].waveform\(8),
      O => \Waveform[10]_INST_0_i_143_n_0\
    );
\Waveform[10]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(7),
      I1 => \channels[17].waveform\(7),
      I2 => \channels[18].waveform\(7),
      O => \Waveform[10]_INST_0_i_144_n_0\
    );
\Waveform[10]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(11),
      I1 => \channels[17].waveform\(11),
      I2 => \channels[18].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_141_n_0\,
      O => \Waveform[10]_INST_0_i_145_n_0\
    );
\Waveform[10]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(10),
      I1 => \channels[17].waveform\(10),
      I2 => \channels[18].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_142_n_0\,
      O => \Waveform[10]_INST_0_i_146_n_0\
    );
\Waveform[10]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(9),
      I1 => \channels[17].waveform\(9),
      I2 => \channels[18].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_143_n_0\,
      O => \Waveform[10]_INST_0_i_147_n_0\
    );
\Waveform[10]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(8),
      I1 => \channels[17].waveform\(8),
      I2 => \channels[18].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_144_n_0\,
      O => \Waveform[10]_INST_0_i_148_n_0\
    );
\Waveform[10]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(10),
      I1 => \channels[20].waveform\(10),
      I2 => \channels[21].waveform\(10),
      O => \Waveform[10]_INST_0_i_149_n_0\
    );
\Waveform[10]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_44_n_0\,
      O(3) => \Waveform[10]_INST_0_i_15_n_4\,
      O(2) => \Waveform[10]_INST_0_i_15_n_5\,
      O(1) => \Waveform[10]_INST_0_i_15_n_6\,
      O(0) => \Waveform[10]_INST_0_i_15_n_7\,
      S(3) => \Waveform[10]_INST_0_i_45_n_0\,
      S(2) => \Waveform[10]_INST_0_i_46_n_0\,
      S(1) => \Waveform[10]_INST_0_i_47_n_0\,
      S(0) => \Waveform[10]_INST_0_i_48_n_0\
    );
\Waveform[10]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(9),
      I1 => \channels[20].waveform\(9),
      I2 => \channels[21].waveform\(9),
      O => \Waveform[10]_INST_0_i_150_n_0\
    );
\Waveform[10]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(8),
      I1 => \channels[20].waveform\(8),
      I2 => \channels[21].waveform\(8),
      O => \Waveform[10]_INST_0_i_151_n_0\
    );
\Waveform[10]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(7),
      I1 => \channels[20].waveform\(7),
      I2 => \channels[21].waveform\(7),
      O => \Waveform[10]_INST_0_i_152_n_0\
    );
\Waveform[10]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(11),
      I1 => \channels[20].waveform\(11),
      I2 => \channels[21].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_149_n_0\,
      O => \Waveform[10]_INST_0_i_153_n_0\
    );
\Waveform[10]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(10),
      I1 => \channels[20].waveform\(10),
      I2 => \channels[21].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_150_n_0\,
      O => \Waveform[10]_INST_0_i_154_n_0\
    );
\Waveform[10]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(9),
      I1 => \channels[20].waveform\(9),
      I2 => \channels[21].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_151_n_0\,
      O => \Waveform[10]_INST_0_i_155_n_0\
    );
\Waveform[10]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(8),
      I1 => \channels[20].waveform\(8),
      I2 => \channels[21].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_152_n_0\,
      O => \Waveform[10]_INST_0_i_156_n_0\
    );
\Waveform[10]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_4\,
      I1 => \Waveform[10]_INST_0_i_14_n_4\,
      I2 => \Waveform[10]_INST_0_i_13_n_4\,
      O => \Waveform[10]_INST_0_i_16_n_0\
    );
\Waveform[10]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_5\,
      I1 => \Waveform[14]_INST_0_i_50_n_5\,
      I2 => \Waveform[14]_INST_0_i_51_n_5\,
      O => \Waveform[10]_INST_0_i_17_n_0\
    );
\Waveform[10]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_6\,
      I1 => \Waveform[14]_INST_0_i_50_n_6\,
      I2 => \Waveform[14]_INST_0_i_51_n_6\,
      O => \Waveform[10]_INST_0_i_18_n_0\
    );
\Waveform[10]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_7\,
      I1 => \Waveform[14]_INST_0_i_50_n_7\,
      I2 => \Waveform[14]_INST_0_i_51_n_7\,
      O => \Waveform[10]_INST_0_i_19_n_0\
    );
\Waveform[10]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_193_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_193_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_193_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_193_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_261_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_262_n_0\,
      O(3) => \Waveform[10]_INST_0_i_193_n_4\,
      O(2) => \Waveform[10]_INST_0_i_193_n_5\,
      O(1) => \Waveform[10]_INST_0_i_193_n_6\,
      O(0) => \Waveform[10]_INST_0_i_193_n_7\,
      S(3) => \Waveform[10]_INST_0_i_263_n_0\,
      S(2) => \Waveform[10]_INST_0_i_264_n_0\,
      S(1) => \Waveform[10]_INST_0_i_265_n_0\,
      S(0) => \Waveform[10]_INST_0_i_266_n_0\
    );
\Waveform[10]_INST_0_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_194_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_194_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_194_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_194_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_194_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_267_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_268_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_269_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_270_n_0\,
      O(3) => \Waveform[10]_INST_0_i_194_n_4\,
      O(2) => \Waveform[10]_INST_0_i_194_n_5\,
      O(1) => \Waveform[10]_INST_0_i_194_n_6\,
      O(0) => \Waveform[10]_INST_0_i_194_n_7\,
      S(3) => \Waveform[10]_INST_0_i_271_n_0\,
      S(2) => \Waveform[10]_INST_0_i_272_n_0\,
      S(1) => \Waveform[10]_INST_0_i_273_n_0\,
      S(0) => \Waveform[10]_INST_0_i_274_n_0\
    );
\Waveform[10]_INST_0_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_195_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_195_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_195_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_195_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_195_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_275_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_276_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_277_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_278_n_0\,
      O(3) => \Waveform[10]_INST_0_i_195_n_4\,
      O(2) => \Waveform[10]_INST_0_i_195_n_5\,
      O(1) => \Waveform[10]_INST_0_i_195_n_6\,
      O(0) => \Waveform[10]_INST_0_i_195_n_7\,
      S(3) => \Waveform[10]_INST_0_i_279_n_0\,
      S(2) => \Waveform[10]_INST_0_i_280_n_0\,
      S(1) => \Waveform[10]_INST_0_i_281_n_0\,
      S(0) => \Waveform[10]_INST_0_i_282_n_0\
    );
\Waveform[10]_INST_0_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_199_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_199_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_199_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_199_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_199_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_283_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_284_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_285_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_286_n_0\,
      O(3) => \Waveform[10]_INST_0_i_199_n_4\,
      O(2) => \Waveform[10]_INST_0_i_199_n_5\,
      O(1) => \Waveform[10]_INST_0_i_199_n_6\,
      O(0) => \Waveform[10]_INST_0_i_199_n_7\,
      S(3) => \Waveform[10]_INST_0_i_287_n_0\,
      S(2) => \Waveform[10]_INST_0_i_288_n_0\,
      S(1) => \Waveform[10]_INST_0_i_289_n_0\,
      S(0) => \Waveform[10]_INST_0_i_290_n_0\
    );
\Waveform[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_6\,
      I1 => \Waveform[10]_INST_0_i_10_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_7\,
      I3 => \Waveform[14]_INST_0_i_13_n_7\,
      I4 => \Waveform[14]_INST_0_i_14_n_7\,
      O => \Waveform[10]_INST_0_i_2_n_0\
    );
\Waveform[10]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_4\,
      I1 => \Waveform[10]_INST_0_i_50_n_4\,
      I2 => \Waveform[10]_INST_0_i_51_n_4\,
      O => \Waveform[10]_INST_0_i_20_n_0\
    );
\Waveform[10]_INST_0_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_200_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_200_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_200_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_200_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_200_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_291_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_292_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_293_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_294_n_0\,
      O(3) => \Waveform[10]_INST_0_i_200_n_4\,
      O(2) => \Waveform[10]_INST_0_i_200_n_5\,
      O(1) => \Waveform[10]_INST_0_i_200_n_6\,
      O(0) => \Waveform[10]_INST_0_i_200_n_7\,
      S(3) => \Waveform[10]_INST_0_i_295_n_0\,
      S(2) => \Waveform[10]_INST_0_i_296_n_0\,
      S(1) => \Waveform[10]_INST_0_i_297_n_0\,
      S(0) => \Waveform[10]_INST_0_i_298_n_0\
    );
\Waveform[10]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_4\,
      I1 => \Waveform[14]_INST_0_i_50_n_4\,
      I2 => \Waveform[14]_INST_0_i_51_n_4\,
      I3 => \Waveform[10]_INST_0_i_17_n_0\,
      O => \Waveform[10]_INST_0_i_21_n_0\
    );
\Waveform[10]_INST_0_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_214_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_214_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_214_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_214_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_214_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_299_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_300_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_301_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_302_n_0\,
      O(3) => \Waveform[10]_INST_0_i_214_n_4\,
      O(2) => \Waveform[10]_INST_0_i_214_n_5\,
      O(1) => \Waveform[10]_INST_0_i_214_n_6\,
      O(0) => \Waveform[10]_INST_0_i_214_n_7\,
      S(3) => \Waveform[10]_INST_0_i_303_n_0\,
      S(2) => \Waveform[10]_INST_0_i_304_n_0\,
      S(1) => \Waveform[10]_INST_0_i_305_n_0\,
      S(0) => \Waveform[10]_INST_0_i_306_n_0\
    );
\Waveform[10]_INST_0_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_215_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_215_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_215_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_215_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_307_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_308_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_309_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_310_n_0\,
      O(3) => \Waveform[10]_INST_0_i_215_n_4\,
      O(2) => \Waveform[10]_INST_0_i_215_n_5\,
      O(1) => \Waveform[10]_INST_0_i_215_n_6\,
      O(0) => \Waveform[10]_INST_0_i_215_n_7\,
      S(3) => \Waveform[10]_INST_0_i_311_n_0\,
      S(2) => \Waveform[10]_INST_0_i_312_n_0\,
      S(1) => \Waveform[10]_INST_0_i_313_n_0\,
      S(0) => \Waveform[10]_INST_0_i_314_n_0\
    );
\Waveform[10]_INST_0_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_216_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_216_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_216_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_216_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_315_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_316_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_317_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_318_n_0\,
      O(3) => \Waveform[10]_INST_0_i_216_n_4\,
      O(2) => \Waveform[10]_INST_0_i_216_n_5\,
      O(1) => \Waveform[10]_INST_0_i_216_n_6\,
      O(0) => \Waveform[10]_INST_0_i_216_n_7\,
      S(3) => \Waveform[10]_INST_0_i_319_n_0\,
      S(2) => \Waveform[10]_INST_0_i_320_n_0\,
      S(1) => \Waveform[10]_INST_0_i_321_n_0\,
      S(0) => \Waveform[10]_INST_0_i_322_n_0\
    );
\Waveform[10]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_217_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_217_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_217_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_217_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_323_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_324_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_325_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_326_n_0\,
      O(3) => \Waveform[10]_INST_0_i_217_n_4\,
      O(2) => \Waveform[10]_INST_0_i_217_n_5\,
      O(1) => \Waveform[10]_INST_0_i_217_n_6\,
      O(0) => \Waveform[10]_INST_0_i_217_n_7\,
      S(3) => \Waveform[10]_INST_0_i_327_n_0\,
      S(2) => \Waveform[10]_INST_0_i_328_n_0\,
      S(1) => \Waveform[10]_INST_0_i_329_n_0\,
      S(0) => \Waveform[10]_INST_0_i_330_n_0\
    );
\Waveform[10]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_218_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_218_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_218_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_218_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_331_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_332_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_333_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_334_n_0\,
      O(3) => \Waveform[10]_INST_0_i_218_n_4\,
      O(2) => \Waveform[10]_INST_0_i_218_n_5\,
      O(1) => \Waveform[10]_INST_0_i_218_n_6\,
      O(0) => \Waveform[10]_INST_0_i_218_n_7\,
      S(3) => \Waveform[10]_INST_0_i_335_n_0\,
      S(2) => \Waveform[10]_INST_0_i_336_n_0\,
      S(1) => \Waveform[10]_INST_0_i_337_n_0\,
      S(0) => \Waveform[10]_INST_0_i_338_n_0\
    );
\Waveform[10]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_219_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_219_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_219_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_219_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_339_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_340_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_341_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_342_n_0\,
      O(3) => \Waveform[10]_INST_0_i_219_n_4\,
      O(2) => \Waveform[10]_INST_0_i_219_n_5\,
      O(1) => \Waveform[10]_INST_0_i_219_n_6\,
      O(0) => \Waveform[10]_INST_0_i_219_n_7\,
      S(3) => \Waveform[10]_INST_0_i_343_n_0\,
      S(2) => \Waveform[10]_INST_0_i_344_n_0\,
      S(1) => \Waveform[10]_INST_0_i_345_n_0\,
      S(0) => \Waveform[10]_INST_0_i_346_n_0\
    );
\Waveform[10]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_5\,
      I1 => \Waveform[14]_INST_0_i_50_n_5\,
      I2 => \Waveform[14]_INST_0_i_51_n_5\,
      I3 => \Waveform[10]_INST_0_i_18_n_0\,
      O => \Waveform[10]_INST_0_i_22_n_0\
    );
\Waveform[10]_INST_0_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_220_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_220_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_220_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_220_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_220_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_347_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_348_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_349_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_350_n_0\,
      O(3) => \Waveform[10]_INST_0_i_220_n_4\,
      O(2) => \Waveform[10]_INST_0_i_220_n_5\,
      O(1) => \Waveform[10]_INST_0_i_220_n_6\,
      O(0) => \Waveform[10]_INST_0_i_220_n_7\,
      S(3) => \Waveform[10]_INST_0_i_351_n_0\,
      S(2) => \Waveform[10]_INST_0_i_352_n_0\,
      S(1) => \Waveform[10]_INST_0_i_353_n_0\,
      S(0) => \Waveform[10]_INST_0_i_354_n_0\
    );
\Waveform[10]_INST_0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_221_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_221_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_221_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_221_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_355_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_356_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_357_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_358_n_0\,
      O(3) => \Waveform[10]_INST_0_i_221_n_4\,
      O(2) => \Waveform[10]_INST_0_i_221_n_5\,
      O(1) => \Waveform[10]_INST_0_i_221_n_6\,
      O(0) => \Waveform[10]_INST_0_i_221_n_7\,
      S(3) => \Waveform[10]_INST_0_i_359_n_0\,
      S(2) => \Waveform[10]_INST_0_i_360_n_0\,
      S(1) => \Waveform[10]_INST_0_i_361_n_0\,
      S(0) => \Waveform[10]_INST_0_i_362_n_0\
    );
\Waveform[10]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_222_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_222_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_222_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_222_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_363_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_364_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_365_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_366_n_0\,
      O(3) => \Waveform[10]_INST_0_i_222_n_4\,
      O(2) => \Waveform[10]_INST_0_i_222_n_5\,
      O(1) => \Waveform[10]_INST_0_i_222_n_6\,
      O(0) => \Waveform[10]_INST_0_i_222_n_7\,
      S(3) => \Waveform[10]_INST_0_i_367_n_0\,
      S(2) => \Waveform[10]_INST_0_i_368_n_0\,
      S(1) => \Waveform[10]_INST_0_i_369_n_0\,
      S(0) => \Waveform[10]_INST_0_i_370_n_0\
    );
\Waveform[10]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_6\,
      I1 => \Waveform[14]_INST_0_i_50_n_6\,
      I2 => \Waveform[14]_INST_0_i_51_n_6\,
      I3 => \Waveform[10]_INST_0_i_19_n_0\,
      O => \Waveform[10]_INST_0_i_23_n_0\
    );
\Waveform[10]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_7\,
      I1 => \Waveform[14]_INST_0_i_50_n_7\,
      I2 => \Waveform[14]_INST_0_i_51_n_7\,
      I3 => \Waveform[10]_INST_0_i_20_n_0\,
      O => \Waveform[10]_INST_0_i_24_n_0\
    );
\Waveform[10]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_5\,
      I1 => \Waveform[14]_INST_0_i_53_n_5\,
      I2 => \Waveform[14]_INST_0_i_54_n_5\,
      O => \Waveform[10]_INST_0_i_25_n_0\
    );
\Waveform[10]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(6),
      I1 => \channels[50].waveform\(6),
      I2 => \channels[51].waveform\(6),
      O => \Waveform[10]_INST_0_i_259_n_0\
    );
\Waveform[10]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_6\,
      I1 => \Waveform[14]_INST_0_i_53_n_6\,
      I2 => \Waveform[14]_INST_0_i_54_n_6\,
      O => \Waveform[10]_INST_0_i_26_n_0\
    );
\Waveform[10]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(5),
      I1 => \channels[50].waveform\(5),
      I2 => \channels[51].waveform\(5),
      O => \Waveform[10]_INST_0_i_260_n_0\
    );
\Waveform[10]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(4),
      I1 => \channels[50].waveform\(4),
      I2 => \channels[51].waveform\(4),
      O => \Waveform[10]_INST_0_i_261_n_0\
    );
\Waveform[10]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(3),
      I1 => \channels[50].waveform\(3),
      I2 => \channels[51].waveform\(3),
      O => \Waveform[10]_INST_0_i_262_n_0\
    );
\Waveform[10]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(7),
      I1 => \channels[50].waveform\(7),
      I2 => \channels[51].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_259_n_0\,
      O => \Waveform[10]_INST_0_i_263_n_0\
    );
\Waveform[10]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(6),
      I1 => \channels[50].waveform\(6),
      I2 => \channels[51].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_260_n_0\,
      O => \Waveform[10]_INST_0_i_264_n_0\
    );
\Waveform[10]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(5),
      I1 => \channels[50].waveform\(5),
      I2 => \channels[51].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_261_n_0\,
      O => \Waveform[10]_INST_0_i_265_n_0\
    );
\Waveform[10]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(4),
      I1 => \channels[50].waveform\(4),
      I2 => \channels[51].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_262_n_0\,
      O => \Waveform[10]_INST_0_i_266_n_0\
    );
\Waveform[10]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(6),
      I1 => \channels[53].waveform\(6),
      I2 => \channels[54].waveform\(6),
      O => \Waveform[10]_INST_0_i_267_n_0\
    );
\Waveform[10]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(5),
      I1 => \channels[53].waveform\(5),
      I2 => \channels[54].waveform\(5),
      O => \Waveform[10]_INST_0_i_268_n_0\
    );
\Waveform[10]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(4),
      I1 => \channels[53].waveform\(4),
      I2 => \channels[54].waveform\(4),
      O => \Waveform[10]_INST_0_i_269_n_0\
    );
\Waveform[10]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_7\,
      I1 => \Waveform[14]_INST_0_i_53_n_7\,
      I2 => \Waveform[14]_INST_0_i_54_n_7\,
      O => \Waveform[10]_INST_0_i_27_n_0\
    );
\Waveform[10]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(3),
      I1 => \channels[53].waveform\(3),
      I2 => \channels[54].waveform\(3),
      O => \Waveform[10]_INST_0_i_270_n_0\
    );
\Waveform[10]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(7),
      I1 => \channels[53].waveform\(7),
      I2 => \channels[54].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_267_n_0\,
      O => \Waveform[10]_INST_0_i_271_n_0\
    );
\Waveform[10]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(6),
      I1 => \channels[53].waveform\(6),
      I2 => \channels[54].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_268_n_0\,
      O => \Waveform[10]_INST_0_i_272_n_0\
    );
\Waveform[10]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(5),
      I1 => \channels[53].waveform\(5),
      I2 => \channels[54].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_269_n_0\,
      O => \Waveform[10]_INST_0_i_273_n_0\
    );
\Waveform[10]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(4),
      I1 => \channels[53].waveform\(4),
      I2 => \channels[54].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_270_n_0\,
      O => \Waveform[10]_INST_0_i_274_n_0\
    );
\Waveform[10]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(6),
      I1 => \channels[56].waveform\(6),
      I2 => \channels[57].waveform\(6),
      O => \Waveform[10]_INST_0_i_275_n_0\
    );
\Waveform[10]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(5),
      I1 => \channels[56].waveform\(5),
      I2 => \channels[57].waveform\(5),
      O => \Waveform[10]_INST_0_i_276_n_0\
    );
\Waveform[10]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(4),
      I1 => \channels[56].waveform\(4),
      I2 => \channels[57].waveform\(4),
      O => \Waveform[10]_INST_0_i_277_n_0\
    );
\Waveform[10]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(3),
      I1 => \channels[56].waveform\(3),
      I2 => \channels[57].waveform\(3),
      O => \Waveform[10]_INST_0_i_278_n_0\
    );
\Waveform[10]_INST_0_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(7),
      I1 => \channels[56].waveform\(7),
      I2 => \channels[57].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_275_n_0\,
      O => \Waveform[10]_INST_0_i_279_n_0\
    );
\Waveform[10]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_4\,
      I1 => \Waveform[10]_INST_0_i_53_n_4\,
      I2 => \Waveform[10]_INST_0_i_54_n_4\,
      O => \Waveform[10]_INST_0_i_28_n_0\
    );
\Waveform[10]_INST_0_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(6),
      I1 => \channels[56].waveform\(6),
      I2 => \channels[57].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_276_n_0\,
      O => \Waveform[10]_INST_0_i_280_n_0\
    );
\Waveform[10]_INST_0_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(5),
      I1 => \channels[56].waveform\(5),
      I2 => \channels[57].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_277_n_0\,
      O => \Waveform[10]_INST_0_i_281_n_0\
    );
\Waveform[10]_INST_0_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(4),
      I1 => \channels[56].waveform\(4),
      I2 => \channels[57].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_278_n_0\,
      O => \Waveform[10]_INST_0_i_282_n_0\
    );
\Waveform[10]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(6),
      I1 => \channels[59].waveform\(6),
      I2 => \channels[60].waveform\(6),
      O => \Waveform[10]_INST_0_i_283_n_0\
    );
\Waveform[10]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(5),
      I1 => \channels[59].waveform\(5),
      I2 => \channels[60].waveform\(5),
      O => \Waveform[10]_INST_0_i_284_n_0\
    );
\Waveform[10]_INST_0_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(4),
      I1 => \channels[59].waveform\(4),
      I2 => \channels[60].waveform\(4),
      O => \Waveform[10]_INST_0_i_285_n_0\
    );
\Waveform[10]_INST_0_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(3),
      I1 => \channels[59].waveform\(3),
      I2 => \channels[60].waveform\(3),
      O => \Waveform[10]_INST_0_i_286_n_0\
    );
\Waveform[10]_INST_0_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(7),
      I1 => \channels[59].waveform\(7),
      I2 => \channels[60].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_283_n_0\,
      O => \Waveform[10]_INST_0_i_287_n_0\
    );
\Waveform[10]_INST_0_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(6),
      I1 => \channels[59].waveform\(6),
      I2 => \channels[60].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_284_n_0\,
      O => \Waveform[10]_INST_0_i_288_n_0\
    );
\Waveform[10]_INST_0_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(5),
      I1 => \channels[59].waveform\(5),
      I2 => \channels[60].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_285_n_0\,
      O => \Waveform[10]_INST_0_i_289_n_0\
    );
\Waveform[10]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_4\,
      I1 => \Waveform[14]_INST_0_i_53_n_4\,
      I2 => \Waveform[14]_INST_0_i_54_n_4\,
      I3 => \Waveform[10]_INST_0_i_25_n_0\,
      O => \Waveform[10]_INST_0_i_29_n_0\
    );
\Waveform[10]_INST_0_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(4),
      I1 => \channels[59].waveform\(4),
      I2 => \channels[60].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_286_n_0\,
      O => \Waveform[10]_INST_0_i_290_n_0\
    );
\Waveform[10]_INST_0_i_291\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(6),
      I1 => \channels[62].waveform\(6),
      I2 => \channels[63].waveform\(6),
      O => \Waveform[10]_INST_0_i_291_n_0\
    );
\Waveform[10]_INST_0_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(5),
      I1 => \channels[62].waveform\(5),
      I2 => \channels[63].waveform\(5),
      O => \Waveform[10]_INST_0_i_292_n_0\
    );
\Waveform[10]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(4),
      I1 => \channels[62].waveform\(4),
      I2 => \channels[63].waveform\(4),
      O => \Waveform[10]_INST_0_i_293_n_0\
    );
\Waveform[10]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(3),
      I1 => \channels[62].waveform\(3),
      I2 => \channels[63].waveform\(3),
      O => \Waveform[10]_INST_0_i_294_n_0\
    );
\Waveform[10]_INST_0_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(7),
      I1 => \channels[62].waveform\(7),
      I2 => \channels[63].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_291_n_0\,
      O => \Waveform[10]_INST_0_i_295_n_0\
    );
\Waveform[10]_INST_0_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(6),
      I1 => \channels[62].waveform\(6),
      I2 => \channels[63].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_292_n_0\,
      O => \Waveform[10]_INST_0_i_296_n_0\
    );
\Waveform[10]_INST_0_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(5),
      I1 => \channels[62].waveform\(5),
      I2 => \channels[63].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_293_n_0\,
      O => \Waveform[10]_INST_0_i_297_n_0\
    );
\Waveform[10]_INST_0_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(4),
      I1 => \channels[62].waveform\(4),
      I2 => \channels[63].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_294_n_0\,
      O => \Waveform[10]_INST_0_i_298_n_0\
    );
\Waveform[10]_INST_0_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(6),
      I1 => \channels[23].waveform\(6),
      I2 => \channels[24].waveform\(6),
      O => \Waveform[10]_INST_0_i_299_n_0\
    );
\Waveform[10]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_7\,
      I1 => \Waveform[10]_INST_0_i_11_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_4\,
      I3 => \Waveform[10]_INST_0_i_13_n_4\,
      I4 => \Waveform[10]_INST_0_i_14_n_4\,
      O => \Waveform[10]_INST_0_i_3_n_0\
    );
\Waveform[10]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_5\,
      I1 => \Waveform[14]_INST_0_i_53_n_5\,
      I2 => \Waveform[14]_INST_0_i_54_n_5\,
      I3 => \Waveform[10]_INST_0_i_26_n_0\,
      O => \Waveform[10]_INST_0_i_30_n_0\
    );
\Waveform[10]_INST_0_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(5),
      I1 => \channels[23].waveform\(5),
      I2 => \channels[24].waveform\(5),
      O => \Waveform[10]_INST_0_i_300_n_0\
    );
\Waveform[10]_INST_0_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(4),
      I1 => \channels[23].waveform\(4),
      I2 => \channels[24].waveform\(4),
      O => \Waveform[10]_INST_0_i_301_n_0\
    );
\Waveform[10]_INST_0_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(3),
      I1 => \channels[23].waveform\(3),
      I2 => \channels[24].waveform\(3),
      O => \Waveform[10]_INST_0_i_302_n_0\
    );
\Waveform[10]_INST_0_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(7),
      I1 => \channels[23].waveform\(7),
      I2 => \channels[24].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_299_n_0\,
      O => \Waveform[10]_INST_0_i_303_n_0\
    );
\Waveform[10]_INST_0_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(6),
      I1 => \channels[23].waveform\(6),
      I2 => \channels[24].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_300_n_0\,
      O => \Waveform[10]_INST_0_i_304_n_0\
    );
\Waveform[10]_INST_0_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(5),
      I1 => \channels[23].waveform\(5),
      I2 => \channels[24].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_301_n_0\,
      O => \Waveform[10]_INST_0_i_305_n_0\
    );
\Waveform[10]_INST_0_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(4),
      I1 => \channels[23].waveform\(4),
      I2 => \channels[24].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_302_n_0\,
      O => \Waveform[10]_INST_0_i_306_n_0\
    );
\Waveform[10]_INST_0_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(6),
      I1 => \channels[26].waveform\(6),
      I2 => \channels[27].waveform\(6),
      O => \Waveform[10]_INST_0_i_307_n_0\
    );
\Waveform[10]_INST_0_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(5),
      I1 => \channels[26].waveform\(5),
      I2 => \channels[27].waveform\(5),
      O => \Waveform[10]_INST_0_i_308_n_0\
    );
\Waveform[10]_INST_0_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(4),
      I1 => \channels[26].waveform\(4),
      I2 => \channels[27].waveform\(4),
      O => \Waveform[10]_INST_0_i_309_n_0\
    );
\Waveform[10]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_6\,
      I1 => \Waveform[14]_INST_0_i_53_n_6\,
      I2 => \Waveform[14]_INST_0_i_54_n_6\,
      I3 => \Waveform[10]_INST_0_i_27_n_0\,
      O => \Waveform[10]_INST_0_i_31_n_0\
    );
\Waveform[10]_INST_0_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(3),
      I1 => \channels[26].waveform\(3),
      I2 => \channels[27].waveform\(3),
      O => \Waveform[10]_INST_0_i_310_n_0\
    );
\Waveform[10]_INST_0_i_311\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(7),
      I1 => \channels[26].waveform\(7),
      I2 => \channels[27].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_307_n_0\,
      O => \Waveform[10]_INST_0_i_311_n_0\
    );
\Waveform[10]_INST_0_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(6),
      I1 => \channels[26].waveform\(6),
      I2 => \channels[27].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_308_n_0\,
      O => \Waveform[10]_INST_0_i_312_n_0\
    );
\Waveform[10]_INST_0_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(5),
      I1 => \channels[26].waveform\(5),
      I2 => \channels[27].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_309_n_0\,
      O => \Waveform[10]_INST_0_i_313_n_0\
    );
\Waveform[10]_INST_0_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(4),
      I1 => \channels[26].waveform\(4),
      I2 => \channels[27].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_310_n_0\,
      O => \Waveform[10]_INST_0_i_314_n_0\
    );
\Waveform[10]_INST_0_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(6),
      I1 => \channels[29].waveform\(6),
      I2 => \channels[30].waveform\(6),
      O => \Waveform[10]_INST_0_i_315_n_0\
    );
\Waveform[10]_INST_0_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(5),
      I1 => \channels[29].waveform\(5),
      I2 => \channels[30].waveform\(5),
      O => \Waveform[10]_INST_0_i_316_n_0\
    );
\Waveform[10]_INST_0_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(4),
      I1 => \channels[29].waveform\(4),
      I2 => \channels[30].waveform\(4),
      O => \Waveform[10]_INST_0_i_317_n_0\
    );
\Waveform[10]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(3),
      I1 => \channels[29].waveform\(3),
      I2 => \channels[30].waveform\(3),
      O => \Waveform[10]_INST_0_i_318_n_0\
    );
\Waveform[10]_INST_0_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(7),
      I1 => \channels[29].waveform\(7),
      I2 => \channels[30].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_315_n_0\,
      O => \Waveform[10]_INST_0_i_319_n_0\
    );
\Waveform[10]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_7\,
      I1 => \Waveform[14]_INST_0_i_53_n_7\,
      I2 => \Waveform[14]_INST_0_i_54_n_7\,
      I3 => \Waveform[10]_INST_0_i_28_n_0\,
      O => \Waveform[10]_INST_0_i_32_n_0\
    );
\Waveform[10]_INST_0_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(6),
      I1 => \channels[29].waveform\(6),
      I2 => \channels[30].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_316_n_0\,
      O => \Waveform[10]_INST_0_i_320_n_0\
    );
\Waveform[10]_INST_0_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(5),
      I1 => \channels[29].waveform\(5),
      I2 => \channels[30].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_317_n_0\,
      O => \Waveform[10]_INST_0_i_321_n_0\
    );
\Waveform[10]_INST_0_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(4),
      I1 => \channels[29].waveform\(4),
      I2 => \channels[30].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_318_n_0\,
      O => \Waveform[10]_INST_0_i_322_n_0\
    );
\Waveform[10]_INST_0_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(6),
      I1 => \channels[32].waveform\(6),
      I2 => \channels[33].waveform\(6),
      O => \Waveform[10]_INST_0_i_323_n_0\
    );
\Waveform[10]_INST_0_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(5),
      I1 => \channels[32].waveform\(5),
      I2 => \channels[33].waveform\(5),
      O => \Waveform[10]_INST_0_i_324_n_0\
    );
\Waveform[10]_INST_0_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(4),
      I1 => \channels[32].waveform\(4),
      I2 => \channels[33].waveform\(4),
      O => \Waveform[10]_INST_0_i_325_n_0\
    );
\Waveform[10]_INST_0_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(3),
      I1 => \channels[32].waveform\(3),
      I2 => \channels[33].waveform\(3),
      O => \Waveform[10]_INST_0_i_326_n_0\
    );
\Waveform[10]_INST_0_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(7),
      I1 => \channels[32].waveform\(7),
      I2 => \channels[33].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_323_n_0\,
      O => \Waveform[10]_INST_0_i_327_n_0\
    );
\Waveform[10]_INST_0_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(6),
      I1 => \channels[32].waveform\(6),
      I2 => \channels[33].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_324_n_0\,
      O => \Waveform[10]_INST_0_i_328_n_0\
    );
\Waveform[10]_INST_0_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(5),
      I1 => \channels[32].waveform\(5),
      I2 => \channels[33].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_325_n_0\,
      O => \Waveform[10]_INST_0_i_329_n_0\
    );
\Waveform[10]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_5\,
      I1 => \Waveform[14]_INST_0_i_56_n_5\,
      I2 => \Waveform[14]_INST_0_i_57_n_5\,
      O => \Waveform[10]_INST_0_i_33_n_0\
    );
\Waveform[10]_INST_0_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(4),
      I1 => \channels[32].waveform\(4),
      I2 => \channels[33].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_326_n_0\,
      O => \Waveform[10]_INST_0_i_330_n_0\
    );
\Waveform[10]_INST_0_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(6),
      I1 => \channels[35].waveform\(6),
      I2 => \channels[36].waveform\(6),
      O => \Waveform[10]_INST_0_i_331_n_0\
    );
\Waveform[10]_INST_0_i_332\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(5),
      I1 => \channels[35].waveform\(5),
      I2 => \channels[36].waveform\(5),
      O => \Waveform[10]_INST_0_i_332_n_0\
    );
\Waveform[10]_INST_0_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(4),
      I1 => \channels[35].waveform\(4),
      I2 => \channels[36].waveform\(4),
      O => \Waveform[10]_INST_0_i_333_n_0\
    );
\Waveform[10]_INST_0_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(3),
      I1 => \channels[35].waveform\(3),
      I2 => \channels[36].waveform\(3),
      O => \Waveform[10]_INST_0_i_334_n_0\
    );
\Waveform[10]_INST_0_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(7),
      I1 => \channels[35].waveform\(7),
      I2 => \channels[36].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_331_n_0\,
      O => \Waveform[10]_INST_0_i_335_n_0\
    );
\Waveform[10]_INST_0_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(6),
      I1 => \channels[35].waveform\(6),
      I2 => \channels[36].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_332_n_0\,
      O => \Waveform[10]_INST_0_i_336_n_0\
    );
\Waveform[10]_INST_0_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(5),
      I1 => \channels[35].waveform\(5),
      I2 => \channels[36].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_333_n_0\,
      O => \Waveform[10]_INST_0_i_337_n_0\
    );
\Waveform[10]_INST_0_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(4),
      I1 => \channels[35].waveform\(4),
      I2 => \channels[36].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_334_n_0\,
      O => \Waveform[10]_INST_0_i_338_n_0\
    );
\Waveform[10]_INST_0_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(6),
      I1 => \channels[38].waveform\(6),
      I2 => \channels[39].waveform\(6),
      O => \Waveform[10]_INST_0_i_339_n_0\
    );
\Waveform[10]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_6\,
      I1 => \Waveform[14]_INST_0_i_56_n_6\,
      I2 => \Waveform[14]_INST_0_i_57_n_6\,
      O => \Waveform[10]_INST_0_i_34_n_0\
    );
\Waveform[10]_INST_0_i_340\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(5),
      I1 => \channels[38].waveform\(5),
      I2 => \channels[39].waveform\(5),
      O => \Waveform[10]_INST_0_i_340_n_0\
    );
\Waveform[10]_INST_0_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(4),
      I1 => \channels[38].waveform\(4),
      I2 => \channels[39].waveform\(4),
      O => \Waveform[10]_INST_0_i_341_n_0\
    );
\Waveform[10]_INST_0_i_342\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(3),
      I1 => \channels[38].waveform\(3),
      I2 => \channels[39].waveform\(3),
      O => \Waveform[10]_INST_0_i_342_n_0\
    );
\Waveform[10]_INST_0_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(7),
      I1 => \channels[38].waveform\(7),
      I2 => \channels[39].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_339_n_0\,
      O => \Waveform[10]_INST_0_i_343_n_0\
    );
\Waveform[10]_INST_0_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(6),
      I1 => \channels[38].waveform\(6),
      I2 => \channels[39].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_340_n_0\,
      O => \Waveform[10]_INST_0_i_344_n_0\
    );
\Waveform[10]_INST_0_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(5),
      I1 => \channels[38].waveform\(5),
      I2 => \channels[39].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_341_n_0\,
      O => \Waveform[10]_INST_0_i_345_n_0\
    );
\Waveform[10]_INST_0_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(4),
      I1 => \channels[38].waveform\(4),
      I2 => \channels[39].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_342_n_0\,
      O => \Waveform[10]_INST_0_i_346_n_0\
    );
\Waveform[10]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(6),
      I1 => \channels[41].waveform\(6),
      I2 => \channels[42].waveform\(6),
      O => \Waveform[10]_INST_0_i_347_n_0\
    );
\Waveform[10]_INST_0_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(5),
      I1 => \channels[41].waveform\(5),
      I2 => \channels[42].waveform\(5),
      O => \Waveform[10]_INST_0_i_348_n_0\
    );
\Waveform[10]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(4),
      I1 => \channels[41].waveform\(4),
      I2 => \channels[42].waveform\(4),
      O => \Waveform[10]_INST_0_i_349_n_0\
    );
\Waveform[10]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_7\,
      I1 => \Waveform[14]_INST_0_i_56_n_7\,
      I2 => \Waveform[14]_INST_0_i_57_n_7\,
      O => \Waveform[10]_INST_0_i_35_n_0\
    );
\Waveform[10]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(3),
      I1 => \channels[41].waveform\(3),
      I2 => \channels[42].waveform\(3),
      O => \Waveform[10]_INST_0_i_350_n_0\
    );
\Waveform[10]_INST_0_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(7),
      I1 => \channels[41].waveform\(7),
      I2 => \channels[42].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_347_n_0\,
      O => \Waveform[10]_INST_0_i_351_n_0\
    );
\Waveform[10]_INST_0_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(6),
      I1 => \channels[41].waveform\(6),
      I2 => \channels[42].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_348_n_0\,
      O => \Waveform[10]_INST_0_i_352_n_0\
    );
\Waveform[10]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(5),
      I1 => \channels[41].waveform\(5),
      I2 => \channels[42].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_349_n_0\,
      O => \Waveform[10]_INST_0_i_353_n_0\
    );
\Waveform[10]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(4),
      I1 => \channels[41].waveform\(4),
      I2 => \channels[42].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_350_n_0\,
      O => \Waveform[10]_INST_0_i_354_n_0\
    );
\Waveform[10]_INST_0_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(6),
      I1 => \channels[44].waveform\(6),
      I2 => \channels[45].waveform\(6),
      O => \Waveform[10]_INST_0_i_355_n_0\
    );
\Waveform[10]_INST_0_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(5),
      I1 => \channels[44].waveform\(5),
      I2 => \channels[45].waveform\(5),
      O => \Waveform[10]_INST_0_i_356_n_0\
    );
\Waveform[10]_INST_0_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(4),
      I1 => \channels[44].waveform\(4),
      I2 => \channels[45].waveform\(4),
      O => \Waveform[10]_INST_0_i_357_n_0\
    );
\Waveform[10]_INST_0_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(3),
      I1 => \channels[44].waveform\(3),
      I2 => \channels[45].waveform\(3),
      O => \Waveform[10]_INST_0_i_358_n_0\
    );
\Waveform[10]_INST_0_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(7),
      I1 => \channels[44].waveform\(7),
      I2 => \channels[45].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_355_n_0\,
      O => \Waveform[10]_INST_0_i_359_n_0\
    );
\Waveform[10]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_4\,
      I1 => \Waveform[10]_INST_0_i_56_n_4\,
      I2 => \Waveform[10]_INST_0_i_57_n_4\,
      O => \Waveform[10]_INST_0_i_36_n_0\
    );
\Waveform[10]_INST_0_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(6),
      I1 => \channels[44].waveform\(6),
      I2 => \channels[45].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_356_n_0\,
      O => \Waveform[10]_INST_0_i_360_n_0\
    );
\Waveform[10]_INST_0_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(5),
      I1 => \channels[44].waveform\(5),
      I2 => \channels[45].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_357_n_0\,
      O => \Waveform[10]_INST_0_i_361_n_0\
    );
\Waveform[10]_INST_0_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(4),
      I1 => \channels[44].waveform\(4),
      I2 => \channels[45].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_358_n_0\,
      O => \Waveform[10]_INST_0_i_362_n_0\
    );
\Waveform[10]_INST_0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(6),
      I1 => \channels[47].waveform\(6),
      I2 => \channels[48].waveform\(6),
      O => \Waveform[10]_INST_0_i_363_n_0\
    );
\Waveform[10]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(5),
      I1 => \channels[47].waveform\(5),
      I2 => \channels[48].waveform\(5),
      O => \Waveform[10]_INST_0_i_364_n_0\
    );
\Waveform[10]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(4),
      I1 => \channels[47].waveform\(4),
      I2 => \channels[48].waveform\(4),
      O => \Waveform[10]_INST_0_i_365_n_0\
    );
\Waveform[10]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(3),
      I1 => \channels[47].waveform\(3),
      I2 => \channels[48].waveform\(3),
      O => \Waveform[10]_INST_0_i_366_n_0\
    );
\Waveform[10]_INST_0_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(7),
      I1 => \channels[47].waveform\(7),
      I2 => \channels[48].waveform\(7),
      I3 => \Waveform[10]_INST_0_i_363_n_0\,
      O => \Waveform[10]_INST_0_i_367_n_0\
    );
\Waveform[10]_INST_0_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(6),
      I1 => \channels[47].waveform\(6),
      I2 => \channels[48].waveform\(6),
      I3 => \Waveform[10]_INST_0_i_364_n_0\,
      O => \Waveform[10]_INST_0_i_368_n_0\
    );
\Waveform[10]_INST_0_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(5),
      I1 => \channels[47].waveform\(5),
      I2 => \channels[48].waveform\(5),
      I3 => \Waveform[10]_INST_0_i_365_n_0\,
      O => \Waveform[10]_INST_0_i_369_n_0\
    );
\Waveform[10]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_4\,
      I1 => \Waveform[14]_INST_0_i_56_n_4\,
      I2 => \Waveform[14]_INST_0_i_57_n_4\,
      I3 => \Waveform[10]_INST_0_i_33_n_0\,
      O => \Waveform[10]_INST_0_i_37_n_0\
    );
\Waveform[10]_INST_0_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(4),
      I1 => \channels[47].waveform\(4),
      I2 => \channels[48].waveform\(4),
      I3 => \Waveform[10]_INST_0_i_366_n_0\,
      O => \Waveform[10]_INST_0_i_370_n_0\
    );
\Waveform[10]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_5\,
      I1 => \Waveform[14]_INST_0_i_56_n_5\,
      I2 => \Waveform[14]_INST_0_i_57_n_5\,
      I3 => \Waveform[10]_INST_0_i_34_n_0\,
      O => \Waveform[10]_INST_0_i_38_n_0\
    );
\Waveform[10]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_6\,
      I1 => \Waveform[14]_INST_0_i_56_n_6\,
      I2 => \Waveform[14]_INST_0_i_57_n_6\,
      I3 => \Waveform[10]_INST_0_i_35_n_0\,
      O => \Waveform[10]_INST_0_i_39_n_0\
    );
\Waveform[10]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_4\,
      I1 => \Waveform[10]_INST_0_i_16_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_5\,
      I3 => \Waveform[10]_INST_0_i_13_n_5\,
      I4 => \Waveform[10]_INST_0_i_14_n_5\,
      O => \Waveform[10]_INST_0_i_4_n_0\
    );
\Waveform[10]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_7\,
      I1 => \Waveform[14]_INST_0_i_56_n_7\,
      I2 => \Waveform[14]_INST_0_i_57_n_7\,
      I3 => \Waveform[10]_INST_0_i_36_n_0\,
      O => \Waveform[10]_INST_0_i_40_n_0\
    );
\Waveform[10]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_5\,
      I1 => \Waveform[14]_INST_0_i_59_n_5\,
      I2 => \Waveform[14]_INST_0_i_60_n_5\,
      O => \Waveform[10]_INST_0_i_41_n_0\
    );
\Waveform[10]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_6\,
      I1 => \Waveform[14]_INST_0_i_59_n_6\,
      I2 => \Waveform[14]_INST_0_i_60_n_6\,
      O => \Waveform[10]_INST_0_i_42_n_0\
    );
\Waveform[10]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_7\,
      I1 => \Waveform[14]_INST_0_i_59_n_7\,
      I2 => \Waveform[14]_INST_0_i_60_n_7\,
      O => \Waveform[10]_INST_0_i_43_n_0\
    );
\Waveform[10]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_4\,
      I1 => \Waveform[10]_INST_0_i_59_n_4\,
      I2 => \Waveform[10]_INST_0_i_60_n_4\,
      O => \Waveform[10]_INST_0_i_44_n_0\
    );
\Waveform[10]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_4\,
      I1 => \Waveform[14]_INST_0_i_59_n_4\,
      I2 => \Waveform[14]_INST_0_i_60_n_4\,
      I3 => \Waveform[10]_INST_0_i_41_n_0\,
      O => \Waveform[10]_INST_0_i_45_n_0\
    );
\Waveform[10]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_5\,
      I1 => \Waveform[14]_INST_0_i_59_n_5\,
      I2 => \Waveform[14]_INST_0_i_60_n_5\,
      I3 => \Waveform[10]_INST_0_i_42_n_0\,
      O => \Waveform[10]_INST_0_i_46_n_0\
    );
\Waveform[10]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_6\,
      I1 => \Waveform[14]_INST_0_i_59_n_6\,
      I2 => \Waveform[14]_INST_0_i_60_n_6\,
      I3 => \Waveform[10]_INST_0_i_43_n_0\,
      O => \Waveform[10]_INST_0_i_47_n_0\
    );
\Waveform[10]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_7\,
      I1 => \Waveform[14]_INST_0_i_59_n_7\,
      I2 => \Waveform[14]_INST_0_i_60_n_7\,
      I3 => \Waveform[10]_INST_0_i_44_n_0\,
      O => \Waveform[10]_INST_0_i_48_n_0\
    );
\Waveform[10]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_64_n_0\,
      O(3) => \Waveform[10]_INST_0_i_49_n_4\,
      O(2) => \Waveform[10]_INST_0_i_49_n_5\,
      O(1) => \Waveform[10]_INST_0_i_49_n_6\,
      O(0) => \Waveform[10]_INST_0_i_49_n_7\,
      S(3) => \Waveform[10]_INST_0_i_65_n_0\,
      S(2) => \Waveform[10]_INST_0_i_66_n_0\,
      S(1) => \Waveform[10]_INST_0_i_67_n_0\,
      S(0) => \Waveform[10]_INST_0_i_68_n_0\
    );
\Waveform[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_1_n_0\,
      I1 => \Waveform[14]_INST_0_i_16_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_4\,
      I3 => \Waveform[14]_INST_0_i_14_n_5\,
      I4 => \Waveform[14]_INST_0_i_13_n_5\,
      I5 => \Waveform[14]_INST_0_i_12_n_5\,
      O => \Waveform[10]_INST_0_i_5_n_0\
    );
\Waveform[10]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_72_n_0\,
      O(3) => \Waveform[10]_INST_0_i_50_n_4\,
      O(2) => \Waveform[10]_INST_0_i_50_n_5\,
      O(1) => \Waveform[10]_INST_0_i_50_n_6\,
      O(0) => \Waveform[10]_INST_0_i_50_n_7\,
      S(3) => \Waveform[10]_INST_0_i_73_n_0\,
      S(2) => \Waveform[10]_INST_0_i_74_n_0\,
      S(1) => \Waveform[10]_INST_0_i_75_n_0\,
      S(0) => \Waveform[10]_INST_0_i_76_n_0\
    );
\Waveform[10]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_80_n_0\,
      O(3) => \Waveform[10]_INST_0_i_51_n_4\,
      O(2) => \Waveform[10]_INST_0_i_51_n_5\,
      O(1) => \Waveform[10]_INST_0_i_51_n_6\,
      O(0) => \Waveform[10]_INST_0_i_51_n_7\,
      S(3) => \Waveform[10]_INST_0_i_81_n_0\,
      S(2) => \Waveform[10]_INST_0_i_82_n_0\,
      S(1) => \Waveform[10]_INST_0_i_83_n_0\,
      S(0) => \Waveform[10]_INST_0_i_84_n_0\
    );
\Waveform[10]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_88_n_0\,
      O(3) => \Waveform[10]_INST_0_i_52_n_4\,
      O(2) => \Waveform[10]_INST_0_i_52_n_5\,
      O(1) => \Waveform[10]_INST_0_i_52_n_6\,
      O(0) => \Waveform[10]_INST_0_i_52_n_7\,
      S(3) => \Waveform[10]_INST_0_i_89_n_0\,
      S(2) => \Waveform[10]_INST_0_i_90_n_0\,
      S(1) => \Waveform[10]_INST_0_i_91_n_0\,
      S(0) => \Waveform[10]_INST_0_i_92_n_0\
    );
\Waveform[10]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_96_n_0\,
      O(3) => \Waveform[10]_INST_0_i_53_n_4\,
      O(2) => \Waveform[10]_INST_0_i_53_n_5\,
      O(1) => \Waveform[10]_INST_0_i_53_n_6\,
      O(0) => \Waveform[10]_INST_0_i_53_n_7\,
      S(3) => \Waveform[10]_INST_0_i_97_n_0\,
      S(2) => \Waveform[10]_INST_0_i_98_n_0\,
      S(1) => \Waveform[10]_INST_0_i_99_n_0\,
      S(0) => \Waveform[10]_INST_0_i_100_n_0\
    );
\Waveform[10]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_104_n_0\,
      O(3) => \Waveform[10]_INST_0_i_54_n_4\,
      O(2) => \Waveform[10]_INST_0_i_54_n_5\,
      O(1) => \Waveform[10]_INST_0_i_54_n_6\,
      O(0) => \Waveform[10]_INST_0_i_54_n_7\,
      S(3) => \Waveform[10]_INST_0_i_105_n_0\,
      S(2) => \Waveform[10]_INST_0_i_106_n_0\,
      S(1) => \Waveform[10]_INST_0_i_107_n_0\,
      S(0) => \Waveform[10]_INST_0_i_108_n_0\
    );
\Waveform[10]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_112_n_0\,
      O(3) => \Waveform[10]_INST_0_i_55_n_4\,
      O(2) => \Waveform[10]_INST_0_i_55_n_5\,
      O(1) => \Waveform[10]_INST_0_i_55_n_6\,
      O(0) => \Waveform[10]_INST_0_i_55_n_7\,
      S(3) => \Waveform[10]_INST_0_i_113_n_0\,
      S(2) => \Waveform[10]_INST_0_i_114_n_0\,
      S(1) => \Waveform[10]_INST_0_i_115_n_0\,
      S(0) => \Waveform[10]_INST_0_i_116_n_0\
    );
\Waveform[10]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_120_n_0\,
      O(3) => \Waveform[10]_INST_0_i_56_n_4\,
      O(2) => \Waveform[10]_INST_0_i_56_n_5\,
      O(1) => \Waveform[10]_INST_0_i_56_n_6\,
      O(0) => \Waveform[10]_INST_0_i_56_n_7\,
      S(3) => \Waveform[10]_INST_0_i_121_n_0\,
      S(2) => \Waveform[10]_INST_0_i_122_n_0\,
      S(1) => \Waveform[10]_INST_0_i_123_n_0\,
      S(0) => \Waveform[10]_INST_0_i_124_n_0\
    );
\Waveform[10]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_128_n_0\,
      O(3) => \Waveform[10]_INST_0_i_57_n_4\,
      O(2) => \Waveform[10]_INST_0_i_57_n_5\,
      O(1) => \Waveform[10]_INST_0_i_57_n_6\,
      O(0) => \Waveform[10]_INST_0_i_57_n_7\,
      S(3) => \Waveform[10]_INST_0_i_129_n_0\,
      S(2) => \Waveform[10]_INST_0_i_130_n_0\,
      S(1) => \Waveform[10]_INST_0_i_131_n_0\,
      S(0) => \Waveform[10]_INST_0_i_132_n_0\
    );
\Waveform[10]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_136_n_0\,
      O(3) => \Waveform[10]_INST_0_i_58_n_4\,
      O(2) => \Waveform[10]_INST_0_i_58_n_5\,
      O(1) => \Waveform[10]_INST_0_i_58_n_6\,
      O(0) => \Waveform[10]_INST_0_i_58_n_7\,
      S(3) => \Waveform[10]_INST_0_i_137_n_0\,
      S(2) => \Waveform[10]_INST_0_i_138_n_0\,
      S(1) => \Waveform[10]_INST_0_i_139_n_0\,
      S(0) => \Waveform[10]_INST_0_i_140_n_0\
    );
\Waveform[10]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_144_n_0\,
      O(3) => \Waveform[10]_INST_0_i_59_n_4\,
      O(2) => \Waveform[10]_INST_0_i_59_n_5\,
      O(1) => \Waveform[10]_INST_0_i_59_n_6\,
      O(0) => \Waveform[10]_INST_0_i_59_n_7\,
      S(3) => \Waveform[10]_INST_0_i_145_n_0\,
      S(2) => \Waveform[10]_INST_0_i_146_n_0\,
      S(1) => \Waveform[10]_INST_0_i_147_n_0\,
      S(0) => \Waveform[10]_INST_0_i_148_n_0\
    );
\Waveform[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_2_n_0\,
      I1 => \Waveform[10]_INST_0_i_9_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_5\,
      I3 => \Waveform[14]_INST_0_i_14_n_6\,
      I4 => \Waveform[14]_INST_0_i_13_n_6\,
      I5 => \Waveform[14]_INST_0_i_12_n_6\,
      O => \Waveform[10]_INST_0_i_6_n_0\
    );
\Waveform[10]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_152_n_0\,
      O(3) => \Waveform[10]_INST_0_i_60_n_4\,
      O(2) => \Waveform[10]_INST_0_i_60_n_5\,
      O(1) => \Waveform[10]_INST_0_i_60_n_6\,
      O(0) => \Waveform[10]_INST_0_i_60_n_7\,
      S(3) => \Waveform[10]_INST_0_i_153_n_0\,
      S(2) => \Waveform[10]_INST_0_i_154_n_0\,
      S(1) => \Waveform[10]_INST_0_i_155_n_0\,
      S(0) => \Waveform[10]_INST_0_i_156_n_0\
    );
\Waveform[10]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(10),
      I1 => \channels[5].waveform\(10),
      I2 => \channels[6].waveform\(10),
      O => \Waveform[10]_INST_0_i_61_n_0\
    );
\Waveform[10]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(9),
      I1 => \channels[5].waveform\(9),
      I2 => \channels[6].waveform\(9),
      O => \Waveform[10]_INST_0_i_62_n_0\
    );
\Waveform[10]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(8),
      I1 => \channels[5].waveform\(8),
      I2 => \channels[6].waveform\(8),
      O => \Waveform[10]_INST_0_i_63_n_0\
    );
\Waveform[10]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(7),
      I1 => \channels[5].waveform\(7),
      I2 => \channels[6].waveform\(7),
      O => \Waveform[10]_INST_0_i_64_n_0\
    );
\Waveform[10]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(11),
      I1 => \channels[5].waveform\(11),
      I2 => \channels[6].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_61_n_0\,
      O => \Waveform[10]_INST_0_i_65_n_0\
    );
\Waveform[10]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(10),
      I1 => \channels[5].waveform\(10),
      I2 => \channels[6].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_62_n_0\,
      O => \Waveform[10]_INST_0_i_66_n_0\
    );
\Waveform[10]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(9),
      I1 => \channels[5].waveform\(9),
      I2 => \channels[6].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_63_n_0\,
      O => \Waveform[10]_INST_0_i_67_n_0\
    );
\Waveform[10]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(8),
      I1 => \channels[5].waveform\(8),
      I2 => \channels[6].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_64_n_0\,
      O => \Waveform[10]_INST_0_i_68_n_0\
    );
\Waveform[10]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(10),
      I1 => \channels[8].waveform\(10),
      I2 => \channels[9].waveform\(10),
      O => \Waveform[10]_INST_0_i_69_n_0\
    );
\Waveform[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_3_n_0\,
      I1 => \Waveform[10]_INST_0_i_10_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_6\,
      I3 => \Waveform[14]_INST_0_i_14_n_7\,
      I4 => \Waveform[14]_INST_0_i_13_n_7\,
      I5 => \Waveform[14]_INST_0_i_12_n_7\,
      O => \Waveform[10]_INST_0_i_7_n_0\
    );
\Waveform[10]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(9),
      I1 => \channels[8].waveform\(9),
      I2 => \channels[9].waveform\(9),
      O => \Waveform[10]_INST_0_i_70_n_0\
    );
\Waveform[10]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(8),
      I1 => \channels[8].waveform\(8),
      I2 => \channels[9].waveform\(8),
      O => \Waveform[10]_INST_0_i_71_n_0\
    );
\Waveform[10]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(7),
      I1 => \channels[8].waveform\(7),
      I2 => \channels[9].waveform\(7),
      O => \Waveform[10]_INST_0_i_72_n_0\
    );
\Waveform[10]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(11),
      I1 => \channels[8].waveform\(11),
      I2 => \channels[9].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_69_n_0\,
      O => \Waveform[10]_INST_0_i_73_n_0\
    );
\Waveform[10]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(10),
      I1 => \channels[8].waveform\(10),
      I2 => \channels[9].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_70_n_0\,
      O => \Waveform[10]_INST_0_i_74_n_0\
    );
\Waveform[10]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(9),
      I1 => \channels[8].waveform\(9),
      I2 => \channels[9].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_71_n_0\,
      O => \Waveform[10]_INST_0_i_75_n_0\
    );
\Waveform[10]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(8),
      I1 => \channels[8].waveform\(8),
      I2 => \channels[9].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_72_n_0\,
      O => \Waveform[10]_INST_0_i_76_n_0\
    );
\Waveform[10]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(10),
      I1 => \channels[11].waveform\(10),
      I2 => \channels[12].waveform\(10),
      O => \Waveform[10]_INST_0_i_77_n_0\
    );
\Waveform[10]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(9),
      I1 => \channels[11].waveform\(9),
      I2 => \channels[12].waveform\(9),
      O => \Waveform[10]_INST_0_i_78_n_0\
    );
\Waveform[10]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(8),
      I1 => \channels[11].waveform\(8),
      I2 => \channels[12].waveform\(8),
      O => \Waveform[10]_INST_0_i_79_n_0\
    );
\Waveform[10]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_4_n_0\,
      I1 => \Waveform[10]_INST_0_i_11_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_7\,
      I3 => \Waveform[10]_INST_0_i_14_n_4\,
      I4 => \Waveform[10]_INST_0_i_13_n_4\,
      I5 => \Waveform[10]_INST_0_i_12_n_4\,
      O => \Waveform[10]_INST_0_i_8_n_0\
    );
\Waveform[10]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(7),
      I1 => \channels[11].waveform\(7),
      I2 => \channels[12].waveform\(7),
      O => \Waveform[10]_INST_0_i_80_n_0\
    );
\Waveform[10]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(11),
      I1 => \channels[11].waveform\(11),
      I2 => \channels[12].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_77_n_0\,
      O => \Waveform[10]_INST_0_i_81_n_0\
    );
\Waveform[10]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(10),
      I1 => \channels[11].waveform\(10),
      I2 => \channels[12].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_78_n_0\,
      O => \Waveform[10]_INST_0_i_82_n_0\
    );
\Waveform[10]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(9),
      I1 => \channels[11].waveform\(9),
      I2 => \channels[12].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_79_n_0\,
      O => \Waveform[10]_INST_0_i_83_n_0\
    );
\Waveform[10]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(8),
      I1 => \channels[11].waveform\(8),
      I2 => \channels[12].waveform\(8),
      I3 => \Waveform[10]_INST_0_i_80_n_0\,
      O => \Waveform[10]_INST_0_i_84_n_0\
    );
\Waveform[10]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_5\,
      I1 => \Waveform[14]_INST_0_i_194_n_5\,
      I2 => \Waveform[14]_INST_0_i_195_n_5\,
      O => \Waveform[10]_INST_0_i_85_n_0\
    );
\Waveform[10]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_6\,
      I1 => \Waveform[14]_INST_0_i_194_n_6\,
      I2 => \Waveform[14]_INST_0_i_195_n_6\,
      O => \Waveform[10]_INST_0_i_86_n_0\
    );
\Waveform[10]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_7\,
      I1 => \Waveform[14]_INST_0_i_194_n_7\,
      I2 => \Waveform[14]_INST_0_i_195_n_7\,
      O => \Waveform[10]_INST_0_i_87_n_0\
    );
\Waveform[10]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_4\,
      I1 => \Waveform[10]_INST_0_i_194_n_4\,
      I2 => \Waveform[10]_INST_0_i_195_n_4\,
      O => \Waveform[10]_INST_0_i_88_n_0\
    );
\Waveform[10]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_4\,
      I1 => \Waveform[14]_INST_0_i_194_n_4\,
      I2 => \Waveform[14]_INST_0_i_195_n_4\,
      I3 => \Waveform[10]_INST_0_i_85_n_0\,
      O => \Waveform[10]_INST_0_i_89_n_0\
    );
\Waveform[10]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_5\,
      I1 => \Waveform[14]_INST_0_i_14_n_5\,
      I2 => \Waveform[14]_INST_0_i_13_n_5\,
      O => \Waveform[10]_INST_0_i_9_n_0\
    );
\Waveform[10]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_5\,
      I1 => \Waveform[14]_INST_0_i_194_n_5\,
      I2 => \Waveform[14]_INST_0_i_195_n_5\,
      I3 => \Waveform[10]_INST_0_i_86_n_0\,
      O => \Waveform[10]_INST_0_i_90_n_0\
    );
\Waveform[10]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_6\,
      I1 => \Waveform[14]_INST_0_i_194_n_6\,
      I2 => \Waveform[14]_INST_0_i_195_n_6\,
      I3 => \Waveform[10]_INST_0_i_87_n_0\,
      O => \Waveform[10]_INST_0_i_91_n_0\
    );
\Waveform[10]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_7\,
      I1 => \Waveform[14]_INST_0_i_194_n_7\,
      I2 => \Waveform[14]_INST_0_i_195_n_7\,
      I3 => \Waveform[10]_INST_0_i_88_n_0\,
      O => \Waveform[10]_INST_0_i_92_n_0\
    );
\Waveform[10]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_5\,
      I1 => \Waveform[14]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(10),
      O => \Waveform[10]_INST_0_i_93_n_0\
    );
\Waveform[10]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_6\,
      I1 => \Waveform[14]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(9),
      O => \Waveform[10]_INST_0_i_94_n_0\
    );
\Waveform[10]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_7\,
      I1 => \Waveform[14]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(8),
      O => \Waveform[10]_INST_0_i_95_n_0\
    );
\Waveform[10]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_4\,
      I1 => \Waveform[10]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(7),
      O => \Waveform[10]_INST_0_i_96_n_0\
    );
\Waveform[10]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_4\,
      I1 => \Waveform[14]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(11),
      I3 => \Waveform[10]_INST_0_i_93_n_0\,
      O => \Waveform[10]_INST_0_i_97_n_0\
    );
\Waveform[10]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_5\,
      I1 => \Waveform[14]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(10),
      I3 => \Waveform[10]_INST_0_i_94_n_0\,
      O => \Waveform[10]_INST_0_i_98_n_0\
    );
\Waveform[10]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_6\,
      I1 => \Waveform[14]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(9),
      I3 => \Waveform[10]_INST_0_i_95_n_0\,
      O => \Waveform[10]_INST_0_i_99_n_0\
    );
\Waveform[14]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_n_0\,
      CO(3) => \Waveform[14]_INST_0_n_0\,
      CO(2) => \Waveform[14]_INST_0_n_1\,
      CO(1) => \Waveform[14]_INST_0_n_2\,
      CO(0) => \Waveform[14]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(17 downto 14),
      S(3) => \Waveform[14]_INST_0_i_5_n_0\,
      S(2) => \Waveform[14]_INST_0_i_6_n_0\,
      S(1) => \Waveform[14]_INST_0_i_7_n_0\,
      S(0) => \Waveform[14]_INST_0_i_8_n_0\
    );
\Waveform[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_5\,
      I1 => \Waveform[14]_INST_0_i_9_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_6\,
      I3 => \Waveform[18]_INST_0_i_13_n_6\,
      I4 => \Waveform[18]_INST_0_i_14_n_6\,
      O => \Waveform[14]_INST_0_i_1_n_0\
    );
\Waveform[14]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_6\,
      I1 => \Waveform[18]_INST_0_i_14_n_6\,
      I2 => \Waveform[18]_INST_0_i_13_n_6\,
      O => \Waveform[14]_INST_0_i_10_n_0\
    );
\Waveform[14]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_7\,
      I1 => \Waveform[18]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_96_n_0\,
      O => \Waveform[14]_INST_0_i_100_n_0\
    );
\Waveform[14]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(14),
      I1 => \channels[2].waveform\(14),
      I2 => \channels[3].waveform\(14),
      O => \Waveform[14]_INST_0_i_101_n_0\
    );
\Waveform[14]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(13),
      I1 => \channels[2].waveform\(13),
      I2 => \channels[3].waveform\(13),
      O => \Waveform[14]_INST_0_i_102_n_0\
    );
\Waveform[14]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(12),
      I1 => \channels[2].waveform\(12),
      I2 => \channels[3].waveform\(12),
      O => \Waveform[14]_INST_0_i_103_n_0\
    );
\Waveform[14]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(11),
      I1 => \channels[2].waveform\(11),
      I2 => \channels[3].waveform\(11),
      O => \Waveform[14]_INST_0_i_104_n_0\
    );
\Waveform[14]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(15),
      I1 => \channels[2].waveform\(15),
      I2 => \channels[3].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_101_n_0\,
      O => \Waveform[14]_INST_0_i_105_n_0\
    );
\Waveform[14]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(14),
      I1 => \channels[2].waveform\(14),
      I2 => \channels[3].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_102_n_0\,
      O => \Waveform[14]_INST_0_i_106_n_0\
    );
\Waveform[14]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(13),
      I1 => \channels[2].waveform\(13),
      I2 => \channels[3].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_103_n_0\,
      O => \Waveform[14]_INST_0_i_107_n_0\
    );
\Waveform[14]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(12),
      I1 => \channels[2].waveform\(12),
      I2 => \channels[3].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_104_n_0\,
      O => \Waveform[14]_INST_0_i_108_n_0\
    );
\Waveform[14]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_5\,
      I1 => \Waveform[18]_INST_0_i_215_n_5\,
      I2 => \Waveform[18]_INST_0_i_216_n_5\,
      O => \Waveform[14]_INST_0_i_109_n_0\
    );
\Waveform[14]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_7\,
      I1 => \Waveform[18]_INST_0_i_14_n_7\,
      I2 => \Waveform[18]_INST_0_i_13_n_7\,
      O => \Waveform[14]_INST_0_i_11_n_0\
    );
\Waveform[14]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_6\,
      I1 => \Waveform[18]_INST_0_i_215_n_6\,
      I2 => \Waveform[18]_INST_0_i_216_n_6\,
      O => \Waveform[14]_INST_0_i_110_n_0\
    );
\Waveform[14]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_7\,
      I1 => \Waveform[18]_INST_0_i_215_n_7\,
      I2 => \Waveform[18]_INST_0_i_216_n_7\,
      O => \Waveform[14]_INST_0_i_111_n_0\
    );
\Waveform[14]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_214_n_4\,
      I1 => \Waveform[14]_INST_0_i_215_n_4\,
      I2 => \Waveform[14]_INST_0_i_216_n_4\,
      O => \Waveform[14]_INST_0_i_112_n_0\
    );
\Waveform[14]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_4\,
      I1 => \Waveform[18]_INST_0_i_215_n_4\,
      I2 => \Waveform[18]_INST_0_i_216_n_4\,
      I3 => \Waveform[14]_INST_0_i_109_n_0\,
      O => \Waveform[14]_INST_0_i_113_n_0\
    );
\Waveform[14]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_5\,
      I1 => \Waveform[18]_INST_0_i_215_n_5\,
      I2 => \Waveform[18]_INST_0_i_216_n_5\,
      I3 => \Waveform[14]_INST_0_i_110_n_0\,
      O => \Waveform[14]_INST_0_i_114_n_0\
    );
\Waveform[14]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_6\,
      I1 => \Waveform[18]_INST_0_i_215_n_6\,
      I2 => \Waveform[18]_INST_0_i_216_n_6\,
      I3 => \Waveform[14]_INST_0_i_111_n_0\,
      O => \Waveform[14]_INST_0_i_115_n_0\
    );
\Waveform[14]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_7\,
      I1 => \Waveform[18]_INST_0_i_215_n_7\,
      I2 => \Waveform[18]_INST_0_i_216_n_7\,
      I3 => \Waveform[14]_INST_0_i_112_n_0\,
      O => \Waveform[14]_INST_0_i_116_n_0\
    );
\Waveform[14]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_5\,
      I1 => \Waveform[18]_INST_0_i_218_n_5\,
      I2 => \Waveform[18]_INST_0_i_219_n_5\,
      O => \Waveform[14]_INST_0_i_117_n_0\
    );
\Waveform[14]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_6\,
      I1 => \Waveform[18]_INST_0_i_218_n_6\,
      I2 => \Waveform[18]_INST_0_i_219_n_6\,
      O => \Waveform[14]_INST_0_i_118_n_0\
    );
\Waveform[14]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_7\,
      I1 => \Waveform[18]_INST_0_i_218_n_7\,
      I2 => \Waveform[18]_INST_0_i_219_n_7\,
      O => \Waveform[14]_INST_0_i_119_n_0\
    );
\Waveform[14]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_20_n_0\,
      O(3) => \Waveform[14]_INST_0_i_12_n_4\,
      O(2) => \Waveform[14]_INST_0_i_12_n_5\,
      O(1) => \Waveform[14]_INST_0_i_12_n_6\,
      O(0) => \Waveform[14]_INST_0_i_12_n_7\,
      S(3) => \Waveform[14]_INST_0_i_21_n_0\,
      S(2) => \Waveform[14]_INST_0_i_22_n_0\,
      S(1) => \Waveform[14]_INST_0_i_23_n_0\,
      S(0) => \Waveform[14]_INST_0_i_24_n_0\
    );
\Waveform[14]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_217_n_4\,
      I1 => \Waveform[14]_INST_0_i_218_n_4\,
      I2 => \Waveform[14]_INST_0_i_219_n_4\,
      O => \Waveform[14]_INST_0_i_120_n_0\
    );
\Waveform[14]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_4\,
      I1 => \Waveform[18]_INST_0_i_218_n_4\,
      I2 => \Waveform[18]_INST_0_i_219_n_4\,
      I3 => \Waveform[14]_INST_0_i_117_n_0\,
      O => \Waveform[14]_INST_0_i_121_n_0\
    );
\Waveform[14]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_5\,
      I1 => \Waveform[18]_INST_0_i_218_n_5\,
      I2 => \Waveform[18]_INST_0_i_219_n_5\,
      I3 => \Waveform[14]_INST_0_i_118_n_0\,
      O => \Waveform[14]_INST_0_i_122_n_0\
    );
\Waveform[14]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_6\,
      I1 => \Waveform[18]_INST_0_i_218_n_6\,
      I2 => \Waveform[18]_INST_0_i_219_n_6\,
      I3 => \Waveform[14]_INST_0_i_119_n_0\,
      O => \Waveform[14]_INST_0_i_123_n_0\
    );
\Waveform[14]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_7\,
      I1 => \Waveform[18]_INST_0_i_218_n_7\,
      I2 => \Waveform[18]_INST_0_i_219_n_7\,
      I3 => \Waveform[14]_INST_0_i_120_n_0\,
      O => \Waveform[14]_INST_0_i_124_n_0\
    );
\Waveform[14]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_5\,
      I1 => \Waveform[18]_INST_0_i_221_n_5\,
      I2 => \Waveform[18]_INST_0_i_222_n_5\,
      O => \Waveform[14]_INST_0_i_125_n_0\
    );
\Waveform[14]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_6\,
      I1 => \Waveform[18]_INST_0_i_221_n_6\,
      I2 => \Waveform[18]_INST_0_i_222_n_6\,
      O => \Waveform[14]_INST_0_i_126_n_0\
    );
\Waveform[14]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_7\,
      I1 => \Waveform[18]_INST_0_i_221_n_7\,
      I2 => \Waveform[18]_INST_0_i_222_n_7\,
      O => \Waveform[14]_INST_0_i_127_n_0\
    );
\Waveform[14]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_220_n_4\,
      I1 => \Waveform[14]_INST_0_i_221_n_4\,
      I2 => \Waveform[14]_INST_0_i_222_n_4\,
      O => \Waveform[14]_INST_0_i_128_n_0\
    );
\Waveform[14]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_4\,
      I1 => \Waveform[18]_INST_0_i_221_n_4\,
      I2 => \Waveform[18]_INST_0_i_222_n_4\,
      I3 => \Waveform[14]_INST_0_i_125_n_0\,
      O => \Waveform[14]_INST_0_i_129_n_0\
    );
\Waveform[14]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_28_n_0\,
      O(3) => \Waveform[14]_INST_0_i_13_n_4\,
      O(2) => \Waveform[14]_INST_0_i_13_n_5\,
      O(1) => \Waveform[14]_INST_0_i_13_n_6\,
      O(0) => \Waveform[14]_INST_0_i_13_n_7\,
      S(3) => \Waveform[14]_INST_0_i_29_n_0\,
      S(2) => \Waveform[14]_INST_0_i_30_n_0\,
      S(1) => \Waveform[14]_INST_0_i_31_n_0\,
      S(0) => \Waveform[14]_INST_0_i_32_n_0\
    );
\Waveform[14]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_5\,
      I1 => \Waveform[18]_INST_0_i_221_n_5\,
      I2 => \Waveform[18]_INST_0_i_222_n_5\,
      I3 => \Waveform[14]_INST_0_i_126_n_0\,
      O => \Waveform[14]_INST_0_i_130_n_0\
    );
\Waveform[14]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_6\,
      I1 => \Waveform[18]_INST_0_i_221_n_6\,
      I2 => \Waveform[18]_INST_0_i_222_n_6\,
      I3 => \Waveform[14]_INST_0_i_127_n_0\,
      O => \Waveform[14]_INST_0_i_131_n_0\
    );
\Waveform[14]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_7\,
      I1 => \Waveform[18]_INST_0_i_221_n_7\,
      I2 => \Waveform[18]_INST_0_i_222_n_7\,
      I3 => \Waveform[14]_INST_0_i_128_n_0\,
      O => \Waveform[14]_INST_0_i_132_n_0\
    );
\Waveform[14]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(14),
      I1 => \channels[14].waveform\(14),
      I2 => \channels[15].waveform\(14),
      O => \Waveform[14]_INST_0_i_133_n_0\
    );
\Waveform[14]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(13),
      I1 => \channels[14].waveform\(13),
      I2 => \channels[15].waveform\(13),
      O => \Waveform[14]_INST_0_i_134_n_0\
    );
\Waveform[14]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(12),
      I1 => \channels[14].waveform\(12),
      I2 => \channels[15].waveform\(12),
      O => \Waveform[14]_INST_0_i_135_n_0\
    );
\Waveform[14]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(11),
      I1 => \channels[14].waveform\(11),
      I2 => \channels[15].waveform\(11),
      O => \Waveform[14]_INST_0_i_136_n_0\
    );
\Waveform[14]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(15),
      I1 => \channels[14].waveform\(15),
      I2 => \channels[15].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_133_n_0\,
      O => \Waveform[14]_INST_0_i_137_n_0\
    );
\Waveform[14]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(14),
      I1 => \channels[14].waveform\(14),
      I2 => \channels[15].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_134_n_0\,
      O => \Waveform[14]_INST_0_i_138_n_0\
    );
\Waveform[14]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(13),
      I1 => \channels[14].waveform\(13),
      I2 => \channels[15].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_135_n_0\,
      O => \Waveform[14]_INST_0_i_139_n_0\
    );
\Waveform[14]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_36_n_0\,
      O(3) => \Waveform[14]_INST_0_i_14_n_4\,
      O(2) => \Waveform[14]_INST_0_i_14_n_5\,
      O(1) => \Waveform[14]_INST_0_i_14_n_6\,
      O(0) => \Waveform[14]_INST_0_i_14_n_7\,
      S(3) => \Waveform[14]_INST_0_i_37_n_0\,
      S(2) => \Waveform[14]_INST_0_i_38_n_0\,
      S(1) => \Waveform[14]_INST_0_i_39_n_0\,
      S(0) => \Waveform[14]_INST_0_i_40_n_0\
    );
\Waveform[14]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(12),
      I1 => \channels[14].waveform\(12),
      I2 => \channels[15].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_136_n_0\,
      O => \Waveform[14]_INST_0_i_140_n_0\
    );
\Waveform[14]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(14),
      I1 => \channels[17].waveform\(14),
      I2 => \channels[18].waveform\(14),
      O => \Waveform[14]_INST_0_i_141_n_0\
    );
\Waveform[14]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(13),
      I1 => \channels[17].waveform\(13),
      I2 => \channels[18].waveform\(13),
      O => \Waveform[14]_INST_0_i_142_n_0\
    );
\Waveform[14]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(12),
      I1 => \channels[17].waveform\(12),
      I2 => \channels[18].waveform\(12),
      O => \Waveform[14]_INST_0_i_143_n_0\
    );
\Waveform[14]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(11),
      I1 => \channels[17].waveform\(11),
      I2 => \channels[18].waveform\(11),
      O => \Waveform[14]_INST_0_i_144_n_0\
    );
\Waveform[14]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(15),
      I1 => \channels[17].waveform\(15),
      I2 => \channels[18].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_141_n_0\,
      O => \Waveform[14]_INST_0_i_145_n_0\
    );
\Waveform[14]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(14),
      I1 => \channels[17].waveform\(14),
      I2 => \channels[18].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_142_n_0\,
      O => \Waveform[14]_INST_0_i_146_n_0\
    );
\Waveform[14]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(13),
      I1 => \channels[17].waveform\(13),
      I2 => \channels[18].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_143_n_0\,
      O => \Waveform[14]_INST_0_i_147_n_0\
    );
\Waveform[14]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(12),
      I1 => \channels[17].waveform\(12),
      I2 => \channels[18].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_144_n_0\,
      O => \Waveform[14]_INST_0_i_148_n_0\
    );
\Waveform[14]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(14),
      I1 => \channels[20].waveform\(14),
      I2 => \channels[21].waveform\(14),
      O => \Waveform[14]_INST_0_i_149_n_0\
    );
\Waveform[14]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_44_n_0\,
      O(3) => \Waveform[14]_INST_0_i_15_n_4\,
      O(2) => \Waveform[14]_INST_0_i_15_n_5\,
      O(1) => \Waveform[14]_INST_0_i_15_n_6\,
      O(0) => \Waveform[14]_INST_0_i_15_n_7\,
      S(3) => \Waveform[14]_INST_0_i_45_n_0\,
      S(2) => \Waveform[14]_INST_0_i_46_n_0\,
      S(1) => \Waveform[14]_INST_0_i_47_n_0\,
      S(0) => \Waveform[14]_INST_0_i_48_n_0\
    );
\Waveform[14]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(13),
      I1 => \channels[20].waveform\(13),
      I2 => \channels[21].waveform\(13),
      O => \Waveform[14]_INST_0_i_150_n_0\
    );
\Waveform[14]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(12),
      I1 => \channels[20].waveform\(12),
      I2 => \channels[21].waveform\(12),
      O => \Waveform[14]_INST_0_i_151_n_0\
    );
\Waveform[14]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(11),
      I1 => \channels[20].waveform\(11),
      I2 => \channels[21].waveform\(11),
      O => \Waveform[14]_INST_0_i_152_n_0\
    );
\Waveform[14]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(15),
      I1 => \channels[20].waveform\(15),
      I2 => \channels[21].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_149_n_0\,
      O => \Waveform[14]_INST_0_i_153_n_0\
    );
\Waveform[14]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(14),
      I1 => \channels[20].waveform\(14),
      I2 => \channels[21].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_150_n_0\,
      O => \Waveform[14]_INST_0_i_154_n_0\
    );
\Waveform[14]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(13),
      I1 => \channels[20].waveform\(13),
      I2 => \channels[21].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_151_n_0\,
      O => \Waveform[14]_INST_0_i_155_n_0\
    );
\Waveform[14]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(12),
      I1 => \channels[20].waveform\(12),
      I2 => \channels[21].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_152_n_0\,
      O => \Waveform[14]_INST_0_i_156_n_0\
    );
\Waveform[14]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_4\,
      I1 => \Waveform[14]_INST_0_i_14_n_4\,
      I2 => \Waveform[14]_INST_0_i_13_n_4\,
      O => \Waveform[14]_INST_0_i_16_n_0\
    );
\Waveform[14]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_5\,
      I1 => \Waveform[18]_INST_0_i_50_n_5\,
      I2 => \Waveform[18]_INST_0_i_51_n_5\,
      O => \Waveform[14]_INST_0_i_17_n_0\
    );
\Waveform[14]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_6\,
      I1 => \Waveform[18]_INST_0_i_50_n_6\,
      I2 => \Waveform[18]_INST_0_i_51_n_6\,
      O => \Waveform[14]_INST_0_i_18_n_0\
    );
\Waveform[14]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_7\,
      I1 => \Waveform[18]_INST_0_i_50_n_7\,
      I2 => \Waveform[18]_INST_0_i_51_n_7\,
      O => \Waveform[14]_INST_0_i_19_n_0\
    );
\Waveform[14]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_193_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_193_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_193_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_193_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_261_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_262_n_0\,
      O(3) => \Waveform[14]_INST_0_i_193_n_4\,
      O(2) => \Waveform[14]_INST_0_i_193_n_5\,
      O(1) => \Waveform[14]_INST_0_i_193_n_6\,
      O(0) => \Waveform[14]_INST_0_i_193_n_7\,
      S(3) => \Waveform[14]_INST_0_i_263_n_0\,
      S(2) => \Waveform[14]_INST_0_i_264_n_0\,
      S(1) => \Waveform[14]_INST_0_i_265_n_0\,
      S(0) => \Waveform[14]_INST_0_i_266_n_0\
    );
\Waveform[14]_INST_0_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_194_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_194_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_194_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_194_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_194_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_267_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_268_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_269_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_270_n_0\,
      O(3) => \Waveform[14]_INST_0_i_194_n_4\,
      O(2) => \Waveform[14]_INST_0_i_194_n_5\,
      O(1) => \Waveform[14]_INST_0_i_194_n_6\,
      O(0) => \Waveform[14]_INST_0_i_194_n_7\,
      S(3) => \Waveform[14]_INST_0_i_271_n_0\,
      S(2) => \Waveform[14]_INST_0_i_272_n_0\,
      S(1) => \Waveform[14]_INST_0_i_273_n_0\,
      S(0) => \Waveform[14]_INST_0_i_274_n_0\
    );
\Waveform[14]_INST_0_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_195_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_195_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_195_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_195_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_195_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_275_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_276_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_277_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_278_n_0\,
      O(3) => \Waveform[14]_INST_0_i_195_n_4\,
      O(2) => \Waveform[14]_INST_0_i_195_n_5\,
      O(1) => \Waveform[14]_INST_0_i_195_n_6\,
      O(0) => \Waveform[14]_INST_0_i_195_n_7\,
      S(3) => \Waveform[14]_INST_0_i_279_n_0\,
      S(2) => \Waveform[14]_INST_0_i_280_n_0\,
      S(1) => \Waveform[14]_INST_0_i_281_n_0\,
      S(0) => \Waveform[14]_INST_0_i_282_n_0\
    );
\Waveform[14]_INST_0_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_199_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_199_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_199_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_199_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_199_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_283_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_284_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_285_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_286_n_0\,
      O(3) => \Waveform[14]_INST_0_i_199_n_4\,
      O(2) => \Waveform[14]_INST_0_i_199_n_5\,
      O(1) => \Waveform[14]_INST_0_i_199_n_6\,
      O(0) => \Waveform[14]_INST_0_i_199_n_7\,
      S(3) => \Waveform[14]_INST_0_i_287_n_0\,
      S(2) => \Waveform[14]_INST_0_i_288_n_0\,
      S(1) => \Waveform[14]_INST_0_i_289_n_0\,
      S(0) => \Waveform[14]_INST_0_i_290_n_0\
    );
\Waveform[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_6\,
      I1 => \Waveform[14]_INST_0_i_10_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_7\,
      I3 => \Waveform[18]_INST_0_i_13_n_7\,
      I4 => \Waveform[18]_INST_0_i_14_n_7\,
      O => \Waveform[14]_INST_0_i_2_n_0\
    );
\Waveform[14]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_4\,
      I1 => \Waveform[14]_INST_0_i_50_n_4\,
      I2 => \Waveform[14]_INST_0_i_51_n_4\,
      O => \Waveform[14]_INST_0_i_20_n_0\
    );
\Waveform[14]_INST_0_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_200_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_200_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_200_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_200_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_200_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_291_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_292_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_293_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_294_n_0\,
      O(3) => \Waveform[14]_INST_0_i_200_n_4\,
      O(2) => \Waveform[14]_INST_0_i_200_n_5\,
      O(1) => \Waveform[14]_INST_0_i_200_n_6\,
      O(0) => \Waveform[14]_INST_0_i_200_n_7\,
      S(3) => \Waveform[14]_INST_0_i_295_n_0\,
      S(2) => \Waveform[14]_INST_0_i_296_n_0\,
      S(1) => \Waveform[14]_INST_0_i_297_n_0\,
      S(0) => \Waveform[14]_INST_0_i_298_n_0\
    );
\Waveform[14]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_4\,
      I1 => \Waveform[18]_INST_0_i_50_n_4\,
      I2 => \Waveform[18]_INST_0_i_51_n_4\,
      I3 => \Waveform[14]_INST_0_i_17_n_0\,
      O => \Waveform[14]_INST_0_i_21_n_0\
    );
\Waveform[14]_INST_0_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_214_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_214_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_214_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_214_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_214_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_299_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_300_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_301_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_302_n_0\,
      O(3) => \Waveform[14]_INST_0_i_214_n_4\,
      O(2) => \Waveform[14]_INST_0_i_214_n_5\,
      O(1) => \Waveform[14]_INST_0_i_214_n_6\,
      O(0) => \Waveform[14]_INST_0_i_214_n_7\,
      S(3) => \Waveform[14]_INST_0_i_303_n_0\,
      S(2) => \Waveform[14]_INST_0_i_304_n_0\,
      S(1) => \Waveform[14]_INST_0_i_305_n_0\,
      S(0) => \Waveform[14]_INST_0_i_306_n_0\
    );
\Waveform[14]_INST_0_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_215_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_215_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_215_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_215_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_307_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_308_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_309_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_310_n_0\,
      O(3) => \Waveform[14]_INST_0_i_215_n_4\,
      O(2) => \Waveform[14]_INST_0_i_215_n_5\,
      O(1) => \Waveform[14]_INST_0_i_215_n_6\,
      O(0) => \Waveform[14]_INST_0_i_215_n_7\,
      S(3) => \Waveform[14]_INST_0_i_311_n_0\,
      S(2) => \Waveform[14]_INST_0_i_312_n_0\,
      S(1) => \Waveform[14]_INST_0_i_313_n_0\,
      S(0) => \Waveform[14]_INST_0_i_314_n_0\
    );
\Waveform[14]_INST_0_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_216_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_216_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_216_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_216_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_315_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_316_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_317_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_318_n_0\,
      O(3) => \Waveform[14]_INST_0_i_216_n_4\,
      O(2) => \Waveform[14]_INST_0_i_216_n_5\,
      O(1) => \Waveform[14]_INST_0_i_216_n_6\,
      O(0) => \Waveform[14]_INST_0_i_216_n_7\,
      S(3) => \Waveform[14]_INST_0_i_319_n_0\,
      S(2) => \Waveform[14]_INST_0_i_320_n_0\,
      S(1) => \Waveform[14]_INST_0_i_321_n_0\,
      S(0) => \Waveform[14]_INST_0_i_322_n_0\
    );
\Waveform[14]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_217_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_217_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_217_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_217_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_323_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_324_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_325_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_326_n_0\,
      O(3) => \Waveform[14]_INST_0_i_217_n_4\,
      O(2) => \Waveform[14]_INST_0_i_217_n_5\,
      O(1) => \Waveform[14]_INST_0_i_217_n_6\,
      O(0) => \Waveform[14]_INST_0_i_217_n_7\,
      S(3) => \Waveform[14]_INST_0_i_327_n_0\,
      S(2) => \Waveform[14]_INST_0_i_328_n_0\,
      S(1) => \Waveform[14]_INST_0_i_329_n_0\,
      S(0) => \Waveform[14]_INST_0_i_330_n_0\
    );
\Waveform[14]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_218_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_218_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_218_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_218_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_331_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_332_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_333_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_334_n_0\,
      O(3) => \Waveform[14]_INST_0_i_218_n_4\,
      O(2) => \Waveform[14]_INST_0_i_218_n_5\,
      O(1) => \Waveform[14]_INST_0_i_218_n_6\,
      O(0) => \Waveform[14]_INST_0_i_218_n_7\,
      S(3) => \Waveform[14]_INST_0_i_335_n_0\,
      S(2) => \Waveform[14]_INST_0_i_336_n_0\,
      S(1) => \Waveform[14]_INST_0_i_337_n_0\,
      S(0) => \Waveform[14]_INST_0_i_338_n_0\
    );
\Waveform[14]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_219_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_219_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_219_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_219_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_339_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_340_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_341_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_342_n_0\,
      O(3) => \Waveform[14]_INST_0_i_219_n_4\,
      O(2) => \Waveform[14]_INST_0_i_219_n_5\,
      O(1) => \Waveform[14]_INST_0_i_219_n_6\,
      O(0) => \Waveform[14]_INST_0_i_219_n_7\,
      S(3) => \Waveform[14]_INST_0_i_343_n_0\,
      S(2) => \Waveform[14]_INST_0_i_344_n_0\,
      S(1) => \Waveform[14]_INST_0_i_345_n_0\,
      S(0) => \Waveform[14]_INST_0_i_346_n_0\
    );
\Waveform[14]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_5\,
      I1 => \Waveform[18]_INST_0_i_50_n_5\,
      I2 => \Waveform[18]_INST_0_i_51_n_5\,
      I3 => \Waveform[14]_INST_0_i_18_n_0\,
      O => \Waveform[14]_INST_0_i_22_n_0\
    );
\Waveform[14]_INST_0_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_220_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_220_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_220_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_220_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_220_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_347_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_348_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_349_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_350_n_0\,
      O(3) => \Waveform[14]_INST_0_i_220_n_4\,
      O(2) => \Waveform[14]_INST_0_i_220_n_5\,
      O(1) => \Waveform[14]_INST_0_i_220_n_6\,
      O(0) => \Waveform[14]_INST_0_i_220_n_7\,
      S(3) => \Waveform[14]_INST_0_i_351_n_0\,
      S(2) => \Waveform[14]_INST_0_i_352_n_0\,
      S(1) => \Waveform[14]_INST_0_i_353_n_0\,
      S(0) => \Waveform[14]_INST_0_i_354_n_0\
    );
\Waveform[14]_INST_0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_221_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_221_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_221_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_221_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_355_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_356_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_357_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_358_n_0\,
      O(3) => \Waveform[14]_INST_0_i_221_n_4\,
      O(2) => \Waveform[14]_INST_0_i_221_n_5\,
      O(1) => \Waveform[14]_INST_0_i_221_n_6\,
      O(0) => \Waveform[14]_INST_0_i_221_n_7\,
      S(3) => \Waveform[14]_INST_0_i_359_n_0\,
      S(2) => \Waveform[14]_INST_0_i_360_n_0\,
      S(1) => \Waveform[14]_INST_0_i_361_n_0\,
      S(0) => \Waveform[14]_INST_0_i_362_n_0\
    );
\Waveform[14]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_222_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_222_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_222_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_222_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_363_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_364_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_365_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_366_n_0\,
      O(3) => \Waveform[14]_INST_0_i_222_n_4\,
      O(2) => \Waveform[14]_INST_0_i_222_n_5\,
      O(1) => \Waveform[14]_INST_0_i_222_n_6\,
      O(0) => \Waveform[14]_INST_0_i_222_n_7\,
      S(3) => \Waveform[14]_INST_0_i_367_n_0\,
      S(2) => \Waveform[14]_INST_0_i_368_n_0\,
      S(1) => \Waveform[14]_INST_0_i_369_n_0\,
      S(0) => \Waveform[14]_INST_0_i_370_n_0\
    );
\Waveform[14]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_6\,
      I1 => \Waveform[18]_INST_0_i_50_n_6\,
      I2 => \Waveform[18]_INST_0_i_51_n_6\,
      I3 => \Waveform[14]_INST_0_i_19_n_0\,
      O => \Waveform[14]_INST_0_i_23_n_0\
    );
\Waveform[14]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_7\,
      I1 => \Waveform[18]_INST_0_i_50_n_7\,
      I2 => \Waveform[18]_INST_0_i_51_n_7\,
      I3 => \Waveform[14]_INST_0_i_20_n_0\,
      O => \Waveform[14]_INST_0_i_24_n_0\
    );
\Waveform[14]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_5\,
      I1 => \Waveform[18]_INST_0_i_53_n_5\,
      I2 => \Waveform[18]_INST_0_i_54_n_5\,
      O => \Waveform[14]_INST_0_i_25_n_0\
    );
\Waveform[14]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(10),
      I1 => \channels[50].waveform\(10),
      I2 => \channels[51].waveform\(10),
      O => \Waveform[14]_INST_0_i_259_n_0\
    );
\Waveform[14]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_6\,
      I1 => \Waveform[18]_INST_0_i_53_n_6\,
      I2 => \Waveform[18]_INST_0_i_54_n_6\,
      O => \Waveform[14]_INST_0_i_26_n_0\
    );
\Waveform[14]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(9),
      I1 => \channels[50].waveform\(9),
      I2 => \channels[51].waveform\(9),
      O => \Waveform[14]_INST_0_i_260_n_0\
    );
\Waveform[14]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(8),
      I1 => \channels[50].waveform\(8),
      I2 => \channels[51].waveform\(8),
      O => \Waveform[14]_INST_0_i_261_n_0\
    );
\Waveform[14]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(7),
      I1 => \channels[50].waveform\(7),
      I2 => \channels[51].waveform\(7),
      O => \Waveform[14]_INST_0_i_262_n_0\
    );
\Waveform[14]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(11),
      I1 => \channels[50].waveform\(11),
      I2 => \channels[51].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_259_n_0\,
      O => \Waveform[14]_INST_0_i_263_n_0\
    );
\Waveform[14]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(10),
      I1 => \channels[50].waveform\(10),
      I2 => \channels[51].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_260_n_0\,
      O => \Waveform[14]_INST_0_i_264_n_0\
    );
\Waveform[14]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(9),
      I1 => \channels[50].waveform\(9),
      I2 => \channels[51].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_261_n_0\,
      O => \Waveform[14]_INST_0_i_265_n_0\
    );
\Waveform[14]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(8),
      I1 => \channels[50].waveform\(8),
      I2 => \channels[51].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_262_n_0\,
      O => \Waveform[14]_INST_0_i_266_n_0\
    );
\Waveform[14]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(10),
      I1 => \channels[53].waveform\(10),
      I2 => \channels[54].waveform\(10),
      O => \Waveform[14]_INST_0_i_267_n_0\
    );
\Waveform[14]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(9),
      I1 => \channels[53].waveform\(9),
      I2 => \channels[54].waveform\(9),
      O => \Waveform[14]_INST_0_i_268_n_0\
    );
\Waveform[14]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(8),
      I1 => \channels[53].waveform\(8),
      I2 => \channels[54].waveform\(8),
      O => \Waveform[14]_INST_0_i_269_n_0\
    );
\Waveform[14]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_7\,
      I1 => \Waveform[18]_INST_0_i_53_n_7\,
      I2 => \Waveform[18]_INST_0_i_54_n_7\,
      O => \Waveform[14]_INST_0_i_27_n_0\
    );
\Waveform[14]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(7),
      I1 => \channels[53].waveform\(7),
      I2 => \channels[54].waveform\(7),
      O => \Waveform[14]_INST_0_i_270_n_0\
    );
\Waveform[14]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(11),
      I1 => \channels[53].waveform\(11),
      I2 => \channels[54].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_267_n_0\,
      O => \Waveform[14]_INST_0_i_271_n_0\
    );
\Waveform[14]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(10),
      I1 => \channels[53].waveform\(10),
      I2 => \channels[54].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_268_n_0\,
      O => \Waveform[14]_INST_0_i_272_n_0\
    );
\Waveform[14]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(9),
      I1 => \channels[53].waveform\(9),
      I2 => \channels[54].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_269_n_0\,
      O => \Waveform[14]_INST_0_i_273_n_0\
    );
\Waveform[14]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(8),
      I1 => \channels[53].waveform\(8),
      I2 => \channels[54].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_270_n_0\,
      O => \Waveform[14]_INST_0_i_274_n_0\
    );
\Waveform[14]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(10),
      I1 => \channels[56].waveform\(10),
      I2 => \channels[57].waveform\(10),
      O => \Waveform[14]_INST_0_i_275_n_0\
    );
\Waveform[14]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(9),
      I1 => \channels[56].waveform\(9),
      I2 => \channels[57].waveform\(9),
      O => \Waveform[14]_INST_0_i_276_n_0\
    );
\Waveform[14]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(8),
      I1 => \channels[56].waveform\(8),
      I2 => \channels[57].waveform\(8),
      O => \Waveform[14]_INST_0_i_277_n_0\
    );
\Waveform[14]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(7),
      I1 => \channels[56].waveform\(7),
      I2 => \channels[57].waveform\(7),
      O => \Waveform[14]_INST_0_i_278_n_0\
    );
\Waveform[14]_INST_0_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(11),
      I1 => \channels[56].waveform\(11),
      I2 => \channels[57].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_275_n_0\,
      O => \Waveform[14]_INST_0_i_279_n_0\
    );
\Waveform[14]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_4\,
      I1 => \Waveform[14]_INST_0_i_53_n_4\,
      I2 => \Waveform[14]_INST_0_i_54_n_4\,
      O => \Waveform[14]_INST_0_i_28_n_0\
    );
\Waveform[14]_INST_0_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(10),
      I1 => \channels[56].waveform\(10),
      I2 => \channels[57].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_276_n_0\,
      O => \Waveform[14]_INST_0_i_280_n_0\
    );
\Waveform[14]_INST_0_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(9),
      I1 => \channels[56].waveform\(9),
      I2 => \channels[57].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_277_n_0\,
      O => \Waveform[14]_INST_0_i_281_n_0\
    );
\Waveform[14]_INST_0_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(8),
      I1 => \channels[56].waveform\(8),
      I2 => \channels[57].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_278_n_0\,
      O => \Waveform[14]_INST_0_i_282_n_0\
    );
\Waveform[14]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(10),
      I1 => \channels[59].waveform\(10),
      I2 => \channels[60].waveform\(10),
      O => \Waveform[14]_INST_0_i_283_n_0\
    );
\Waveform[14]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(9),
      I1 => \channels[59].waveform\(9),
      I2 => \channels[60].waveform\(9),
      O => \Waveform[14]_INST_0_i_284_n_0\
    );
\Waveform[14]_INST_0_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(8),
      I1 => \channels[59].waveform\(8),
      I2 => \channels[60].waveform\(8),
      O => \Waveform[14]_INST_0_i_285_n_0\
    );
\Waveform[14]_INST_0_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(7),
      I1 => \channels[59].waveform\(7),
      I2 => \channels[60].waveform\(7),
      O => \Waveform[14]_INST_0_i_286_n_0\
    );
\Waveform[14]_INST_0_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(11),
      I1 => \channels[59].waveform\(11),
      I2 => \channels[60].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_283_n_0\,
      O => \Waveform[14]_INST_0_i_287_n_0\
    );
\Waveform[14]_INST_0_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(10),
      I1 => \channels[59].waveform\(10),
      I2 => \channels[60].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_284_n_0\,
      O => \Waveform[14]_INST_0_i_288_n_0\
    );
\Waveform[14]_INST_0_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(9),
      I1 => \channels[59].waveform\(9),
      I2 => \channels[60].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_285_n_0\,
      O => \Waveform[14]_INST_0_i_289_n_0\
    );
\Waveform[14]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_4\,
      I1 => \Waveform[18]_INST_0_i_53_n_4\,
      I2 => \Waveform[18]_INST_0_i_54_n_4\,
      I3 => \Waveform[14]_INST_0_i_25_n_0\,
      O => \Waveform[14]_INST_0_i_29_n_0\
    );
\Waveform[14]_INST_0_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(8),
      I1 => \channels[59].waveform\(8),
      I2 => \channels[60].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_286_n_0\,
      O => \Waveform[14]_INST_0_i_290_n_0\
    );
\Waveform[14]_INST_0_i_291\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(10),
      I1 => \channels[62].waveform\(10),
      I2 => \channels[63].waveform\(10),
      O => \Waveform[14]_INST_0_i_291_n_0\
    );
\Waveform[14]_INST_0_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(9),
      I1 => \channels[62].waveform\(9),
      I2 => \channels[63].waveform\(9),
      O => \Waveform[14]_INST_0_i_292_n_0\
    );
\Waveform[14]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(8),
      I1 => \channels[62].waveform\(8),
      I2 => \channels[63].waveform\(8),
      O => \Waveform[14]_INST_0_i_293_n_0\
    );
\Waveform[14]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(7),
      I1 => \channels[62].waveform\(7),
      I2 => \channels[63].waveform\(7),
      O => \Waveform[14]_INST_0_i_294_n_0\
    );
\Waveform[14]_INST_0_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(11),
      I1 => \channels[62].waveform\(11),
      I2 => \channels[63].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_291_n_0\,
      O => \Waveform[14]_INST_0_i_295_n_0\
    );
\Waveform[14]_INST_0_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(10),
      I1 => \channels[62].waveform\(10),
      I2 => \channels[63].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_292_n_0\,
      O => \Waveform[14]_INST_0_i_296_n_0\
    );
\Waveform[14]_INST_0_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(9),
      I1 => \channels[62].waveform\(9),
      I2 => \channels[63].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_293_n_0\,
      O => \Waveform[14]_INST_0_i_297_n_0\
    );
\Waveform[14]_INST_0_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(8),
      I1 => \channels[62].waveform\(8),
      I2 => \channels[63].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_294_n_0\,
      O => \Waveform[14]_INST_0_i_298_n_0\
    );
\Waveform[14]_INST_0_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(10),
      I1 => \channels[23].waveform\(10),
      I2 => \channels[24].waveform\(10),
      O => \Waveform[14]_INST_0_i_299_n_0\
    );
\Waveform[14]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_7\,
      I1 => \Waveform[14]_INST_0_i_11_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_4\,
      I3 => \Waveform[14]_INST_0_i_13_n_4\,
      I4 => \Waveform[14]_INST_0_i_14_n_4\,
      O => \Waveform[14]_INST_0_i_3_n_0\
    );
\Waveform[14]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_5\,
      I1 => \Waveform[18]_INST_0_i_53_n_5\,
      I2 => \Waveform[18]_INST_0_i_54_n_5\,
      I3 => \Waveform[14]_INST_0_i_26_n_0\,
      O => \Waveform[14]_INST_0_i_30_n_0\
    );
\Waveform[14]_INST_0_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(9),
      I1 => \channels[23].waveform\(9),
      I2 => \channels[24].waveform\(9),
      O => \Waveform[14]_INST_0_i_300_n_0\
    );
\Waveform[14]_INST_0_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(8),
      I1 => \channels[23].waveform\(8),
      I2 => \channels[24].waveform\(8),
      O => \Waveform[14]_INST_0_i_301_n_0\
    );
\Waveform[14]_INST_0_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(7),
      I1 => \channels[23].waveform\(7),
      I2 => \channels[24].waveform\(7),
      O => \Waveform[14]_INST_0_i_302_n_0\
    );
\Waveform[14]_INST_0_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(11),
      I1 => \channels[23].waveform\(11),
      I2 => \channels[24].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_299_n_0\,
      O => \Waveform[14]_INST_0_i_303_n_0\
    );
\Waveform[14]_INST_0_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(10),
      I1 => \channels[23].waveform\(10),
      I2 => \channels[24].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_300_n_0\,
      O => \Waveform[14]_INST_0_i_304_n_0\
    );
\Waveform[14]_INST_0_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(9),
      I1 => \channels[23].waveform\(9),
      I2 => \channels[24].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_301_n_0\,
      O => \Waveform[14]_INST_0_i_305_n_0\
    );
\Waveform[14]_INST_0_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(8),
      I1 => \channels[23].waveform\(8),
      I2 => \channels[24].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_302_n_0\,
      O => \Waveform[14]_INST_0_i_306_n_0\
    );
\Waveform[14]_INST_0_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(10),
      I1 => \channels[26].waveform\(10),
      I2 => \channels[27].waveform\(10),
      O => \Waveform[14]_INST_0_i_307_n_0\
    );
\Waveform[14]_INST_0_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(9),
      I1 => \channels[26].waveform\(9),
      I2 => \channels[27].waveform\(9),
      O => \Waveform[14]_INST_0_i_308_n_0\
    );
\Waveform[14]_INST_0_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(8),
      I1 => \channels[26].waveform\(8),
      I2 => \channels[27].waveform\(8),
      O => \Waveform[14]_INST_0_i_309_n_0\
    );
\Waveform[14]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_6\,
      I1 => \Waveform[18]_INST_0_i_53_n_6\,
      I2 => \Waveform[18]_INST_0_i_54_n_6\,
      I3 => \Waveform[14]_INST_0_i_27_n_0\,
      O => \Waveform[14]_INST_0_i_31_n_0\
    );
\Waveform[14]_INST_0_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(7),
      I1 => \channels[26].waveform\(7),
      I2 => \channels[27].waveform\(7),
      O => \Waveform[14]_INST_0_i_310_n_0\
    );
\Waveform[14]_INST_0_i_311\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(11),
      I1 => \channels[26].waveform\(11),
      I2 => \channels[27].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_307_n_0\,
      O => \Waveform[14]_INST_0_i_311_n_0\
    );
\Waveform[14]_INST_0_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(10),
      I1 => \channels[26].waveform\(10),
      I2 => \channels[27].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_308_n_0\,
      O => \Waveform[14]_INST_0_i_312_n_0\
    );
\Waveform[14]_INST_0_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(9),
      I1 => \channels[26].waveform\(9),
      I2 => \channels[27].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_309_n_0\,
      O => \Waveform[14]_INST_0_i_313_n_0\
    );
\Waveform[14]_INST_0_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(8),
      I1 => \channels[26].waveform\(8),
      I2 => \channels[27].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_310_n_0\,
      O => \Waveform[14]_INST_0_i_314_n_0\
    );
\Waveform[14]_INST_0_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(10),
      I1 => \channels[29].waveform\(10),
      I2 => \channels[30].waveform\(10),
      O => \Waveform[14]_INST_0_i_315_n_0\
    );
\Waveform[14]_INST_0_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(9),
      I1 => \channels[29].waveform\(9),
      I2 => \channels[30].waveform\(9),
      O => \Waveform[14]_INST_0_i_316_n_0\
    );
\Waveform[14]_INST_0_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(8),
      I1 => \channels[29].waveform\(8),
      I2 => \channels[30].waveform\(8),
      O => \Waveform[14]_INST_0_i_317_n_0\
    );
\Waveform[14]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(7),
      I1 => \channels[29].waveform\(7),
      I2 => \channels[30].waveform\(7),
      O => \Waveform[14]_INST_0_i_318_n_0\
    );
\Waveform[14]_INST_0_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(11),
      I1 => \channels[29].waveform\(11),
      I2 => \channels[30].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_315_n_0\,
      O => \Waveform[14]_INST_0_i_319_n_0\
    );
\Waveform[14]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_7\,
      I1 => \Waveform[18]_INST_0_i_53_n_7\,
      I2 => \Waveform[18]_INST_0_i_54_n_7\,
      I3 => \Waveform[14]_INST_0_i_28_n_0\,
      O => \Waveform[14]_INST_0_i_32_n_0\
    );
\Waveform[14]_INST_0_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(10),
      I1 => \channels[29].waveform\(10),
      I2 => \channels[30].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_316_n_0\,
      O => \Waveform[14]_INST_0_i_320_n_0\
    );
\Waveform[14]_INST_0_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(9),
      I1 => \channels[29].waveform\(9),
      I2 => \channels[30].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_317_n_0\,
      O => \Waveform[14]_INST_0_i_321_n_0\
    );
\Waveform[14]_INST_0_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(8),
      I1 => \channels[29].waveform\(8),
      I2 => \channels[30].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_318_n_0\,
      O => \Waveform[14]_INST_0_i_322_n_0\
    );
\Waveform[14]_INST_0_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(10),
      I1 => \channels[32].waveform\(10),
      I2 => \channels[33].waveform\(10),
      O => \Waveform[14]_INST_0_i_323_n_0\
    );
\Waveform[14]_INST_0_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(9),
      I1 => \channels[32].waveform\(9),
      I2 => \channels[33].waveform\(9),
      O => \Waveform[14]_INST_0_i_324_n_0\
    );
\Waveform[14]_INST_0_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(8),
      I1 => \channels[32].waveform\(8),
      I2 => \channels[33].waveform\(8),
      O => \Waveform[14]_INST_0_i_325_n_0\
    );
\Waveform[14]_INST_0_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(7),
      I1 => \channels[32].waveform\(7),
      I2 => \channels[33].waveform\(7),
      O => \Waveform[14]_INST_0_i_326_n_0\
    );
\Waveform[14]_INST_0_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(11),
      I1 => \channels[32].waveform\(11),
      I2 => \channels[33].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_323_n_0\,
      O => \Waveform[14]_INST_0_i_327_n_0\
    );
\Waveform[14]_INST_0_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(10),
      I1 => \channels[32].waveform\(10),
      I2 => \channels[33].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_324_n_0\,
      O => \Waveform[14]_INST_0_i_328_n_0\
    );
\Waveform[14]_INST_0_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(9),
      I1 => \channels[32].waveform\(9),
      I2 => \channels[33].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_325_n_0\,
      O => \Waveform[14]_INST_0_i_329_n_0\
    );
\Waveform[14]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_5\,
      I1 => \Waveform[18]_INST_0_i_56_n_5\,
      I2 => \Waveform[18]_INST_0_i_57_n_5\,
      O => \Waveform[14]_INST_0_i_33_n_0\
    );
\Waveform[14]_INST_0_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(8),
      I1 => \channels[32].waveform\(8),
      I2 => \channels[33].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_326_n_0\,
      O => \Waveform[14]_INST_0_i_330_n_0\
    );
\Waveform[14]_INST_0_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(10),
      I1 => \channels[35].waveform\(10),
      I2 => \channels[36].waveform\(10),
      O => \Waveform[14]_INST_0_i_331_n_0\
    );
\Waveform[14]_INST_0_i_332\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(9),
      I1 => \channels[35].waveform\(9),
      I2 => \channels[36].waveform\(9),
      O => \Waveform[14]_INST_0_i_332_n_0\
    );
\Waveform[14]_INST_0_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(8),
      I1 => \channels[35].waveform\(8),
      I2 => \channels[36].waveform\(8),
      O => \Waveform[14]_INST_0_i_333_n_0\
    );
\Waveform[14]_INST_0_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(7),
      I1 => \channels[35].waveform\(7),
      I2 => \channels[36].waveform\(7),
      O => \Waveform[14]_INST_0_i_334_n_0\
    );
\Waveform[14]_INST_0_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(11),
      I1 => \channels[35].waveform\(11),
      I2 => \channels[36].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_331_n_0\,
      O => \Waveform[14]_INST_0_i_335_n_0\
    );
\Waveform[14]_INST_0_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(10),
      I1 => \channels[35].waveform\(10),
      I2 => \channels[36].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_332_n_0\,
      O => \Waveform[14]_INST_0_i_336_n_0\
    );
\Waveform[14]_INST_0_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(9),
      I1 => \channels[35].waveform\(9),
      I2 => \channels[36].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_333_n_0\,
      O => \Waveform[14]_INST_0_i_337_n_0\
    );
\Waveform[14]_INST_0_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(8),
      I1 => \channels[35].waveform\(8),
      I2 => \channels[36].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_334_n_0\,
      O => \Waveform[14]_INST_0_i_338_n_0\
    );
\Waveform[14]_INST_0_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(10),
      I1 => \channels[38].waveform\(10),
      I2 => \channels[39].waveform\(10),
      O => \Waveform[14]_INST_0_i_339_n_0\
    );
\Waveform[14]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_6\,
      I1 => \Waveform[18]_INST_0_i_56_n_6\,
      I2 => \Waveform[18]_INST_0_i_57_n_6\,
      O => \Waveform[14]_INST_0_i_34_n_0\
    );
\Waveform[14]_INST_0_i_340\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(9),
      I1 => \channels[38].waveform\(9),
      I2 => \channels[39].waveform\(9),
      O => \Waveform[14]_INST_0_i_340_n_0\
    );
\Waveform[14]_INST_0_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(8),
      I1 => \channels[38].waveform\(8),
      I2 => \channels[39].waveform\(8),
      O => \Waveform[14]_INST_0_i_341_n_0\
    );
\Waveform[14]_INST_0_i_342\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(7),
      I1 => \channels[38].waveform\(7),
      I2 => \channels[39].waveform\(7),
      O => \Waveform[14]_INST_0_i_342_n_0\
    );
\Waveform[14]_INST_0_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(11),
      I1 => \channels[38].waveform\(11),
      I2 => \channels[39].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_339_n_0\,
      O => \Waveform[14]_INST_0_i_343_n_0\
    );
\Waveform[14]_INST_0_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(10),
      I1 => \channels[38].waveform\(10),
      I2 => \channels[39].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_340_n_0\,
      O => \Waveform[14]_INST_0_i_344_n_0\
    );
\Waveform[14]_INST_0_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(9),
      I1 => \channels[38].waveform\(9),
      I2 => \channels[39].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_341_n_0\,
      O => \Waveform[14]_INST_0_i_345_n_0\
    );
\Waveform[14]_INST_0_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(8),
      I1 => \channels[38].waveform\(8),
      I2 => \channels[39].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_342_n_0\,
      O => \Waveform[14]_INST_0_i_346_n_0\
    );
\Waveform[14]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(10),
      I1 => \channels[41].waveform\(10),
      I2 => \channels[42].waveform\(10),
      O => \Waveform[14]_INST_0_i_347_n_0\
    );
\Waveform[14]_INST_0_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(9),
      I1 => \channels[41].waveform\(9),
      I2 => \channels[42].waveform\(9),
      O => \Waveform[14]_INST_0_i_348_n_0\
    );
\Waveform[14]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(8),
      I1 => \channels[41].waveform\(8),
      I2 => \channels[42].waveform\(8),
      O => \Waveform[14]_INST_0_i_349_n_0\
    );
\Waveform[14]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_7\,
      I1 => \Waveform[18]_INST_0_i_56_n_7\,
      I2 => \Waveform[18]_INST_0_i_57_n_7\,
      O => \Waveform[14]_INST_0_i_35_n_0\
    );
\Waveform[14]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(7),
      I1 => \channels[41].waveform\(7),
      I2 => \channels[42].waveform\(7),
      O => \Waveform[14]_INST_0_i_350_n_0\
    );
\Waveform[14]_INST_0_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(11),
      I1 => \channels[41].waveform\(11),
      I2 => \channels[42].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_347_n_0\,
      O => \Waveform[14]_INST_0_i_351_n_0\
    );
\Waveform[14]_INST_0_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(10),
      I1 => \channels[41].waveform\(10),
      I2 => \channels[42].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_348_n_0\,
      O => \Waveform[14]_INST_0_i_352_n_0\
    );
\Waveform[14]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(9),
      I1 => \channels[41].waveform\(9),
      I2 => \channels[42].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_349_n_0\,
      O => \Waveform[14]_INST_0_i_353_n_0\
    );
\Waveform[14]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(8),
      I1 => \channels[41].waveform\(8),
      I2 => \channels[42].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_350_n_0\,
      O => \Waveform[14]_INST_0_i_354_n_0\
    );
\Waveform[14]_INST_0_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(10),
      I1 => \channels[44].waveform\(10),
      I2 => \channels[45].waveform\(10),
      O => \Waveform[14]_INST_0_i_355_n_0\
    );
\Waveform[14]_INST_0_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(9),
      I1 => \channels[44].waveform\(9),
      I2 => \channels[45].waveform\(9),
      O => \Waveform[14]_INST_0_i_356_n_0\
    );
\Waveform[14]_INST_0_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(8),
      I1 => \channels[44].waveform\(8),
      I2 => \channels[45].waveform\(8),
      O => \Waveform[14]_INST_0_i_357_n_0\
    );
\Waveform[14]_INST_0_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(7),
      I1 => \channels[44].waveform\(7),
      I2 => \channels[45].waveform\(7),
      O => \Waveform[14]_INST_0_i_358_n_0\
    );
\Waveform[14]_INST_0_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(11),
      I1 => \channels[44].waveform\(11),
      I2 => \channels[45].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_355_n_0\,
      O => \Waveform[14]_INST_0_i_359_n_0\
    );
\Waveform[14]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_4\,
      I1 => \Waveform[14]_INST_0_i_56_n_4\,
      I2 => \Waveform[14]_INST_0_i_57_n_4\,
      O => \Waveform[14]_INST_0_i_36_n_0\
    );
\Waveform[14]_INST_0_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(10),
      I1 => \channels[44].waveform\(10),
      I2 => \channels[45].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_356_n_0\,
      O => \Waveform[14]_INST_0_i_360_n_0\
    );
\Waveform[14]_INST_0_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(9),
      I1 => \channels[44].waveform\(9),
      I2 => \channels[45].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_357_n_0\,
      O => \Waveform[14]_INST_0_i_361_n_0\
    );
\Waveform[14]_INST_0_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(8),
      I1 => \channels[44].waveform\(8),
      I2 => \channels[45].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_358_n_0\,
      O => \Waveform[14]_INST_0_i_362_n_0\
    );
\Waveform[14]_INST_0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(10),
      I1 => \channels[47].waveform\(10),
      I2 => \channels[48].waveform\(10),
      O => \Waveform[14]_INST_0_i_363_n_0\
    );
\Waveform[14]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(9),
      I1 => \channels[47].waveform\(9),
      I2 => \channels[48].waveform\(9),
      O => \Waveform[14]_INST_0_i_364_n_0\
    );
\Waveform[14]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(8),
      I1 => \channels[47].waveform\(8),
      I2 => \channels[48].waveform\(8),
      O => \Waveform[14]_INST_0_i_365_n_0\
    );
\Waveform[14]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(7),
      I1 => \channels[47].waveform\(7),
      I2 => \channels[48].waveform\(7),
      O => \Waveform[14]_INST_0_i_366_n_0\
    );
\Waveform[14]_INST_0_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(11),
      I1 => \channels[47].waveform\(11),
      I2 => \channels[48].waveform\(11),
      I3 => \Waveform[14]_INST_0_i_363_n_0\,
      O => \Waveform[14]_INST_0_i_367_n_0\
    );
\Waveform[14]_INST_0_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(10),
      I1 => \channels[47].waveform\(10),
      I2 => \channels[48].waveform\(10),
      I3 => \Waveform[14]_INST_0_i_364_n_0\,
      O => \Waveform[14]_INST_0_i_368_n_0\
    );
\Waveform[14]_INST_0_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(9),
      I1 => \channels[47].waveform\(9),
      I2 => \channels[48].waveform\(9),
      I3 => \Waveform[14]_INST_0_i_365_n_0\,
      O => \Waveform[14]_INST_0_i_369_n_0\
    );
\Waveform[14]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_4\,
      I1 => \Waveform[18]_INST_0_i_56_n_4\,
      I2 => \Waveform[18]_INST_0_i_57_n_4\,
      I3 => \Waveform[14]_INST_0_i_33_n_0\,
      O => \Waveform[14]_INST_0_i_37_n_0\
    );
\Waveform[14]_INST_0_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(8),
      I1 => \channels[47].waveform\(8),
      I2 => \channels[48].waveform\(8),
      I3 => \Waveform[14]_INST_0_i_366_n_0\,
      O => \Waveform[14]_INST_0_i_370_n_0\
    );
\Waveform[14]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_5\,
      I1 => \Waveform[18]_INST_0_i_56_n_5\,
      I2 => \Waveform[18]_INST_0_i_57_n_5\,
      I3 => \Waveform[14]_INST_0_i_34_n_0\,
      O => \Waveform[14]_INST_0_i_38_n_0\
    );
\Waveform[14]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_6\,
      I1 => \Waveform[18]_INST_0_i_56_n_6\,
      I2 => \Waveform[18]_INST_0_i_57_n_6\,
      I3 => \Waveform[14]_INST_0_i_35_n_0\,
      O => \Waveform[14]_INST_0_i_39_n_0\
    );
\Waveform[14]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_4\,
      I1 => \Waveform[14]_INST_0_i_16_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_5\,
      I3 => \Waveform[14]_INST_0_i_13_n_5\,
      I4 => \Waveform[14]_INST_0_i_14_n_5\,
      O => \Waveform[14]_INST_0_i_4_n_0\
    );
\Waveform[14]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_7\,
      I1 => \Waveform[18]_INST_0_i_56_n_7\,
      I2 => \Waveform[18]_INST_0_i_57_n_7\,
      I3 => \Waveform[14]_INST_0_i_36_n_0\,
      O => \Waveform[14]_INST_0_i_40_n_0\
    );
\Waveform[14]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_5\,
      I1 => \Waveform[18]_INST_0_i_59_n_5\,
      I2 => \Waveform[18]_INST_0_i_60_n_5\,
      O => \Waveform[14]_INST_0_i_41_n_0\
    );
\Waveform[14]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_6\,
      I1 => \Waveform[18]_INST_0_i_59_n_6\,
      I2 => \Waveform[18]_INST_0_i_60_n_6\,
      O => \Waveform[14]_INST_0_i_42_n_0\
    );
\Waveform[14]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_7\,
      I1 => \Waveform[18]_INST_0_i_59_n_7\,
      I2 => \Waveform[18]_INST_0_i_60_n_7\,
      O => \Waveform[14]_INST_0_i_43_n_0\
    );
\Waveform[14]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_4\,
      I1 => \Waveform[14]_INST_0_i_59_n_4\,
      I2 => \Waveform[14]_INST_0_i_60_n_4\,
      O => \Waveform[14]_INST_0_i_44_n_0\
    );
\Waveform[14]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_4\,
      I1 => \Waveform[18]_INST_0_i_59_n_4\,
      I2 => \Waveform[18]_INST_0_i_60_n_4\,
      I3 => \Waveform[14]_INST_0_i_41_n_0\,
      O => \Waveform[14]_INST_0_i_45_n_0\
    );
\Waveform[14]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_5\,
      I1 => \Waveform[18]_INST_0_i_59_n_5\,
      I2 => \Waveform[18]_INST_0_i_60_n_5\,
      I3 => \Waveform[14]_INST_0_i_42_n_0\,
      O => \Waveform[14]_INST_0_i_46_n_0\
    );
\Waveform[14]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_6\,
      I1 => \Waveform[18]_INST_0_i_59_n_6\,
      I2 => \Waveform[18]_INST_0_i_60_n_6\,
      I3 => \Waveform[14]_INST_0_i_43_n_0\,
      O => \Waveform[14]_INST_0_i_47_n_0\
    );
\Waveform[14]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_7\,
      I1 => \Waveform[18]_INST_0_i_59_n_7\,
      I2 => \Waveform[18]_INST_0_i_60_n_7\,
      I3 => \Waveform[14]_INST_0_i_44_n_0\,
      O => \Waveform[14]_INST_0_i_48_n_0\
    );
\Waveform[14]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_64_n_0\,
      O(3) => \Waveform[14]_INST_0_i_49_n_4\,
      O(2) => \Waveform[14]_INST_0_i_49_n_5\,
      O(1) => \Waveform[14]_INST_0_i_49_n_6\,
      O(0) => \Waveform[14]_INST_0_i_49_n_7\,
      S(3) => \Waveform[14]_INST_0_i_65_n_0\,
      S(2) => \Waveform[14]_INST_0_i_66_n_0\,
      S(1) => \Waveform[14]_INST_0_i_67_n_0\,
      S(0) => \Waveform[14]_INST_0_i_68_n_0\
    );
\Waveform[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_1_n_0\,
      I1 => \Waveform[18]_INST_0_i_16_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_4\,
      I3 => \Waveform[18]_INST_0_i_14_n_5\,
      I4 => \Waveform[18]_INST_0_i_13_n_5\,
      I5 => \Waveform[18]_INST_0_i_12_n_5\,
      O => \Waveform[14]_INST_0_i_5_n_0\
    );
\Waveform[14]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_72_n_0\,
      O(3) => \Waveform[14]_INST_0_i_50_n_4\,
      O(2) => \Waveform[14]_INST_0_i_50_n_5\,
      O(1) => \Waveform[14]_INST_0_i_50_n_6\,
      O(0) => \Waveform[14]_INST_0_i_50_n_7\,
      S(3) => \Waveform[14]_INST_0_i_73_n_0\,
      S(2) => \Waveform[14]_INST_0_i_74_n_0\,
      S(1) => \Waveform[14]_INST_0_i_75_n_0\,
      S(0) => \Waveform[14]_INST_0_i_76_n_0\
    );
\Waveform[14]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_80_n_0\,
      O(3) => \Waveform[14]_INST_0_i_51_n_4\,
      O(2) => \Waveform[14]_INST_0_i_51_n_5\,
      O(1) => \Waveform[14]_INST_0_i_51_n_6\,
      O(0) => \Waveform[14]_INST_0_i_51_n_7\,
      S(3) => \Waveform[14]_INST_0_i_81_n_0\,
      S(2) => \Waveform[14]_INST_0_i_82_n_0\,
      S(1) => \Waveform[14]_INST_0_i_83_n_0\,
      S(0) => \Waveform[14]_INST_0_i_84_n_0\
    );
\Waveform[14]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_88_n_0\,
      O(3) => \Waveform[14]_INST_0_i_52_n_4\,
      O(2) => \Waveform[14]_INST_0_i_52_n_5\,
      O(1) => \Waveform[14]_INST_0_i_52_n_6\,
      O(0) => \Waveform[14]_INST_0_i_52_n_7\,
      S(3) => \Waveform[14]_INST_0_i_89_n_0\,
      S(2) => \Waveform[14]_INST_0_i_90_n_0\,
      S(1) => \Waveform[14]_INST_0_i_91_n_0\,
      S(0) => \Waveform[14]_INST_0_i_92_n_0\
    );
\Waveform[14]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_96_n_0\,
      O(3) => \Waveform[14]_INST_0_i_53_n_4\,
      O(2) => \Waveform[14]_INST_0_i_53_n_5\,
      O(1) => \Waveform[14]_INST_0_i_53_n_6\,
      O(0) => \Waveform[14]_INST_0_i_53_n_7\,
      S(3) => \Waveform[14]_INST_0_i_97_n_0\,
      S(2) => \Waveform[14]_INST_0_i_98_n_0\,
      S(1) => \Waveform[14]_INST_0_i_99_n_0\,
      S(0) => \Waveform[14]_INST_0_i_100_n_0\
    );
\Waveform[14]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_104_n_0\,
      O(3) => \Waveform[14]_INST_0_i_54_n_4\,
      O(2) => \Waveform[14]_INST_0_i_54_n_5\,
      O(1) => \Waveform[14]_INST_0_i_54_n_6\,
      O(0) => \Waveform[14]_INST_0_i_54_n_7\,
      S(3) => \Waveform[14]_INST_0_i_105_n_0\,
      S(2) => \Waveform[14]_INST_0_i_106_n_0\,
      S(1) => \Waveform[14]_INST_0_i_107_n_0\,
      S(0) => \Waveform[14]_INST_0_i_108_n_0\
    );
\Waveform[14]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_112_n_0\,
      O(3) => \Waveform[14]_INST_0_i_55_n_4\,
      O(2) => \Waveform[14]_INST_0_i_55_n_5\,
      O(1) => \Waveform[14]_INST_0_i_55_n_6\,
      O(0) => \Waveform[14]_INST_0_i_55_n_7\,
      S(3) => \Waveform[14]_INST_0_i_113_n_0\,
      S(2) => \Waveform[14]_INST_0_i_114_n_0\,
      S(1) => \Waveform[14]_INST_0_i_115_n_0\,
      S(0) => \Waveform[14]_INST_0_i_116_n_0\
    );
\Waveform[14]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_120_n_0\,
      O(3) => \Waveform[14]_INST_0_i_56_n_4\,
      O(2) => \Waveform[14]_INST_0_i_56_n_5\,
      O(1) => \Waveform[14]_INST_0_i_56_n_6\,
      O(0) => \Waveform[14]_INST_0_i_56_n_7\,
      S(3) => \Waveform[14]_INST_0_i_121_n_0\,
      S(2) => \Waveform[14]_INST_0_i_122_n_0\,
      S(1) => \Waveform[14]_INST_0_i_123_n_0\,
      S(0) => \Waveform[14]_INST_0_i_124_n_0\
    );
\Waveform[14]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_128_n_0\,
      O(3) => \Waveform[14]_INST_0_i_57_n_4\,
      O(2) => \Waveform[14]_INST_0_i_57_n_5\,
      O(1) => \Waveform[14]_INST_0_i_57_n_6\,
      O(0) => \Waveform[14]_INST_0_i_57_n_7\,
      S(3) => \Waveform[14]_INST_0_i_129_n_0\,
      S(2) => \Waveform[14]_INST_0_i_130_n_0\,
      S(1) => \Waveform[14]_INST_0_i_131_n_0\,
      S(0) => \Waveform[14]_INST_0_i_132_n_0\
    );
\Waveform[14]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_136_n_0\,
      O(3) => \Waveform[14]_INST_0_i_58_n_4\,
      O(2) => \Waveform[14]_INST_0_i_58_n_5\,
      O(1) => \Waveform[14]_INST_0_i_58_n_6\,
      O(0) => \Waveform[14]_INST_0_i_58_n_7\,
      S(3) => \Waveform[14]_INST_0_i_137_n_0\,
      S(2) => \Waveform[14]_INST_0_i_138_n_0\,
      S(1) => \Waveform[14]_INST_0_i_139_n_0\,
      S(0) => \Waveform[14]_INST_0_i_140_n_0\
    );
\Waveform[14]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_144_n_0\,
      O(3) => \Waveform[14]_INST_0_i_59_n_4\,
      O(2) => \Waveform[14]_INST_0_i_59_n_5\,
      O(1) => \Waveform[14]_INST_0_i_59_n_6\,
      O(0) => \Waveform[14]_INST_0_i_59_n_7\,
      S(3) => \Waveform[14]_INST_0_i_145_n_0\,
      S(2) => \Waveform[14]_INST_0_i_146_n_0\,
      S(1) => \Waveform[14]_INST_0_i_147_n_0\,
      S(0) => \Waveform[14]_INST_0_i_148_n_0\
    );
\Waveform[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_2_n_0\,
      I1 => \Waveform[14]_INST_0_i_9_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_5\,
      I3 => \Waveform[18]_INST_0_i_14_n_6\,
      I4 => \Waveform[18]_INST_0_i_13_n_6\,
      I5 => \Waveform[18]_INST_0_i_12_n_6\,
      O => \Waveform[14]_INST_0_i_6_n_0\
    );
\Waveform[14]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_152_n_0\,
      O(3) => \Waveform[14]_INST_0_i_60_n_4\,
      O(2) => \Waveform[14]_INST_0_i_60_n_5\,
      O(1) => \Waveform[14]_INST_0_i_60_n_6\,
      O(0) => \Waveform[14]_INST_0_i_60_n_7\,
      S(3) => \Waveform[14]_INST_0_i_153_n_0\,
      S(2) => \Waveform[14]_INST_0_i_154_n_0\,
      S(1) => \Waveform[14]_INST_0_i_155_n_0\,
      S(0) => \Waveform[14]_INST_0_i_156_n_0\
    );
\Waveform[14]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(14),
      I1 => \channels[5].waveform\(14),
      I2 => \channels[6].waveform\(14),
      O => \Waveform[14]_INST_0_i_61_n_0\
    );
\Waveform[14]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(13),
      I1 => \channels[5].waveform\(13),
      I2 => \channels[6].waveform\(13),
      O => \Waveform[14]_INST_0_i_62_n_0\
    );
\Waveform[14]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(12),
      I1 => \channels[5].waveform\(12),
      I2 => \channels[6].waveform\(12),
      O => \Waveform[14]_INST_0_i_63_n_0\
    );
\Waveform[14]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(11),
      I1 => \channels[5].waveform\(11),
      I2 => \channels[6].waveform\(11),
      O => \Waveform[14]_INST_0_i_64_n_0\
    );
\Waveform[14]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(15),
      I1 => \channels[5].waveform\(15),
      I2 => \channels[6].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_61_n_0\,
      O => \Waveform[14]_INST_0_i_65_n_0\
    );
\Waveform[14]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(14),
      I1 => \channels[5].waveform\(14),
      I2 => \channels[6].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_62_n_0\,
      O => \Waveform[14]_INST_0_i_66_n_0\
    );
\Waveform[14]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(13),
      I1 => \channels[5].waveform\(13),
      I2 => \channels[6].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_63_n_0\,
      O => \Waveform[14]_INST_0_i_67_n_0\
    );
\Waveform[14]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(12),
      I1 => \channels[5].waveform\(12),
      I2 => \channels[6].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_64_n_0\,
      O => \Waveform[14]_INST_0_i_68_n_0\
    );
\Waveform[14]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(14),
      I1 => \channels[8].waveform\(14),
      I2 => \channels[9].waveform\(14),
      O => \Waveform[14]_INST_0_i_69_n_0\
    );
\Waveform[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_3_n_0\,
      I1 => \Waveform[14]_INST_0_i_10_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_6\,
      I3 => \Waveform[18]_INST_0_i_14_n_7\,
      I4 => \Waveform[18]_INST_0_i_13_n_7\,
      I5 => \Waveform[18]_INST_0_i_12_n_7\,
      O => \Waveform[14]_INST_0_i_7_n_0\
    );
\Waveform[14]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(13),
      I1 => \channels[8].waveform\(13),
      I2 => \channels[9].waveform\(13),
      O => \Waveform[14]_INST_0_i_70_n_0\
    );
\Waveform[14]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(12),
      I1 => \channels[8].waveform\(12),
      I2 => \channels[9].waveform\(12),
      O => \Waveform[14]_INST_0_i_71_n_0\
    );
\Waveform[14]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(11),
      I1 => \channels[8].waveform\(11),
      I2 => \channels[9].waveform\(11),
      O => \Waveform[14]_INST_0_i_72_n_0\
    );
\Waveform[14]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(15),
      I1 => \channels[8].waveform\(15),
      I2 => \channels[9].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_69_n_0\,
      O => \Waveform[14]_INST_0_i_73_n_0\
    );
\Waveform[14]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(14),
      I1 => \channels[8].waveform\(14),
      I2 => \channels[9].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_70_n_0\,
      O => \Waveform[14]_INST_0_i_74_n_0\
    );
\Waveform[14]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(13),
      I1 => \channels[8].waveform\(13),
      I2 => \channels[9].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_71_n_0\,
      O => \Waveform[14]_INST_0_i_75_n_0\
    );
\Waveform[14]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(12),
      I1 => \channels[8].waveform\(12),
      I2 => \channels[9].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_72_n_0\,
      O => \Waveform[14]_INST_0_i_76_n_0\
    );
\Waveform[14]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(14),
      I1 => \channels[11].waveform\(14),
      I2 => \channels[12].waveform\(14),
      O => \Waveform[14]_INST_0_i_77_n_0\
    );
\Waveform[14]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(13),
      I1 => \channels[11].waveform\(13),
      I2 => \channels[12].waveform\(13),
      O => \Waveform[14]_INST_0_i_78_n_0\
    );
\Waveform[14]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(12),
      I1 => \channels[11].waveform\(12),
      I2 => \channels[12].waveform\(12),
      O => \Waveform[14]_INST_0_i_79_n_0\
    );
\Waveform[14]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_4_n_0\,
      I1 => \Waveform[14]_INST_0_i_11_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_7\,
      I3 => \Waveform[14]_INST_0_i_14_n_4\,
      I4 => \Waveform[14]_INST_0_i_13_n_4\,
      I5 => \Waveform[14]_INST_0_i_12_n_4\,
      O => \Waveform[14]_INST_0_i_8_n_0\
    );
\Waveform[14]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(11),
      I1 => \channels[11].waveform\(11),
      I2 => \channels[12].waveform\(11),
      O => \Waveform[14]_INST_0_i_80_n_0\
    );
\Waveform[14]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(15),
      I1 => \channels[11].waveform\(15),
      I2 => \channels[12].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_77_n_0\,
      O => \Waveform[14]_INST_0_i_81_n_0\
    );
\Waveform[14]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(14),
      I1 => \channels[11].waveform\(14),
      I2 => \channels[12].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_78_n_0\,
      O => \Waveform[14]_INST_0_i_82_n_0\
    );
\Waveform[14]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(13),
      I1 => \channels[11].waveform\(13),
      I2 => \channels[12].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_79_n_0\,
      O => \Waveform[14]_INST_0_i_83_n_0\
    );
\Waveform[14]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(12),
      I1 => \channels[11].waveform\(12),
      I2 => \channels[12].waveform\(12),
      I3 => \Waveform[14]_INST_0_i_80_n_0\,
      O => \Waveform[14]_INST_0_i_84_n_0\
    );
\Waveform[14]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_5\,
      I1 => \Waveform[18]_INST_0_i_194_n_5\,
      I2 => \Waveform[18]_INST_0_i_195_n_5\,
      O => \Waveform[14]_INST_0_i_85_n_0\
    );
\Waveform[14]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_6\,
      I1 => \Waveform[18]_INST_0_i_194_n_6\,
      I2 => \Waveform[18]_INST_0_i_195_n_6\,
      O => \Waveform[14]_INST_0_i_86_n_0\
    );
\Waveform[14]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_7\,
      I1 => \Waveform[18]_INST_0_i_194_n_7\,
      I2 => \Waveform[18]_INST_0_i_195_n_7\,
      O => \Waveform[14]_INST_0_i_87_n_0\
    );
\Waveform[14]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_193_n_4\,
      I1 => \Waveform[14]_INST_0_i_194_n_4\,
      I2 => \Waveform[14]_INST_0_i_195_n_4\,
      O => \Waveform[14]_INST_0_i_88_n_0\
    );
\Waveform[14]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_4\,
      I1 => \Waveform[18]_INST_0_i_194_n_4\,
      I2 => \Waveform[18]_INST_0_i_195_n_4\,
      I3 => \Waveform[14]_INST_0_i_85_n_0\,
      O => \Waveform[14]_INST_0_i_89_n_0\
    );
\Waveform[14]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_5\,
      I1 => \Waveform[18]_INST_0_i_14_n_5\,
      I2 => \Waveform[18]_INST_0_i_13_n_5\,
      O => \Waveform[14]_INST_0_i_9_n_0\
    );
\Waveform[14]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_5\,
      I1 => \Waveform[18]_INST_0_i_194_n_5\,
      I2 => \Waveform[18]_INST_0_i_195_n_5\,
      I3 => \Waveform[14]_INST_0_i_86_n_0\,
      O => \Waveform[14]_INST_0_i_90_n_0\
    );
\Waveform[14]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_6\,
      I1 => \Waveform[18]_INST_0_i_194_n_6\,
      I2 => \Waveform[18]_INST_0_i_195_n_6\,
      I3 => \Waveform[14]_INST_0_i_87_n_0\,
      O => \Waveform[14]_INST_0_i_91_n_0\
    );
\Waveform[14]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_7\,
      I1 => \Waveform[18]_INST_0_i_194_n_7\,
      I2 => \Waveform[18]_INST_0_i_195_n_7\,
      I3 => \Waveform[14]_INST_0_i_88_n_0\,
      O => \Waveform[14]_INST_0_i_92_n_0\
    );
\Waveform[14]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_5\,
      I1 => \Waveform[18]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(14),
      O => \Waveform[14]_INST_0_i_93_n_0\
    );
\Waveform[14]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_6\,
      I1 => \Waveform[18]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(13),
      O => \Waveform[14]_INST_0_i_94_n_0\
    );
\Waveform[14]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_7\,
      I1 => \Waveform[18]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(12),
      O => \Waveform[14]_INST_0_i_95_n_0\
    );
\Waveform[14]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_199_n_4\,
      I1 => \Waveform[14]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(11),
      O => \Waveform[14]_INST_0_i_96_n_0\
    );
\Waveform[14]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_4\,
      I1 => \Waveform[18]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(15),
      I3 => \Waveform[14]_INST_0_i_93_n_0\,
      O => \Waveform[14]_INST_0_i_97_n_0\
    );
\Waveform[14]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_5\,
      I1 => \Waveform[18]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(14),
      I3 => \Waveform[14]_INST_0_i_94_n_0\,
      O => \Waveform[14]_INST_0_i_98_n_0\
    );
\Waveform[14]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_6\,
      I1 => \Waveform[18]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(13),
      I3 => \Waveform[14]_INST_0_i_95_n_0\,
      O => \Waveform[14]_INST_0_i_99_n_0\
    );
\Waveform[18]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_n_0\,
      CO(3) => \Waveform[18]_INST_0_n_0\,
      CO(2) => \Waveform[18]_INST_0_n_1\,
      CO(1) => \Waveform[18]_INST_0_n_2\,
      CO(0) => \Waveform[18]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(21 downto 18),
      S(3) => \Waveform[18]_INST_0_i_5_n_0\,
      S(2) => \Waveform[18]_INST_0_i_6_n_0\,
      S(1) => \Waveform[18]_INST_0_i_7_n_0\,
      S(0) => \Waveform[18]_INST_0_i_8_n_0\
    );
\Waveform[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_5\,
      I1 => \Waveform[18]_INST_0_i_9_n_0\,
      I2 => \Waveform[22]_INST_0_i_6_n_6\,
      I3 => \Waveform[22]_INST_0_i_7_n_6\,
      I4 => \Waveform[22]_INST_0_i_8_n_6\,
      O => \Waveform[18]_INST_0_i_1_n_0\
    );
\Waveform[18]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_6\,
      I1 => \Waveform[22]_INST_0_i_8_n_6\,
      I2 => \Waveform[22]_INST_0_i_7_n_6\,
      O => \Waveform[18]_INST_0_i_10_n_0\
    );
\Waveform[18]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_7\,
      I1 => \Waveform[22]_INST_0_i_349_n_7\,
      I2 => \channels[0].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_96_n_0\,
      O => \Waveform[18]_INST_0_i_100_n_0\
    );
\Waveform[18]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(18),
      I1 => \channels[2].waveform\(18),
      I2 => \channels[3].waveform\(18),
      O => \Waveform[18]_INST_0_i_101_n_0\
    );
\Waveform[18]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(17),
      I1 => \channels[2].waveform\(17),
      I2 => \channels[3].waveform\(17),
      O => \Waveform[18]_INST_0_i_102_n_0\
    );
\Waveform[18]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(16),
      I1 => \channels[2].waveform\(16),
      I2 => \channels[3].waveform\(16),
      O => \Waveform[18]_INST_0_i_103_n_0\
    );
\Waveform[18]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(15),
      I1 => \channels[2].waveform\(15),
      I2 => \channels[3].waveform\(15),
      O => \Waveform[18]_INST_0_i_104_n_0\
    );
\Waveform[18]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(19),
      I1 => \channels[2].waveform\(19),
      I2 => \channels[3].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_101_n_0\,
      O => \Waveform[18]_INST_0_i_105_n_0\
    );
\Waveform[18]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(18),
      I1 => \channels[2].waveform\(18),
      I2 => \channels[3].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_102_n_0\,
      O => \Waveform[18]_INST_0_i_106_n_0\
    );
\Waveform[18]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(17),
      I1 => \channels[2].waveform\(17),
      I2 => \channels[3].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_103_n_0\,
      O => \Waveform[18]_INST_0_i_107_n_0\
    );
\Waveform[18]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(16),
      I1 => \channels[2].waveform\(16),
      I2 => \channels[3].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_104_n_0\,
      O => \Waveform[18]_INST_0_i_108_n_0\
    );
\Waveform[18]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_5\,
      I1 => \Waveform[22]_INST_0_i_383_n_5\,
      I2 => \Waveform[22]_INST_0_i_384_n_5\,
      O => \Waveform[18]_INST_0_i_109_n_0\
    );
\Waveform[18]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_7\,
      I1 => \Waveform[22]_INST_0_i_8_n_7\,
      I2 => \Waveform[22]_INST_0_i_7_n_7\,
      O => \Waveform[18]_INST_0_i_11_n_0\
    );
\Waveform[18]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_6\,
      I1 => \Waveform[22]_INST_0_i_383_n_6\,
      I2 => \Waveform[22]_INST_0_i_384_n_6\,
      O => \Waveform[18]_INST_0_i_110_n_0\
    );
\Waveform[18]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_7\,
      I1 => \Waveform[22]_INST_0_i_383_n_7\,
      I2 => \Waveform[22]_INST_0_i_384_n_7\,
      O => \Waveform[18]_INST_0_i_111_n_0\
    );
\Waveform[18]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_214_n_4\,
      I1 => \Waveform[18]_INST_0_i_215_n_4\,
      I2 => \Waveform[18]_INST_0_i_216_n_4\,
      O => \Waveform[18]_INST_0_i_112_n_0\
    );
\Waveform[18]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_4\,
      I1 => \Waveform[22]_INST_0_i_383_n_4\,
      I2 => \Waveform[22]_INST_0_i_384_n_4\,
      I3 => \Waveform[18]_INST_0_i_109_n_0\,
      O => \Waveform[18]_INST_0_i_113_n_0\
    );
\Waveform[18]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_5\,
      I1 => \Waveform[22]_INST_0_i_383_n_5\,
      I2 => \Waveform[22]_INST_0_i_384_n_5\,
      I3 => \Waveform[18]_INST_0_i_110_n_0\,
      O => \Waveform[18]_INST_0_i_114_n_0\
    );
\Waveform[18]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_6\,
      I1 => \Waveform[22]_INST_0_i_383_n_6\,
      I2 => \Waveform[22]_INST_0_i_384_n_6\,
      I3 => \Waveform[18]_INST_0_i_111_n_0\,
      O => \Waveform[18]_INST_0_i_115_n_0\
    );
\Waveform[18]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_7\,
      I1 => \Waveform[22]_INST_0_i_383_n_7\,
      I2 => \Waveform[22]_INST_0_i_384_n_7\,
      I3 => \Waveform[18]_INST_0_i_112_n_0\,
      O => \Waveform[18]_INST_0_i_116_n_0\
    );
\Waveform[18]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_5\,
      I1 => \Waveform[22]_INST_0_i_386_n_5\,
      I2 => \Waveform[22]_INST_0_i_387_n_5\,
      O => \Waveform[18]_INST_0_i_117_n_0\
    );
\Waveform[18]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_6\,
      I1 => \Waveform[22]_INST_0_i_386_n_6\,
      I2 => \Waveform[22]_INST_0_i_387_n_6\,
      O => \Waveform[18]_INST_0_i_118_n_0\
    );
\Waveform[18]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_7\,
      I1 => \Waveform[22]_INST_0_i_386_n_7\,
      I2 => \Waveform[22]_INST_0_i_387_n_7\,
      O => \Waveform[18]_INST_0_i_119_n_0\
    );
\Waveform[18]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_20_n_0\,
      O(3) => \Waveform[18]_INST_0_i_12_n_4\,
      O(2) => \Waveform[18]_INST_0_i_12_n_5\,
      O(1) => \Waveform[18]_INST_0_i_12_n_6\,
      O(0) => \Waveform[18]_INST_0_i_12_n_7\,
      S(3) => \Waveform[18]_INST_0_i_21_n_0\,
      S(2) => \Waveform[18]_INST_0_i_22_n_0\,
      S(1) => \Waveform[18]_INST_0_i_23_n_0\,
      S(0) => \Waveform[18]_INST_0_i_24_n_0\
    );
\Waveform[18]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_217_n_4\,
      I1 => \Waveform[18]_INST_0_i_218_n_4\,
      I2 => \Waveform[18]_INST_0_i_219_n_4\,
      O => \Waveform[18]_INST_0_i_120_n_0\
    );
\Waveform[18]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_4\,
      I1 => \Waveform[22]_INST_0_i_386_n_4\,
      I2 => \Waveform[22]_INST_0_i_387_n_4\,
      I3 => \Waveform[18]_INST_0_i_117_n_0\,
      O => \Waveform[18]_INST_0_i_121_n_0\
    );
\Waveform[18]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_5\,
      I1 => \Waveform[22]_INST_0_i_386_n_5\,
      I2 => \Waveform[22]_INST_0_i_387_n_5\,
      I3 => \Waveform[18]_INST_0_i_118_n_0\,
      O => \Waveform[18]_INST_0_i_122_n_0\
    );
\Waveform[18]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_6\,
      I1 => \Waveform[22]_INST_0_i_386_n_6\,
      I2 => \Waveform[22]_INST_0_i_387_n_6\,
      I3 => \Waveform[18]_INST_0_i_119_n_0\,
      O => \Waveform[18]_INST_0_i_123_n_0\
    );
\Waveform[18]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_7\,
      I1 => \Waveform[22]_INST_0_i_386_n_7\,
      I2 => \Waveform[22]_INST_0_i_387_n_7\,
      I3 => \Waveform[18]_INST_0_i_120_n_0\,
      O => \Waveform[18]_INST_0_i_124_n_0\
    );
\Waveform[18]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_5\,
      I1 => \Waveform[22]_INST_0_i_389_n_5\,
      I2 => \Waveform[22]_INST_0_i_390_n_5\,
      O => \Waveform[18]_INST_0_i_125_n_0\
    );
\Waveform[18]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_6\,
      I1 => \Waveform[22]_INST_0_i_389_n_6\,
      I2 => \Waveform[22]_INST_0_i_390_n_6\,
      O => \Waveform[18]_INST_0_i_126_n_0\
    );
\Waveform[18]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_7\,
      I1 => \Waveform[22]_INST_0_i_389_n_7\,
      I2 => \Waveform[22]_INST_0_i_390_n_7\,
      O => \Waveform[18]_INST_0_i_127_n_0\
    );
\Waveform[18]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_220_n_4\,
      I1 => \Waveform[18]_INST_0_i_221_n_4\,
      I2 => \Waveform[18]_INST_0_i_222_n_4\,
      O => \Waveform[18]_INST_0_i_128_n_0\
    );
\Waveform[18]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_4\,
      I1 => \Waveform[22]_INST_0_i_389_n_4\,
      I2 => \Waveform[22]_INST_0_i_390_n_4\,
      I3 => \Waveform[18]_INST_0_i_125_n_0\,
      O => \Waveform[18]_INST_0_i_129_n_0\
    );
\Waveform[18]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_28_n_0\,
      O(3) => \Waveform[18]_INST_0_i_13_n_4\,
      O(2) => \Waveform[18]_INST_0_i_13_n_5\,
      O(1) => \Waveform[18]_INST_0_i_13_n_6\,
      O(0) => \Waveform[18]_INST_0_i_13_n_7\,
      S(3) => \Waveform[18]_INST_0_i_29_n_0\,
      S(2) => \Waveform[18]_INST_0_i_30_n_0\,
      S(1) => \Waveform[18]_INST_0_i_31_n_0\,
      S(0) => \Waveform[18]_INST_0_i_32_n_0\
    );
\Waveform[18]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_5\,
      I1 => \Waveform[22]_INST_0_i_389_n_5\,
      I2 => \Waveform[22]_INST_0_i_390_n_5\,
      I3 => \Waveform[18]_INST_0_i_126_n_0\,
      O => \Waveform[18]_INST_0_i_130_n_0\
    );
\Waveform[18]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_6\,
      I1 => \Waveform[22]_INST_0_i_389_n_6\,
      I2 => \Waveform[22]_INST_0_i_390_n_6\,
      I3 => \Waveform[18]_INST_0_i_127_n_0\,
      O => \Waveform[18]_INST_0_i_131_n_0\
    );
\Waveform[18]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_7\,
      I1 => \Waveform[22]_INST_0_i_389_n_7\,
      I2 => \Waveform[22]_INST_0_i_390_n_7\,
      I3 => \Waveform[18]_INST_0_i_128_n_0\,
      O => \Waveform[18]_INST_0_i_132_n_0\
    );
\Waveform[18]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(18),
      I1 => \channels[14].waveform\(18),
      I2 => \channels[15].waveform\(18),
      O => \Waveform[18]_INST_0_i_133_n_0\
    );
\Waveform[18]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(17),
      I1 => \channels[14].waveform\(17),
      I2 => \channels[15].waveform\(17),
      O => \Waveform[18]_INST_0_i_134_n_0\
    );
\Waveform[18]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(16),
      I1 => \channels[14].waveform\(16),
      I2 => \channels[15].waveform\(16),
      O => \Waveform[18]_INST_0_i_135_n_0\
    );
\Waveform[18]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(15),
      I1 => \channels[14].waveform\(15),
      I2 => \channels[15].waveform\(15),
      O => \Waveform[18]_INST_0_i_136_n_0\
    );
\Waveform[18]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(19),
      I1 => \channels[14].waveform\(19),
      I2 => \channels[15].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_133_n_0\,
      O => \Waveform[18]_INST_0_i_137_n_0\
    );
\Waveform[18]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(18),
      I1 => \channels[14].waveform\(18),
      I2 => \channels[15].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_134_n_0\,
      O => \Waveform[18]_INST_0_i_138_n_0\
    );
\Waveform[18]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(17),
      I1 => \channels[14].waveform\(17),
      I2 => \channels[15].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_135_n_0\,
      O => \Waveform[18]_INST_0_i_139_n_0\
    );
\Waveform[18]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_36_n_0\,
      O(3) => \Waveform[18]_INST_0_i_14_n_4\,
      O(2) => \Waveform[18]_INST_0_i_14_n_5\,
      O(1) => \Waveform[18]_INST_0_i_14_n_6\,
      O(0) => \Waveform[18]_INST_0_i_14_n_7\,
      S(3) => \Waveform[18]_INST_0_i_37_n_0\,
      S(2) => \Waveform[18]_INST_0_i_38_n_0\,
      S(1) => \Waveform[18]_INST_0_i_39_n_0\,
      S(0) => \Waveform[18]_INST_0_i_40_n_0\
    );
\Waveform[18]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(16),
      I1 => \channels[14].waveform\(16),
      I2 => \channels[15].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_136_n_0\,
      O => \Waveform[18]_INST_0_i_140_n_0\
    );
\Waveform[18]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(18),
      I1 => \channels[17].waveform\(18),
      I2 => \channels[18].waveform\(18),
      O => \Waveform[18]_INST_0_i_141_n_0\
    );
\Waveform[18]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(17),
      I1 => \channels[17].waveform\(17),
      I2 => \channels[18].waveform\(17),
      O => \Waveform[18]_INST_0_i_142_n_0\
    );
\Waveform[18]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(16),
      I1 => \channels[17].waveform\(16),
      I2 => \channels[18].waveform\(16),
      O => \Waveform[18]_INST_0_i_143_n_0\
    );
\Waveform[18]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(15),
      I1 => \channels[17].waveform\(15),
      I2 => \channels[18].waveform\(15),
      O => \Waveform[18]_INST_0_i_144_n_0\
    );
\Waveform[18]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(19),
      I1 => \channels[17].waveform\(19),
      I2 => \channels[18].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_141_n_0\,
      O => \Waveform[18]_INST_0_i_145_n_0\
    );
\Waveform[18]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(18),
      I1 => \channels[17].waveform\(18),
      I2 => \channels[18].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_142_n_0\,
      O => \Waveform[18]_INST_0_i_146_n_0\
    );
\Waveform[18]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(17),
      I1 => \channels[17].waveform\(17),
      I2 => \channels[18].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_143_n_0\,
      O => \Waveform[18]_INST_0_i_147_n_0\
    );
\Waveform[18]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(16),
      I1 => \channels[17].waveform\(16),
      I2 => \channels[18].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_144_n_0\,
      O => \Waveform[18]_INST_0_i_148_n_0\
    );
\Waveform[18]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(18),
      I1 => \channels[20].waveform\(18),
      I2 => \channels[21].waveform\(18),
      O => \Waveform[18]_INST_0_i_149_n_0\
    );
\Waveform[18]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_44_n_0\,
      O(3) => \Waveform[18]_INST_0_i_15_n_4\,
      O(2) => \Waveform[18]_INST_0_i_15_n_5\,
      O(1) => \Waveform[18]_INST_0_i_15_n_6\,
      O(0) => \Waveform[18]_INST_0_i_15_n_7\,
      S(3) => \Waveform[18]_INST_0_i_45_n_0\,
      S(2) => \Waveform[18]_INST_0_i_46_n_0\,
      S(1) => \Waveform[18]_INST_0_i_47_n_0\,
      S(0) => \Waveform[18]_INST_0_i_48_n_0\
    );
\Waveform[18]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(17),
      I1 => \channels[20].waveform\(17),
      I2 => \channels[21].waveform\(17),
      O => \Waveform[18]_INST_0_i_150_n_0\
    );
\Waveform[18]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(16),
      I1 => \channels[20].waveform\(16),
      I2 => \channels[21].waveform\(16),
      O => \Waveform[18]_INST_0_i_151_n_0\
    );
\Waveform[18]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(15),
      I1 => \channels[20].waveform\(15),
      I2 => \channels[21].waveform\(15),
      O => \Waveform[18]_INST_0_i_152_n_0\
    );
\Waveform[18]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(19),
      I1 => \channels[20].waveform\(19),
      I2 => \channels[21].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_149_n_0\,
      O => \Waveform[18]_INST_0_i_153_n_0\
    );
\Waveform[18]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(18),
      I1 => \channels[20].waveform\(18),
      I2 => \channels[21].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_150_n_0\,
      O => \Waveform[18]_INST_0_i_154_n_0\
    );
\Waveform[18]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(17),
      I1 => \channels[20].waveform\(17),
      I2 => \channels[21].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_151_n_0\,
      O => \Waveform[18]_INST_0_i_155_n_0\
    );
\Waveform[18]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(16),
      I1 => \channels[20].waveform\(16),
      I2 => \channels[21].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_152_n_0\,
      O => \Waveform[18]_INST_0_i_156_n_0\
    );
\Waveform[18]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_4\,
      I1 => \Waveform[18]_INST_0_i_14_n_4\,
      I2 => \Waveform[18]_INST_0_i_13_n_4\,
      O => \Waveform[18]_INST_0_i_16_n_0\
    );
\Waveform[18]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_5\,
      I1 => \Waveform[22]_INST_0_i_66_n_5\,
      I2 => \Waveform[22]_INST_0_i_67_n_5\,
      O => \Waveform[18]_INST_0_i_17_n_0\
    );
\Waveform[18]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_6\,
      I1 => \Waveform[22]_INST_0_i_66_n_6\,
      I2 => \Waveform[22]_INST_0_i_67_n_6\,
      O => \Waveform[18]_INST_0_i_18_n_0\
    );
\Waveform[18]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_7\,
      I1 => \Waveform[22]_INST_0_i_66_n_7\,
      I2 => \Waveform[22]_INST_0_i_67_n_7\,
      O => \Waveform[18]_INST_0_i_19_n_0\
    );
\Waveform[18]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_193_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_193_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_193_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_193_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_261_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_262_n_0\,
      O(3) => \Waveform[18]_INST_0_i_193_n_4\,
      O(2) => \Waveform[18]_INST_0_i_193_n_5\,
      O(1) => \Waveform[18]_INST_0_i_193_n_6\,
      O(0) => \Waveform[18]_INST_0_i_193_n_7\,
      S(3) => \Waveform[18]_INST_0_i_263_n_0\,
      S(2) => \Waveform[18]_INST_0_i_264_n_0\,
      S(1) => \Waveform[18]_INST_0_i_265_n_0\,
      S(0) => \Waveform[18]_INST_0_i_266_n_0\
    );
\Waveform[18]_INST_0_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_194_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_194_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_194_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_194_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_194_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_267_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_268_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_269_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_270_n_0\,
      O(3) => \Waveform[18]_INST_0_i_194_n_4\,
      O(2) => \Waveform[18]_INST_0_i_194_n_5\,
      O(1) => \Waveform[18]_INST_0_i_194_n_6\,
      O(0) => \Waveform[18]_INST_0_i_194_n_7\,
      S(3) => \Waveform[18]_INST_0_i_271_n_0\,
      S(2) => \Waveform[18]_INST_0_i_272_n_0\,
      S(1) => \Waveform[18]_INST_0_i_273_n_0\,
      S(0) => \Waveform[18]_INST_0_i_274_n_0\
    );
\Waveform[18]_INST_0_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_195_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_195_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_195_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_195_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_195_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_275_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_276_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_277_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_278_n_0\,
      O(3) => \Waveform[18]_INST_0_i_195_n_4\,
      O(2) => \Waveform[18]_INST_0_i_195_n_5\,
      O(1) => \Waveform[18]_INST_0_i_195_n_6\,
      O(0) => \Waveform[18]_INST_0_i_195_n_7\,
      S(3) => \Waveform[18]_INST_0_i_279_n_0\,
      S(2) => \Waveform[18]_INST_0_i_280_n_0\,
      S(1) => \Waveform[18]_INST_0_i_281_n_0\,
      S(0) => \Waveform[18]_INST_0_i_282_n_0\
    );
\Waveform[18]_INST_0_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_199_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_199_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_199_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_199_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_199_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_283_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_284_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_285_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_286_n_0\,
      O(3) => \Waveform[18]_INST_0_i_199_n_4\,
      O(2) => \Waveform[18]_INST_0_i_199_n_5\,
      O(1) => \Waveform[18]_INST_0_i_199_n_6\,
      O(0) => \Waveform[18]_INST_0_i_199_n_7\,
      S(3) => \Waveform[18]_INST_0_i_287_n_0\,
      S(2) => \Waveform[18]_INST_0_i_288_n_0\,
      S(1) => \Waveform[18]_INST_0_i_289_n_0\,
      S(0) => \Waveform[18]_INST_0_i_290_n_0\
    );
\Waveform[18]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_6\,
      I1 => \Waveform[18]_INST_0_i_10_n_0\,
      I2 => \Waveform[22]_INST_0_i_6_n_7\,
      I3 => \Waveform[22]_INST_0_i_7_n_7\,
      I4 => \Waveform[22]_INST_0_i_8_n_7\,
      O => \Waveform[18]_INST_0_i_2_n_0\
    );
\Waveform[18]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_4\,
      I1 => \Waveform[18]_INST_0_i_50_n_4\,
      I2 => \Waveform[18]_INST_0_i_51_n_4\,
      O => \Waveform[18]_INST_0_i_20_n_0\
    );
\Waveform[18]_INST_0_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_200_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_200_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_200_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_200_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_200_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_291_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_292_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_293_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_294_n_0\,
      O(3) => \Waveform[18]_INST_0_i_200_n_4\,
      O(2) => \Waveform[18]_INST_0_i_200_n_5\,
      O(1) => \Waveform[18]_INST_0_i_200_n_6\,
      O(0) => \Waveform[18]_INST_0_i_200_n_7\,
      S(3) => \Waveform[18]_INST_0_i_295_n_0\,
      S(2) => \Waveform[18]_INST_0_i_296_n_0\,
      S(1) => \Waveform[18]_INST_0_i_297_n_0\,
      S(0) => \Waveform[18]_INST_0_i_298_n_0\
    );
\Waveform[18]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_4\,
      I1 => \Waveform[22]_INST_0_i_66_n_4\,
      I2 => \Waveform[22]_INST_0_i_67_n_4\,
      I3 => \Waveform[18]_INST_0_i_17_n_0\,
      O => \Waveform[18]_INST_0_i_21_n_0\
    );
\Waveform[18]_INST_0_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_214_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_214_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_214_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_214_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_214_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_299_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_300_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_301_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_302_n_0\,
      O(3) => \Waveform[18]_INST_0_i_214_n_4\,
      O(2) => \Waveform[18]_INST_0_i_214_n_5\,
      O(1) => \Waveform[18]_INST_0_i_214_n_6\,
      O(0) => \Waveform[18]_INST_0_i_214_n_7\,
      S(3) => \Waveform[18]_INST_0_i_303_n_0\,
      S(2) => \Waveform[18]_INST_0_i_304_n_0\,
      S(1) => \Waveform[18]_INST_0_i_305_n_0\,
      S(0) => \Waveform[18]_INST_0_i_306_n_0\
    );
\Waveform[18]_INST_0_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_215_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_215_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_215_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_215_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_307_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_308_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_309_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_310_n_0\,
      O(3) => \Waveform[18]_INST_0_i_215_n_4\,
      O(2) => \Waveform[18]_INST_0_i_215_n_5\,
      O(1) => \Waveform[18]_INST_0_i_215_n_6\,
      O(0) => \Waveform[18]_INST_0_i_215_n_7\,
      S(3) => \Waveform[18]_INST_0_i_311_n_0\,
      S(2) => \Waveform[18]_INST_0_i_312_n_0\,
      S(1) => \Waveform[18]_INST_0_i_313_n_0\,
      S(0) => \Waveform[18]_INST_0_i_314_n_0\
    );
\Waveform[18]_INST_0_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_216_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_216_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_216_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_216_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_315_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_316_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_317_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_318_n_0\,
      O(3) => \Waveform[18]_INST_0_i_216_n_4\,
      O(2) => \Waveform[18]_INST_0_i_216_n_5\,
      O(1) => \Waveform[18]_INST_0_i_216_n_6\,
      O(0) => \Waveform[18]_INST_0_i_216_n_7\,
      S(3) => \Waveform[18]_INST_0_i_319_n_0\,
      S(2) => \Waveform[18]_INST_0_i_320_n_0\,
      S(1) => \Waveform[18]_INST_0_i_321_n_0\,
      S(0) => \Waveform[18]_INST_0_i_322_n_0\
    );
\Waveform[18]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_217_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_217_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_217_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_217_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_323_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_324_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_325_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_326_n_0\,
      O(3) => \Waveform[18]_INST_0_i_217_n_4\,
      O(2) => \Waveform[18]_INST_0_i_217_n_5\,
      O(1) => \Waveform[18]_INST_0_i_217_n_6\,
      O(0) => \Waveform[18]_INST_0_i_217_n_7\,
      S(3) => \Waveform[18]_INST_0_i_327_n_0\,
      S(2) => \Waveform[18]_INST_0_i_328_n_0\,
      S(1) => \Waveform[18]_INST_0_i_329_n_0\,
      S(0) => \Waveform[18]_INST_0_i_330_n_0\
    );
\Waveform[18]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_218_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_218_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_218_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_218_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_331_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_332_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_333_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_334_n_0\,
      O(3) => \Waveform[18]_INST_0_i_218_n_4\,
      O(2) => \Waveform[18]_INST_0_i_218_n_5\,
      O(1) => \Waveform[18]_INST_0_i_218_n_6\,
      O(0) => \Waveform[18]_INST_0_i_218_n_7\,
      S(3) => \Waveform[18]_INST_0_i_335_n_0\,
      S(2) => \Waveform[18]_INST_0_i_336_n_0\,
      S(1) => \Waveform[18]_INST_0_i_337_n_0\,
      S(0) => \Waveform[18]_INST_0_i_338_n_0\
    );
\Waveform[18]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_219_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_219_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_219_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_219_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_339_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_340_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_341_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_342_n_0\,
      O(3) => \Waveform[18]_INST_0_i_219_n_4\,
      O(2) => \Waveform[18]_INST_0_i_219_n_5\,
      O(1) => \Waveform[18]_INST_0_i_219_n_6\,
      O(0) => \Waveform[18]_INST_0_i_219_n_7\,
      S(3) => \Waveform[18]_INST_0_i_343_n_0\,
      S(2) => \Waveform[18]_INST_0_i_344_n_0\,
      S(1) => \Waveform[18]_INST_0_i_345_n_0\,
      S(0) => \Waveform[18]_INST_0_i_346_n_0\
    );
\Waveform[18]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_5\,
      I1 => \Waveform[22]_INST_0_i_66_n_5\,
      I2 => \Waveform[22]_INST_0_i_67_n_5\,
      I3 => \Waveform[18]_INST_0_i_18_n_0\,
      O => \Waveform[18]_INST_0_i_22_n_0\
    );
\Waveform[18]_INST_0_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_220_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_220_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_220_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_220_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_220_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_347_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_348_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_349_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_350_n_0\,
      O(3) => \Waveform[18]_INST_0_i_220_n_4\,
      O(2) => \Waveform[18]_INST_0_i_220_n_5\,
      O(1) => \Waveform[18]_INST_0_i_220_n_6\,
      O(0) => \Waveform[18]_INST_0_i_220_n_7\,
      S(3) => \Waveform[18]_INST_0_i_351_n_0\,
      S(2) => \Waveform[18]_INST_0_i_352_n_0\,
      S(1) => \Waveform[18]_INST_0_i_353_n_0\,
      S(0) => \Waveform[18]_INST_0_i_354_n_0\
    );
\Waveform[18]_INST_0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_221_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_221_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_221_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_221_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_355_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_356_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_357_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_358_n_0\,
      O(3) => \Waveform[18]_INST_0_i_221_n_4\,
      O(2) => \Waveform[18]_INST_0_i_221_n_5\,
      O(1) => \Waveform[18]_INST_0_i_221_n_6\,
      O(0) => \Waveform[18]_INST_0_i_221_n_7\,
      S(3) => \Waveform[18]_INST_0_i_359_n_0\,
      S(2) => \Waveform[18]_INST_0_i_360_n_0\,
      S(1) => \Waveform[18]_INST_0_i_361_n_0\,
      S(0) => \Waveform[18]_INST_0_i_362_n_0\
    );
\Waveform[18]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_222_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_222_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_222_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_222_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_363_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_364_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_365_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_366_n_0\,
      O(3) => \Waveform[18]_INST_0_i_222_n_4\,
      O(2) => \Waveform[18]_INST_0_i_222_n_5\,
      O(1) => \Waveform[18]_INST_0_i_222_n_6\,
      O(0) => \Waveform[18]_INST_0_i_222_n_7\,
      S(3) => \Waveform[18]_INST_0_i_367_n_0\,
      S(2) => \Waveform[18]_INST_0_i_368_n_0\,
      S(1) => \Waveform[18]_INST_0_i_369_n_0\,
      S(0) => \Waveform[18]_INST_0_i_370_n_0\
    );
\Waveform[18]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_6\,
      I1 => \Waveform[22]_INST_0_i_66_n_6\,
      I2 => \Waveform[22]_INST_0_i_67_n_6\,
      I3 => \Waveform[18]_INST_0_i_19_n_0\,
      O => \Waveform[18]_INST_0_i_23_n_0\
    );
\Waveform[18]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_7\,
      I1 => \Waveform[22]_INST_0_i_66_n_7\,
      I2 => \Waveform[22]_INST_0_i_67_n_7\,
      I3 => \Waveform[18]_INST_0_i_20_n_0\,
      O => \Waveform[18]_INST_0_i_24_n_0\
    );
\Waveform[18]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_5\,
      I1 => \Waveform[22]_INST_0_i_72_n_5\,
      I2 => \Waveform[22]_INST_0_i_73_n_5\,
      O => \Waveform[18]_INST_0_i_25_n_0\
    );
\Waveform[18]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(14),
      I1 => \channels[50].waveform\(14),
      I2 => \channels[51].waveform\(14),
      O => \Waveform[18]_INST_0_i_259_n_0\
    );
\Waveform[18]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_6\,
      I1 => \Waveform[22]_INST_0_i_72_n_6\,
      I2 => \Waveform[22]_INST_0_i_73_n_6\,
      O => \Waveform[18]_INST_0_i_26_n_0\
    );
\Waveform[18]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(13),
      I1 => \channels[50].waveform\(13),
      I2 => \channels[51].waveform\(13),
      O => \Waveform[18]_INST_0_i_260_n_0\
    );
\Waveform[18]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(12),
      I1 => \channels[50].waveform\(12),
      I2 => \channels[51].waveform\(12),
      O => \Waveform[18]_INST_0_i_261_n_0\
    );
\Waveform[18]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(11),
      I1 => \channels[50].waveform\(11),
      I2 => \channels[51].waveform\(11),
      O => \Waveform[18]_INST_0_i_262_n_0\
    );
\Waveform[18]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(15),
      I1 => \channels[50].waveform\(15),
      I2 => \channels[51].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_259_n_0\,
      O => \Waveform[18]_INST_0_i_263_n_0\
    );
\Waveform[18]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(14),
      I1 => \channels[50].waveform\(14),
      I2 => \channels[51].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_260_n_0\,
      O => \Waveform[18]_INST_0_i_264_n_0\
    );
\Waveform[18]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(13),
      I1 => \channels[50].waveform\(13),
      I2 => \channels[51].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_261_n_0\,
      O => \Waveform[18]_INST_0_i_265_n_0\
    );
\Waveform[18]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(12),
      I1 => \channels[50].waveform\(12),
      I2 => \channels[51].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_262_n_0\,
      O => \Waveform[18]_INST_0_i_266_n_0\
    );
\Waveform[18]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(14),
      I1 => \channels[53].waveform\(14),
      I2 => \channels[54].waveform\(14),
      O => \Waveform[18]_INST_0_i_267_n_0\
    );
\Waveform[18]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(13),
      I1 => \channels[53].waveform\(13),
      I2 => \channels[54].waveform\(13),
      O => \Waveform[18]_INST_0_i_268_n_0\
    );
\Waveform[18]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(12),
      I1 => \channels[53].waveform\(12),
      I2 => \channels[54].waveform\(12),
      O => \Waveform[18]_INST_0_i_269_n_0\
    );
\Waveform[18]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_7\,
      I1 => \Waveform[22]_INST_0_i_72_n_7\,
      I2 => \Waveform[22]_INST_0_i_73_n_7\,
      O => \Waveform[18]_INST_0_i_27_n_0\
    );
\Waveform[18]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(11),
      I1 => \channels[53].waveform\(11),
      I2 => \channels[54].waveform\(11),
      O => \Waveform[18]_INST_0_i_270_n_0\
    );
\Waveform[18]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(15),
      I1 => \channels[53].waveform\(15),
      I2 => \channels[54].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_267_n_0\,
      O => \Waveform[18]_INST_0_i_271_n_0\
    );
\Waveform[18]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(14),
      I1 => \channels[53].waveform\(14),
      I2 => \channels[54].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_268_n_0\,
      O => \Waveform[18]_INST_0_i_272_n_0\
    );
\Waveform[18]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(13),
      I1 => \channels[53].waveform\(13),
      I2 => \channels[54].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_269_n_0\,
      O => \Waveform[18]_INST_0_i_273_n_0\
    );
\Waveform[18]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(12),
      I1 => \channels[53].waveform\(12),
      I2 => \channels[54].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_270_n_0\,
      O => \Waveform[18]_INST_0_i_274_n_0\
    );
\Waveform[18]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(14),
      I1 => \channels[56].waveform\(14),
      I2 => \channels[57].waveform\(14),
      O => \Waveform[18]_INST_0_i_275_n_0\
    );
\Waveform[18]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(13),
      I1 => \channels[56].waveform\(13),
      I2 => \channels[57].waveform\(13),
      O => \Waveform[18]_INST_0_i_276_n_0\
    );
\Waveform[18]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(12),
      I1 => \channels[56].waveform\(12),
      I2 => \channels[57].waveform\(12),
      O => \Waveform[18]_INST_0_i_277_n_0\
    );
\Waveform[18]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(11),
      I1 => \channels[56].waveform\(11),
      I2 => \channels[57].waveform\(11),
      O => \Waveform[18]_INST_0_i_278_n_0\
    );
\Waveform[18]_INST_0_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(15),
      I1 => \channels[56].waveform\(15),
      I2 => \channels[57].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_275_n_0\,
      O => \Waveform[18]_INST_0_i_279_n_0\
    );
\Waveform[18]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_4\,
      I1 => \Waveform[18]_INST_0_i_53_n_4\,
      I2 => \Waveform[18]_INST_0_i_54_n_4\,
      O => \Waveform[18]_INST_0_i_28_n_0\
    );
\Waveform[18]_INST_0_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(14),
      I1 => \channels[56].waveform\(14),
      I2 => \channels[57].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_276_n_0\,
      O => \Waveform[18]_INST_0_i_280_n_0\
    );
\Waveform[18]_INST_0_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(13),
      I1 => \channels[56].waveform\(13),
      I2 => \channels[57].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_277_n_0\,
      O => \Waveform[18]_INST_0_i_281_n_0\
    );
\Waveform[18]_INST_0_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(12),
      I1 => \channels[56].waveform\(12),
      I2 => \channels[57].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_278_n_0\,
      O => \Waveform[18]_INST_0_i_282_n_0\
    );
\Waveform[18]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(14),
      I1 => \channels[59].waveform\(14),
      I2 => \channels[60].waveform\(14),
      O => \Waveform[18]_INST_0_i_283_n_0\
    );
\Waveform[18]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(13),
      I1 => \channels[59].waveform\(13),
      I2 => \channels[60].waveform\(13),
      O => \Waveform[18]_INST_0_i_284_n_0\
    );
\Waveform[18]_INST_0_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(12),
      I1 => \channels[59].waveform\(12),
      I2 => \channels[60].waveform\(12),
      O => \Waveform[18]_INST_0_i_285_n_0\
    );
\Waveform[18]_INST_0_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(11),
      I1 => \channels[59].waveform\(11),
      I2 => \channels[60].waveform\(11),
      O => \Waveform[18]_INST_0_i_286_n_0\
    );
\Waveform[18]_INST_0_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(15),
      I1 => \channels[59].waveform\(15),
      I2 => \channels[60].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_283_n_0\,
      O => \Waveform[18]_INST_0_i_287_n_0\
    );
\Waveform[18]_INST_0_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(14),
      I1 => \channels[59].waveform\(14),
      I2 => \channels[60].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_284_n_0\,
      O => \Waveform[18]_INST_0_i_288_n_0\
    );
\Waveform[18]_INST_0_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(13),
      I1 => \channels[59].waveform\(13),
      I2 => \channels[60].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_285_n_0\,
      O => \Waveform[18]_INST_0_i_289_n_0\
    );
\Waveform[18]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_4\,
      I1 => \Waveform[22]_INST_0_i_72_n_4\,
      I2 => \Waveform[22]_INST_0_i_73_n_4\,
      I3 => \Waveform[18]_INST_0_i_25_n_0\,
      O => \Waveform[18]_INST_0_i_29_n_0\
    );
\Waveform[18]_INST_0_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(12),
      I1 => \channels[59].waveform\(12),
      I2 => \channels[60].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_286_n_0\,
      O => \Waveform[18]_INST_0_i_290_n_0\
    );
\Waveform[18]_INST_0_i_291\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(14),
      I1 => \channels[62].waveform\(14),
      I2 => \channels[63].waveform\(14),
      O => \Waveform[18]_INST_0_i_291_n_0\
    );
\Waveform[18]_INST_0_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(13),
      I1 => \channels[62].waveform\(13),
      I2 => \channels[63].waveform\(13),
      O => \Waveform[18]_INST_0_i_292_n_0\
    );
\Waveform[18]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(12),
      I1 => \channels[62].waveform\(12),
      I2 => \channels[63].waveform\(12),
      O => \Waveform[18]_INST_0_i_293_n_0\
    );
\Waveform[18]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(11),
      I1 => \channels[62].waveform\(11),
      I2 => \channels[63].waveform\(11),
      O => \Waveform[18]_INST_0_i_294_n_0\
    );
\Waveform[18]_INST_0_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(15),
      I1 => \channels[62].waveform\(15),
      I2 => \channels[63].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_291_n_0\,
      O => \Waveform[18]_INST_0_i_295_n_0\
    );
\Waveform[18]_INST_0_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(14),
      I1 => \channels[62].waveform\(14),
      I2 => \channels[63].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_292_n_0\,
      O => \Waveform[18]_INST_0_i_296_n_0\
    );
\Waveform[18]_INST_0_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(13),
      I1 => \channels[62].waveform\(13),
      I2 => \channels[63].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_293_n_0\,
      O => \Waveform[18]_INST_0_i_297_n_0\
    );
\Waveform[18]_INST_0_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(12),
      I1 => \channels[62].waveform\(12),
      I2 => \channels[63].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_294_n_0\,
      O => \Waveform[18]_INST_0_i_298_n_0\
    );
\Waveform[18]_INST_0_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(14),
      I1 => \channels[23].waveform\(14),
      I2 => \channels[24].waveform\(14),
      O => \Waveform[18]_INST_0_i_299_n_0\
    );
\Waveform[18]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_7\,
      I1 => \Waveform[18]_INST_0_i_11_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_4\,
      I3 => \Waveform[18]_INST_0_i_13_n_4\,
      I4 => \Waveform[18]_INST_0_i_14_n_4\,
      O => \Waveform[18]_INST_0_i_3_n_0\
    );
\Waveform[18]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_5\,
      I1 => \Waveform[22]_INST_0_i_72_n_5\,
      I2 => \Waveform[22]_INST_0_i_73_n_5\,
      I3 => \Waveform[18]_INST_0_i_26_n_0\,
      O => \Waveform[18]_INST_0_i_30_n_0\
    );
\Waveform[18]_INST_0_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(13),
      I1 => \channels[23].waveform\(13),
      I2 => \channels[24].waveform\(13),
      O => \Waveform[18]_INST_0_i_300_n_0\
    );
\Waveform[18]_INST_0_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(12),
      I1 => \channels[23].waveform\(12),
      I2 => \channels[24].waveform\(12),
      O => \Waveform[18]_INST_0_i_301_n_0\
    );
\Waveform[18]_INST_0_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(11),
      I1 => \channels[23].waveform\(11),
      I2 => \channels[24].waveform\(11),
      O => \Waveform[18]_INST_0_i_302_n_0\
    );
\Waveform[18]_INST_0_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(15),
      I1 => \channels[23].waveform\(15),
      I2 => \channels[24].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_299_n_0\,
      O => \Waveform[18]_INST_0_i_303_n_0\
    );
\Waveform[18]_INST_0_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(14),
      I1 => \channels[23].waveform\(14),
      I2 => \channels[24].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_300_n_0\,
      O => \Waveform[18]_INST_0_i_304_n_0\
    );
\Waveform[18]_INST_0_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(13),
      I1 => \channels[23].waveform\(13),
      I2 => \channels[24].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_301_n_0\,
      O => \Waveform[18]_INST_0_i_305_n_0\
    );
\Waveform[18]_INST_0_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(12),
      I1 => \channels[23].waveform\(12),
      I2 => \channels[24].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_302_n_0\,
      O => \Waveform[18]_INST_0_i_306_n_0\
    );
\Waveform[18]_INST_0_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(14),
      I1 => \channels[26].waveform\(14),
      I2 => \channels[27].waveform\(14),
      O => \Waveform[18]_INST_0_i_307_n_0\
    );
\Waveform[18]_INST_0_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(13),
      I1 => \channels[26].waveform\(13),
      I2 => \channels[27].waveform\(13),
      O => \Waveform[18]_INST_0_i_308_n_0\
    );
\Waveform[18]_INST_0_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(12),
      I1 => \channels[26].waveform\(12),
      I2 => \channels[27].waveform\(12),
      O => \Waveform[18]_INST_0_i_309_n_0\
    );
\Waveform[18]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_6\,
      I1 => \Waveform[22]_INST_0_i_72_n_6\,
      I2 => \Waveform[22]_INST_0_i_73_n_6\,
      I3 => \Waveform[18]_INST_0_i_27_n_0\,
      O => \Waveform[18]_INST_0_i_31_n_0\
    );
\Waveform[18]_INST_0_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(11),
      I1 => \channels[26].waveform\(11),
      I2 => \channels[27].waveform\(11),
      O => \Waveform[18]_INST_0_i_310_n_0\
    );
\Waveform[18]_INST_0_i_311\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(15),
      I1 => \channels[26].waveform\(15),
      I2 => \channels[27].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_307_n_0\,
      O => \Waveform[18]_INST_0_i_311_n_0\
    );
\Waveform[18]_INST_0_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(14),
      I1 => \channels[26].waveform\(14),
      I2 => \channels[27].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_308_n_0\,
      O => \Waveform[18]_INST_0_i_312_n_0\
    );
\Waveform[18]_INST_0_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(13),
      I1 => \channels[26].waveform\(13),
      I2 => \channels[27].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_309_n_0\,
      O => \Waveform[18]_INST_0_i_313_n_0\
    );
\Waveform[18]_INST_0_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(12),
      I1 => \channels[26].waveform\(12),
      I2 => \channels[27].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_310_n_0\,
      O => \Waveform[18]_INST_0_i_314_n_0\
    );
\Waveform[18]_INST_0_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(14),
      I1 => \channels[29].waveform\(14),
      I2 => \channels[30].waveform\(14),
      O => \Waveform[18]_INST_0_i_315_n_0\
    );
\Waveform[18]_INST_0_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(13),
      I1 => \channels[29].waveform\(13),
      I2 => \channels[30].waveform\(13),
      O => \Waveform[18]_INST_0_i_316_n_0\
    );
\Waveform[18]_INST_0_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(12),
      I1 => \channels[29].waveform\(12),
      I2 => \channels[30].waveform\(12),
      O => \Waveform[18]_INST_0_i_317_n_0\
    );
\Waveform[18]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(11),
      I1 => \channels[29].waveform\(11),
      I2 => \channels[30].waveform\(11),
      O => \Waveform[18]_INST_0_i_318_n_0\
    );
\Waveform[18]_INST_0_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(15),
      I1 => \channels[29].waveform\(15),
      I2 => \channels[30].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_315_n_0\,
      O => \Waveform[18]_INST_0_i_319_n_0\
    );
\Waveform[18]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_7\,
      I1 => \Waveform[22]_INST_0_i_72_n_7\,
      I2 => \Waveform[22]_INST_0_i_73_n_7\,
      I3 => \Waveform[18]_INST_0_i_28_n_0\,
      O => \Waveform[18]_INST_0_i_32_n_0\
    );
\Waveform[18]_INST_0_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(14),
      I1 => \channels[29].waveform\(14),
      I2 => \channels[30].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_316_n_0\,
      O => \Waveform[18]_INST_0_i_320_n_0\
    );
\Waveform[18]_INST_0_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(13),
      I1 => \channels[29].waveform\(13),
      I2 => \channels[30].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_317_n_0\,
      O => \Waveform[18]_INST_0_i_321_n_0\
    );
\Waveform[18]_INST_0_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(12),
      I1 => \channels[29].waveform\(12),
      I2 => \channels[30].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_318_n_0\,
      O => \Waveform[18]_INST_0_i_322_n_0\
    );
\Waveform[18]_INST_0_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(14),
      I1 => \channels[32].waveform\(14),
      I2 => \channels[33].waveform\(14),
      O => \Waveform[18]_INST_0_i_323_n_0\
    );
\Waveform[18]_INST_0_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(13),
      I1 => \channels[32].waveform\(13),
      I2 => \channels[33].waveform\(13),
      O => \Waveform[18]_INST_0_i_324_n_0\
    );
\Waveform[18]_INST_0_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(12),
      I1 => \channels[32].waveform\(12),
      I2 => \channels[33].waveform\(12),
      O => \Waveform[18]_INST_0_i_325_n_0\
    );
\Waveform[18]_INST_0_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(11),
      I1 => \channels[32].waveform\(11),
      I2 => \channels[33].waveform\(11),
      O => \Waveform[18]_INST_0_i_326_n_0\
    );
\Waveform[18]_INST_0_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(15),
      I1 => \channels[32].waveform\(15),
      I2 => \channels[33].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_323_n_0\,
      O => \Waveform[18]_INST_0_i_327_n_0\
    );
\Waveform[18]_INST_0_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(14),
      I1 => \channels[32].waveform\(14),
      I2 => \channels[33].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_324_n_0\,
      O => \Waveform[18]_INST_0_i_328_n_0\
    );
\Waveform[18]_INST_0_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(13),
      I1 => \channels[32].waveform\(13),
      I2 => \channels[33].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_325_n_0\,
      O => \Waveform[18]_INST_0_i_329_n_0\
    );
\Waveform[18]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_5\,
      I1 => \Waveform[22]_INST_0_i_78_n_5\,
      I2 => \Waveform[22]_INST_0_i_79_n_5\,
      O => \Waveform[18]_INST_0_i_33_n_0\
    );
\Waveform[18]_INST_0_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(12),
      I1 => \channels[32].waveform\(12),
      I2 => \channels[33].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_326_n_0\,
      O => \Waveform[18]_INST_0_i_330_n_0\
    );
\Waveform[18]_INST_0_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(14),
      I1 => \channels[35].waveform\(14),
      I2 => \channels[36].waveform\(14),
      O => \Waveform[18]_INST_0_i_331_n_0\
    );
\Waveform[18]_INST_0_i_332\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(13),
      I1 => \channels[35].waveform\(13),
      I2 => \channels[36].waveform\(13),
      O => \Waveform[18]_INST_0_i_332_n_0\
    );
\Waveform[18]_INST_0_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(12),
      I1 => \channels[35].waveform\(12),
      I2 => \channels[36].waveform\(12),
      O => \Waveform[18]_INST_0_i_333_n_0\
    );
\Waveform[18]_INST_0_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(11),
      I1 => \channels[35].waveform\(11),
      I2 => \channels[36].waveform\(11),
      O => \Waveform[18]_INST_0_i_334_n_0\
    );
\Waveform[18]_INST_0_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(15),
      I1 => \channels[35].waveform\(15),
      I2 => \channels[36].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_331_n_0\,
      O => \Waveform[18]_INST_0_i_335_n_0\
    );
\Waveform[18]_INST_0_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(14),
      I1 => \channels[35].waveform\(14),
      I2 => \channels[36].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_332_n_0\,
      O => \Waveform[18]_INST_0_i_336_n_0\
    );
\Waveform[18]_INST_0_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(13),
      I1 => \channels[35].waveform\(13),
      I2 => \channels[36].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_333_n_0\,
      O => \Waveform[18]_INST_0_i_337_n_0\
    );
\Waveform[18]_INST_0_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(12),
      I1 => \channels[35].waveform\(12),
      I2 => \channels[36].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_334_n_0\,
      O => \Waveform[18]_INST_0_i_338_n_0\
    );
\Waveform[18]_INST_0_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(14),
      I1 => \channels[38].waveform\(14),
      I2 => \channels[39].waveform\(14),
      O => \Waveform[18]_INST_0_i_339_n_0\
    );
\Waveform[18]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_6\,
      I1 => \Waveform[22]_INST_0_i_78_n_6\,
      I2 => \Waveform[22]_INST_0_i_79_n_6\,
      O => \Waveform[18]_INST_0_i_34_n_0\
    );
\Waveform[18]_INST_0_i_340\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(13),
      I1 => \channels[38].waveform\(13),
      I2 => \channels[39].waveform\(13),
      O => \Waveform[18]_INST_0_i_340_n_0\
    );
\Waveform[18]_INST_0_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(12),
      I1 => \channels[38].waveform\(12),
      I2 => \channels[39].waveform\(12),
      O => \Waveform[18]_INST_0_i_341_n_0\
    );
\Waveform[18]_INST_0_i_342\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(11),
      I1 => \channels[38].waveform\(11),
      I2 => \channels[39].waveform\(11),
      O => \Waveform[18]_INST_0_i_342_n_0\
    );
\Waveform[18]_INST_0_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(15),
      I1 => \channels[38].waveform\(15),
      I2 => \channels[39].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_339_n_0\,
      O => \Waveform[18]_INST_0_i_343_n_0\
    );
\Waveform[18]_INST_0_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(14),
      I1 => \channels[38].waveform\(14),
      I2 => \channels[39].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_340_n_0\,
      O => \Waveform[18]_INST_0_i_344_n_0\
    );
\Waveform[18]_INST_0_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(13),
      I1 => \channels[38].waveform\(13),
      I2 => \channels[39].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_341_n_0\,
      O => \Waveform[18]_INST_0_i_345_n_0\
    );
\Waveform[18]_INST_0_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(12),
      I1 => \channels[38].waveform\(12),
      I2 => \channels[39].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_342_n_0\,
      O => \Waveform[18]_INST_0_i_346_n_0\
    );
\Waveform[18]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(14),
      I1 => \channels[41].waveform\(14),
      I2 => \channels[42].waveform\(14),
      O => \Waveform[18]_INST_0_i_347_n_0\
    );
\Waveform[18]_INST_0_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(13),
      I1 => \channels[41].waveform\(13),
      I2 => \channels[42].waveform\(13),
      O => \Waveform[18]_INST_0_i_348_n_0\
    );
\Waveform[18]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(12),
      I1 => \channels[41].waveform\(12),
      I2 => \channels[42].waveform\(12),
      O => \Waveform[18]_INST_0_i_349_n_0\
    );
\Waveform[18]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_7\,
      I1 => \Waveform[22]_INST_0_i_78_n_7\,
      I2 => \Waveform[22]_INST_0_i_79_n_7\,
      O => \Waveform[18]_INST_0_i_35_n_0\
    );
\Waveform[18]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(11),
      I1 => \channels[41].waveform\(11),
      I2 => \channels[42].waveform\(11),
      O => \Waveform[18]_INST_0_i_350_n_0\
    );
\Waveform[18]_INST_0_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(15),
      I1 => \channels[41].waveform\(15),
      I2 => \channels[42].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_347_n_0\,
      O => \Waveform[18]_INST_0_i_351_n_0\
    );
\Waveform[18]_INST_0_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(14),
      I1 => \channels[41].waveform\(14),
      I2 => \channels[42].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_348_n_0\,
      O => \Waveform[18]_INST_0_i_352_n_0\
    );
\Waveform[18]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(13),
      I1 => \channels[41].waveform\(13),
      I2 => \channels[42].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_349_n_0\,
      O => \Waveform[18]_INST_0_i_353_n_0\
    );
\Waveform[18]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(12),
      I1 => \channels[41].waveform\(12),
      I2 => \channels[42].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_350_n_0\,
      O => \Waveform[18]_INST_0_i_354_n_0\
    );
\Waveform[18]_INST_0_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(14),
      I1 => \channels[44].waveform\(14),
      I2 => \channels[45].waveform\(14),
      O => \Waveform[18]_INST_0_i_355_n_0\
    );
\Waveform[18]_INST_0_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(13),
      I1 => \channels[44].waveform\(13),
      I2 => \channels[45].waveform\(13),
      O => \Waveform[18]_INST_0_i_356_n_0\
    );
\Waveform[18]_INST_0_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(12),
      I1 => \channels[44].waveform\(12),
      I2 => \channels[45].waveform\(12),
      O => \Waveform[18]_INST_0_i_357_n_0\
    );
\Waveform[18]_INST_0_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(11),
      I1 => \channels[44].waveform\(11),
      I2 => \channels[45].waveform\(11),
      O => \Waveform[18]_INST_0_i_358_n_0\
    );
\Waveform[18]_INST_0_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(15),
      I1 => \channels[44].waveform\(15),
      I2 => \channels[45].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_355_n_0\,
      O => \Waveform[18]_INST_0_i_359_n_0\
    );
\Waveform[18]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_4\,
      I1 => \Waveform[18]_INST_0_i_56_n_4\,
      I2 => \Waveform[18]_INST_0_i_57_n_4\,
      O => \Waveform[18]_INST_0_i_36_n_0\
    );
\Waveform[18]_INST_0_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(14),
      I1 => \channels[44].waveform\(14),
      I2 => \channels[45].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_356_n_0\,
      O => \Waveform[18]_INST_0_i_360_n_0\
    );
\Waveform[18]_INST_0_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(13),
      I1 => \channels[44].waveform\(13),
      I2 => \channels[45].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_357_n_0\,
      O => \Waveform[18]_INST_0_i_361_n_0\
    );
\Waveform[18]_INST_0_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(12),
      I1 => \channels[44].waveform\(12),
      I2 => \channels[45].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_358_n_0\,
      O => \Waveform[18]_INST_0_i_362_n_0\
    );
\Waveform[18]_INST_0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(14),
      I1 => \channels[47].waveform\(14),
      I2 => \channels[48].waveform\(14),
      O => \Waveform[18]_INST_0_i_363_n_0\
    );
\Waveform[18]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(13),
      I1 => \channels[47].waveform\(13),
      I2 => \channels[48].waveform\(13),
      O => \Waveform[18]_INST_0_i_364_n_0\
    );
\Waveform[18]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(12),
      I1 => \channels[47].waveform\(12),
      I2 => \channels[48].waveform\(12),
      O => \Waveform[18]_INST_0_i_365_n_0\
    );
\Waveform[18]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(11),
      I1 => \channels[47].waveform\(11),
      I2 => \channels[48].waveform\(11),
      O => \Waveform[18]_INST_0_i_366_n_0\
    );
\Waveform[18]_INST_0_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(15),
      I1 => \channels[47].waveform\(15),
      I2 => \channels[48].waveform\(15),
      I3 => \Waveform[18]_INST_0_i_363_n_0\,
      O => \Waveform[18]_INST_0_i_367_n_0\
    );
\Waveform[18]_INST_0_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(14),
      I1 => \channels[47].waveform\(14),
      I2 => \channels[48].waveform\(14),
      I3 => \Waveform[18]_INST_0_i_364_n_0\,
      O => \Waveform[18]_INST_0_i_368_n_0\
    );
\Waveform[18]_INST_0_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(13),
      I1 => \channels[47].waveform\(13),
      I2 => \channels[48].waveform\(13),
      I3 => \Waveform[18]_INST_0_i_365_n_0\,
      O => \Waveform[18]_INST_0_i_369_n_0\
    );
\Waveform[18]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_4\,
      I1 => \Waveform[22]_INST_0_i_78_n_4\,
      I2 => \Waveform[22]_INST_0_i_79_n_4\,
      I3 => \Waveform[18]_INST_0_i_33_n_0\,
      O => \Waveform[18]_INST_0_i_37_n_0\
    );
\Waveform[18]_INST_0_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(12),
      I1 => \channels[47].waveform\(12),
      I2 => \channels[48].waveform\(12),
      I3 => \Waveform[18]_INST_0_i_366_n_0\,
      O => \Waveform[18]_INST_0_i_370_n_0\
    );
\Waveform[18]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_5\,
      I1 => \Waveform[22]_INST_0_i_78_n_5\,
      I2 => \Waveform[22]_INST_0_i_79_n_5\,
      I3 => \Waveform[18]_INST_0_i_34_n_0\,
      O => \Waveform[18]_INST_0_i_38_n_0\
    );
\Waveform[18]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_6\,
      I1 => \Waveform[22]_INST_0_i_78_n_6\,
      I2 => \Waveform[22]_INST_0_i_79_n_6\,
      I3 => \Waveform[18]_INST_0_i_35_n_0\,
      O => \Waveform[18]_INST_0_i_39_n_0\
    );
\Waveform[18]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_4\,
      I1 => \Waveform[18]_INST_0_i_16_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_5\,
      I3 => \Waveform[18]_INST_0_i_13_n_5\,
      I4 => \Waveform[18]_INST_0_i_14_n_5\,
      O => \Waveform[18]_INST_0_i_4_n_0\
    );
\Waveform[18]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_7\,
      I1 => \Waveform[22]_INST_0_i_78_n_7\,
      I2 => \Waveform[22]_INST_0_i_79_n_7\,
      I3 => \Waveform[18]_INST_0_i_36_n_0\,
      O => \Waveform[18]_INST_0_i_40_n_0\
    );
\Waveform[18]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_5\,
      I1 => \Waveform[22]_INST_0_i_60_n_5\,
      I2 => \Waveform[22]_INST_0_i_61_n_5\,
      O => \Waveform[18]_INST_0_i_41_n_0\
    );
\Waveform[18]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_6\,
      I1 => \Waveform[22]_INST_0_i_60_n_6\,
      I2 => \Waveform[22]_INST_0_i_61_n_6\,
      O => \Waveform[18]_INST_0_i_42_n_0\
    );
\Waveform[18]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_7\,
      I1 => \Waveform[22]_INST_0_i_60_n_7\,
      I2 => \Waveform[22]_INST_0_i_61_n_7\,
      O => \Waveform[18]_INST_0_i_43_n_0\
    );
\Waveform[18]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_4\,
      I1 => \Waveform[18]_INST_0_i_59_n_4\,
      I2 => \Waveform[18]_INST_0_i_60_n_4\,
      O => \Waveform[18]_INST_0_i_44_n_0\
    );
\Waveform[18]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_4\,
      I1 => \Waveform[22]_INST_0_i_60_n_4\,
      I2 => \Waveform[22]_INST_0_i_61_n_4\,
      I3 => \Waveform[18]_INST_0_i_41_n_0\,
      O => \Waveform[18]_INST_0_i_45_n_0\
    );
\Waveform[18]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_5\,
      I1 => \Waveform[22]_INST_0_i_60_n_5\,
      I2 => \Waveform[22]_INST_0_i_61_n_5\,
      I3 => \Waveform[18]_INST_0_i_42_n_0\,
      O => \Waveform[18]_INST_0_i_46_n_0\
    );
\Waveform[18]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_6\,
      I1 => \Waveform[22]_INST_0_i_60_n_6\,
      I2 => \Waveform[22]_INST_0_i_61_n_6\,
      I3 => \Waveform[18]_INST_0_i_43_n_0\,
      O => \Waveform[18]_INST_0_i_47_n_0\
    );
\Waveform[18]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_7\,
      I1 => \Waveform[22]_INST_0_i_60_n_7\,
      I2 => \Waveform[22]_INST_0_i_61_n_7\,
      I3 => \Waveform[18]_INST_0_i_44_n_0\,
      O => \Waveform[18]_INST_0_i_48_n_0\
    );
\Waveform[18]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_64_n_0\,
      O(3) => \Waveform[18]_INST_0_i_49_n_4\,
      O(2) => \Waveform[18]_INST_0_i_49_n_5\,
      O(1) => \Waveform[18]_INST_0_i_49_n_6\,
      O(0) => \Waveform[18]_INST_0_i_49_n_7\,
      S(3) => \Waveform[18]_INST_0_i_65_n_0\,
      S(2) => \Waveform[18]_INST_0_i_66_n_0\,
      S(1) => \Waveform[18]_INST_0_i_67_n_0\,
      S(0) => \Waveform[18]_INST_0_i_68_n_0\
    );
\Waveform[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_1_n_0\,
      I1 => \Waveform[22]_INST_0_i_5_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_4\,
      I3 => \Waveform[22]_INST_0_i_8_n_5\,
      I4 => \Waveform[22]_INST_0_i_7_n_5\,
      I5 => \Waveform[22]_INST_0_i_6_n_5\,
      O => \Waveform[18]_INST_0_i_5_n_0\
    );
\Waveform[18]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_72_n_0\,
      O(3) => \Waveform[18]_INST_0_i_50_n_4\,
      O(2) => \Waveform[18]_INST_0_i_50_n_5\,
      O(1) => \Waveform[18]_INST_0_i_50_n_6\,
      O(0) => \Waveform[18]_INST_0_i_50_n_7\,
      S(3) => \Waveform[18]_INST_0_i_73_n_0\,
      S(2) => \Waveform[18]_INST_0_i_74_n_0\,
      S(1) => \Waveform[18]_INST_0_i_75_n_0\,
      S(0) => \Waveform[18]_INST_0_i_76_n_0\
    );
\Waveform[18]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_80_n_0\,
      O(3) => \Waveform[18]_INST_0_i_51_n_4\,
      O(2) => \Waveform[18]_INST_0_i_51_n_5\,
      O(1) => \Waveform[18]_INST_0_i_51_n_6\,
      O(0) => \Waveform[18]_INST_0_i_51_n_7\,
      S(3) => \Waveform[18]_INST_0_i_81_n_0\,
      S(2) => \Waveform[18]_INST_0_i_82_n_0\,
      S(1) => \Waveform[18]_INST_0_i_83_n_0\,
      S(0) => \Waveform[18]_INST_0_i_84_n_0\
    );
\Waveform[18]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_88_n_0\,
      O(3) => \Waveform[18]_INST_0_i_52_n_4\,
      O(2) => \Waveform[18]_INST_0_i_52_n_5\,
      O(1) => \Waveform[18]_INST_0_i_52_n_6\,
      O(0) => \Waveform[18]_INST_0_i_52_n_7\,
      S(3) => \Waveform[18]_INST_0_i_89_n_0\,
      S(2) => \Waveform[18]_INST_0_i_90_n_0\,
      S(1) => \Waveform[18]_INST_0_i_91_n_0\,
      S(0) => \Waveform[18]_INST_0_i_92_n_0\
    );
\Waveform[18]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_96_n_0\,
      O(3) => \Waveform[18]_INST_0_i_53_n_4\,
      O(2) => \Waveform[18]_INST_0_i_53_n_5\,
      O(1) => \Waveform[18]_INST_0_i_53_n_6\,
      O(0) => \Waveform[18]_INST_0_i_53_n_7\,
      S(3) => \Waveform[18]_INST_0_i_97_n_0\,
      S(2) => \Waveform[18]_INST_0_i_98_n_0\,
      S(1) => \Waveform[18]_INST_0_i_99_n_0\,
      S(0) => \Waveform[18]_INST_0_i_100_n_0\
    );
\Waveform[18]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_104_n_0\,
      O(3) => \Waveform[18]_INST_0_i_54_n_4\,
      O(2) => \Waveform[18]_INST_0_i_54_n_5\,
      O(1) => \Waveform[18]_INST_0_i_54_n_6\,
      O(0) => \Waveform[18]_INST_0_i_54_n_7\,
      S(3) => \Waveform[18]_INST_0_i_105_n_0\,
      S(2) => \Waveform[18]_INST_0_i_106_n_0\,
      S(1) => \Waveform[18]_INST_0_i_107_n_0\,
      S(0) => \Waveform[18]_INST_0_i_108_n_0\
    );
\Waveform[18]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_112_n_0\,
      O(3) => \Waveform[18]_INST_0_i_55_n_4\,
      O(2) => \Waveform[18]_INST_0_i_55_n_5\,
      O(1) => \Waveform[18]_INST_0_i_55_n_6\,
      O(0) => \Waveform[18]_INST_0_i_55_n_7\,
      S(3) => \Waveform[18]_INST_0_i_113_n_0\,
      S(2) => \Waveform[18]_INST_0_i_114_n_0\,
      S(1) => \Waveform[18]_INST_0_i_115_n_0\,
      S(0) => \Waveform[18]_INST_0_i_116_n_0\
    );
\Waveform[18]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_120_n_0\,
      O(3) => \Waveform[18]_INST_0_i_56_n_4\,
      O(2) => \Waveform[18]_INST_0_i_56_n_5\,
      O(1) => \Waveform[18]_INST_0_i_56_n_6\,
      O(0) => \Waveform[18]_INST_0_i_56_n_7\,
      S(3) => \Waveform[18]_INST_0_i_121_n_0\,
      S(2) => \Waveform[18]_INST_0_i_122_n_0\,
      S(1) => \Waveform[18]_INST_0_i_123_n_0\,
      S(0) => \Waveform[18]_INST_0_i_124_n_0\
    );
\Waveform[18]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_128_n_0\,
      O(3) => \Waveform[18]_INST_0_i_57_n_4\,
      O(2) => \Waveform[18]_INST_0_i_57_n_5\,
      O(1) => \Waveform[18]_INST_0_i_57_n_6\,
      O(0) => \Waveform[18]_INST_0_i_57_n_7\,
      S(3) => \Waveform[18]_INST_0_i_129_n_0\,
      S(2) => \Waveform[18]_INST_0_i_130_n_0\,
      S(1) => \Waveform[18]_INST_0_i_131_n_0\,
      S(0) => \Waveform[18]_INST_0_i_132_n_0\
    );
\Waveform[18]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_136_n_0\,
      O(3) => \Waveform[18]_INST_0_i_58_n_4\,
      O(2) => \Waveform[18]_INST_0_i_58_n_5\,
      O(1) => \Waveform[18]_INST_0_i_58_n_6\,
      O(0) => \Waveform[18]_INST_0_i_58_n_7\,
      S(3) => \Waveform[18]_INST_0_i_137_n_0\,
      S(2) => \Waveform[18]_INST_0_i_138_n_0\,
      S(1) => \Waveform[18]_INST_0_i_139_n_0\,
      S(0) => \Waveform[18]_INST_0_i_140_n_0\
    );
\Waveform[18]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_144_n_0\,
      O(3) => \Waveform[18]_INST_0_i_59_n_4\,
      O(2) => \Waveform[18]_INST_0_i_59_n_5\,
      O(1) => \Waveform[18]_INST_0_i_59_n_6\,
      O(0) => \Waveform[18]_INST_0_i_59_n_7\,
      S(3) => \Waveform[18]_INST_0_i_145_n_0\,
      S(2) => \Waveform[18]_INST_0_i_146_n_0\,
      S(1) => \Waveform[18]_INST_0_i_147_n_0\,
      S(0) => \Waveform[18]_INST_0_i_148_n_0\
    );
\Waveform[18]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_2_n_0\,
      I1 => \Waveform[18]_INST_0_i_9_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_5\,
      I3 => \Waveform[22]_INST_0_i_8_n_6\,
      I4 => \Waveform[22]_INST_0_i_7_n_6\,
      I5 => \Waveform[22]_INST_0_i_6_n_6\,
      O => \Waveform[18]_INST_0_i_6_n_0\
    );
\Waveform[18]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_152_n_0\,
      O(3) => \Waveform[18]_INST_0_i_60_n_4\,
      O(2) => \Waveform[18]_INST_0_i_60_n_5\,
      O(1) => \Waveform[18]_INST_0_i_60_n_6\,
      O(0) => \Waveform[18]_INST_0_i_60_n_7\,
      S(3) => \Waveform[18]_INST_0_i_153_n_0\,
      S(2) => \Waveform[18]_INST_0_i_154_n_0\,
      S(1) => \Waveform[18]_INST_0_i_155_n_0\,
      S(0) => \Waveform[18]_INST_0_i_156_n_0\
    );
\Waveform[18]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(18),
      I1 => \channels[5].waveform\(18),
      I2 => \channels[6].waveform\(18),
      O => \Waveform[18]_INST_0_i_61_n_0\
    );
\Waveform[18]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(17),
      I1 => \channels[5].waveform\(17),
      I2 => \channels[6].waveform\(17),
      O => \Waveform[18]_INST_0_i_62_n_0\
    );
\Waveform[18]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(16),
      I1 => \channels[5].waveform\(16),
      I2 => \channels[6].waveform\(16),
      O => \Waveform[18]_INST_0_i_63_n_0\
    );
\Waveform[18]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(15),
      I1 => \channels[5].waveform\(15),
      I2 => \channels[6].waveform\(15),
      O => \Waveform[18]_INST_0_i_64_n_0\
    );
\Waveform[18]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(19),
      I1 => \channels[5].waveform\(19),
      I2 => \channels[6].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_61_n_0\,
      O => \Waveform[18]_INST_0_i_65_n_0\
    );
\Waveform[18]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(18),
      I1 => \channels[5].waveform\(18),
      I2 => \channels[6].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_62_n_0\,
      O => \Waveform[18]_INST_0_i_66_n_0\
    );
\Waveform[18]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(17),
      I1 => \channels[5].waveform\(17),
      I2 => \channels[6].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_63_n_0\,
      O => \Waveform[18]_INST_0_i_67_n_0\
    );
\Waveform[18]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(16),
      I1 => \channels[5].waveform\(16),
      I2 => \channels[6].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_64_n_0\,
      O => \Waveform[18]_INST_0_i_68_n_0\
    );
\Waveform[18]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(18),
      I1 => \channels[8].waveform\(18),
      I2 => \channels[9].waveform\(18),
      O => \Waveform[18]_INST_0_i_69_n_0\
    );
\Waveform[18]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_3_n_0\,
      I1 => \Waveform[18]_INST_0_i_10_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_6\,
      I3 => \Waveform[22]_INST_0_i_8_n_7\,
      I4 => \Waveform[22]_INST_0_i_7_n_7\,
      I5 => \Waveform[22]_INST_0_i_6_n_7\,
      O => \Waveform[18]_INST_0_i_7_n_0\
    );
\Waveform[18]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(17),
      I1 => \channels[8].waveform\(17),
      I2 => \channels[9].waveform\(17),
      O => \Waveform[18]_INST_0_i_70_n_0\
    );
\Waveform[18]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(16),
      I1 => \channels[8].waveform\(16),
      I2 => \channels[9].waveform\(16),
      O => \Waveform[18]_INST_0_i_71_n_0\
    );
\Waveform[18]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(15),
      I1 => \channels[8].waveform\(15),
      I2 => \channels[9].waveform\(15),
      O => \Waveform[18]_INST_0_i_72_n_0\
    );
\Waveform[18]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(19),
      I1 => \channels[8].waveform\(19),
      I2 => \channels[9].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_69_n_0\,
      O => \Waveform[18]_INST_0_i_73_n_0\
    );
\Waveform[18]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(18),
      I1 => \channels[8].waveform\(18),
      I2 => \channels[9].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_70_n_0\,
      O => \Waveform[18]_INST_0_i_74_n_0\
    );
\Waveform[18]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(17),
      I1 => \channels[8].waveform\(17),
      I2 => \channels[9].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_71_n_0\,
      O => \Waveform[18]_INST_0_i_75_n_0\
    );
\Waveform[18]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(16),
      I1 => \channels[8].waveform\(16),
      I2 => \channels[9].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_72_n_0\,
      O => \Waveform[18]_INST_0_i_76_n_0\
    );
\Waveform[18]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(18),
      I1 => \channels[11].waveform\(18),
      I2 => \channels[12].waveform\(18),
      O => \Waveform[18]_INST_0_i_77_n_0\
    );
\Waveform[18]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(17),
      I1 => \channels[11].waveform\(17),
      I2 => \channels[12].waveform\(17),
      O => \Waveform[18]_INST_0_i_78_n_0\
    );
\Waveform[18]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(16),
      I1 => \channels[11].waveform\(16),
      I2 => \channels[12].waveform\(16),
      O => \Waveform[18]_INST_0_i_79_n_0\
    );
\Waveform[18]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_4_n_0\,
      I1 => \Waveform[18]_INST_0_i_11_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_7\,
      I3 => \Waveform[18]_INST_0_i_14_n_4\,
      I4 => \Waveform[18]_INST_0_i_13_n_4\,
      I5 => \Waveform[18]_INST_0_i_12_n_4\,
      O => \Waveform[18]_INST_0_i_8_n_0\
    );
\Waveform[18]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(15),
      I1 => \channels[11].waveform\(15),
      I2 => \channels[12].waveform\(15),
      O => \Waveform[18]_INST_0_i_80_n_0\
    );
\Waveform[18]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(19),
      I1 => \channels[11].waveform\(19),
      I2 => \channels[12].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_77_n_0\,
      O => \Waveform[18]_INST_0_i_81_n_0\
    );
\Waveform[18]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(18),
      I1 => \channels[11].waveform\(18),
      I2 => \channels[12].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_78_n_0\,
      O => \Waveform[18]_INST_0_i_82_n_0\
    );
\Waveform[18]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(17),
      I1 => \channels[11].waveform\(17),
      I2 => \channels[12].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_79_n_0\,
      O => \Waveform[18]_INST_0_i_83_n_0\
    );
\Waveform[18]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(16),
      I1 => \channels[11].waveform\(16),
      I2 => \channels[12].waveform\(16),
      I3 => \Waveform[18]_INST_0_i_80_n_0\,
      O => \Waveform[18]_INST_0_i_84_n_0\
    );
\Waveform[18]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_5\,
      I1 => \Waveform[22]_INST_0_i_344_n_5\,
      I2 => \Waveform[22]_INST_0_i_345_n_5\,
      O => \Waveform[18]_INST_0_i_85_n_0\
    );
\Waveform[18]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_6\,
      I1 => \Waveform[22]_INST_0_i_344_n_6\,
      I2 => \Waveform[22]_INST_0_i_345_n_6\,
      O => \Waveform[18]_INST_0_i_86_n_0\
    );
\Waveform[18]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_7\,
      I1 => \Waveform[22]_INST_0_i_344_n_7\,
      I2 => \Waveform[22]_INST_0_i_345_n_7\,
      O => \Waveform[18]_INST_0_i_87_n_0\
    );
\Waveform[18]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_193_n_4\,
      I1 => \Waveform[18]_INST_0_i_194_n_4\,
      I2 => \Waveform[18]_INST_0_i_195_n_4\,
      O => \Waveform[18]_INST_0_i_88_n_0\
    );
\Waveform[18]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_4\,
      I1 => \Waveform[22]_INST_0_i_344_n_4\,
      I2 => \Waveform[22]_INST_0_i_345_n_4\,
      I3 => \Waveform[18]_INST_0_i_85_n_0\,
      O => \Waveform[18]_INST_0_i_89_n_0\
    );
\Waveform[18]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_5\,
      I1 => \Waveform[22]_INST_0_i_8_n_5\,
      I2 => \Waveform[22]_INST_0_i_7_n_5\,
      O => \Waveform[18]_INST_0_i_9_n_0\
    );
\Waveform[18]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_5\,
      I1 => \Waveform[22]_INST_0_i_344_n_5\,
      I2 => \Waveform[22]_INST_0_i_345_n_5\,
      I3 => \Waveform[18]_INST_0_i_86_n_0\,
      O => \Waveform[18]_INST_0_i_90_n_0\
    );
\Waveform[18]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_6\,
      I1 => \Waveform[22]_INST_0_i_344_n_6\,
      I2 => \Waveform[22]_INST_0_i_345_n_6\,
      I3 => \Waveform[18]_INST_0_i_87_n_0\,
      O => \Waveform[18]_INST_0_i_91_n_0\
    );
\Waveform[18]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_7\,
      I1 => \Waveform[22]_INST_0_i_344_n_7\,
      I2 => \Waveform[22]_INST_0_i_345_n_7\,
      I3 => \Waveform[18]_INST_0_i_88_n_0\,
      O => \Waveform[18]_INST_0_i_92_n_0\
    );
\Waveform[18]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_5\,
      I1 => \Waveform[22]_INST_0_i_349_n_5\,
      I2 => \channels[0].waveform\(18),
      O => \Waveform[18]_INST_0_i_93_n_0\
    );
\Waveform[18]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_6\,
      I1 => \Waveform[22]_INST_0_i_349_n_6\,
      I2 => \channels[0].waveform\(17),
      O => \Waveform[18]_INST_0_i_94_n_0\
    );
\Waveform[18]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_7\,
      I1 => \Waveform[22]_INST_0_i_349_n_7\,
      I2 => \channels[0].waveform\(16),
      O => \Waveform[18]_INST_0_i_95_n_0\
    );
\Waveform[18]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_199_n_4\,
      I1 => \Waveform[18]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(15),
      O => \Waveform[18]_INST_0_i_96_n_0\
    );
\Waveform[18]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_4\,
      I1 => \Waveform[22]_INST_0_i_349_n_4\,
      I2 => \channels[0].waveform\(19),
      I3 => \Waveform[18]_INST_0_i_93_n_0\,
      O => \Waveform[18]_INST_0_i_97_n_0\
    );
\Waveform[18]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_5\,
      I1 => \Waveform[22]_INST_0_i_349_n_5\,
      I2 => \channels[0].waveform\(18),
      I3 => \Waveform[18]_INST_0_i_94_n_0\,
      O => \Waveform[18]_INST_0_i_98_n_0\
    );
\Waveform[18]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_6\,
      I1 => \Waveform[22]_INST_0_i_349_n_6\,
      I2 => \channels[0].waveform\(17),
      I3 => \Waveform[18]_INST_0_i_95_n_0\,
      O => \Waveform[18]_INST_0_i_99_n_0\
    );
\Waveform[22]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_1_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Waveform(23 downto 22),
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_2_n_0\,
      S(0) => \Waveform[22]_INST_0_i_3_n_0\
    );
\Waveform[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_4\,
      I1 => \Waveform[22]_INST_0_i_5_n_0\,
      I2 => \Waveform[22]_INST_0_i_6_n_5\,
      I3 => \Waveform[22]_INST_0_i_7_n_5\,
      I4 => \Waveform[22]_INST_0_i_8_n_5\,
      O => \Waveform[22]_INST_0_i_1_n_0\
    );
\Waveform[22]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_4_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_16_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_10_n_6\,
      O(0) => \Waveform[22]_INST_0_i_10_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_46_n_0\,
      S(0) => \Waveform[22]_INST_0_i_47_n_0\
    );
\Waveform[22]_INST_0_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(21),
      I1 => \channels[17].waveform\(21),
      I2 => \channels[18].waveform\(21),
      O => \Waveform[22]_INST_0_i_100_n_0\
    );
\Waveform[22]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(20),
      I1 => \channels[17].waveform\(20),
      I2 => \channels[18].waveform\(20),
      O => \Waveform[22]_INST_0_i_101_n_0\
    );
\Waveform[22]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(19),
      I1 => \channels[17].waveform\(19),
      I2 => \channels[18].waveform\(19),
      O => \Waveform[22]_INST_0_i_102_n_0\
    );
\Waveform[22]_INST_0_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_100_n_0\,
      I1 => \channels[17].waveform\(22),
      I2 => \channels[16].waveform\(22),
      I3 => \channels[18].waveform\(22),
      O => \Waveform[22]_INST_0_i_104_n_0\
    );
\Waveform[22]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(21),
      I1 => \channels[17].waveform\(21),
      I2 => \channels[18].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_101_n_0\,
      O => \Waveform[22]_INST_0_i_105_n_0\
    );
\Waveform[22]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(20),
      I1 => \channels[17].waveform\(20),
      I2 => \channels[18].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_102_n_0\,
      O => \Waveform[22]_INST_0_i_106_n_0\
    );
\Waveform[22]_INST_0_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(21),
      I1 => \channels[20].waveform\(21),
      I2 => \channels[21].waveform\(21),
      O => \Waveform[22]_INST_0_i_108_n_0\
    );
\Waveform[22]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(20),
      I1 => \channels[20].waveform\(20),
      I2 => \channels[21].waveform\(20),
      O => \Waveform[22]_INST_0_i_109_n_0\
    );
\Waveform[22]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_13_n_6\,
      I1 => \Waveform[22]_INST_0_i_12_n_6\,
      I2 => \Waveform[22]_INST_0_i_14_n_6\,
      I3 => \Waveform[22]_INST_0_i_10_n_6\,
      O => \Waveform[22]_INST_0_i_11_n_0\
    );
\Waveform[22]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(19),
      I1 => \channels[20].waveform\(19),
      I2 => \channels[21].waveform\(19),
      O => \Waveform[22]_INST_0_i_110_n_0\
    );
\Waveform[22]_INST_0_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_108_n_0\,
      I1 => \channels[20].waveform\(22),
      I2 => \channels[19].waveform\(22),
      I3 => \channels[21].waveform\(22),
      O => \Waveform[22]_INST_0_i_112_n_0\
    );
\Waveform[22]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(21),
      I1 => \channels[20].waveform\(21),
      I2 => \channels[21].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_109_n_0\,
      O => \Waveform[22]_INST_0_i_113_n_0\
    );
\Waveform[22]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(20),
      I1 => \channels[20].waveform\(20),
      I2 => \channels[21].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_110_n_0\,
      O => \Waveform[22]_INST_0_i_114_n_0\
    );
\Waveform[22]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[6].waveform\(23),
      I1 => \channels[4].waveform\(23),
      I2 => \channels[5].waveform\(23),
      O => \Waveform[22]_INST_0_i_116_n_0\
    );
\Waveform[22]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[9].waveform\(23),
      I1 => \channels[7].waveform\(23),
      I2 => \channels[8].waveform\(23),
      O => \Waveform[22]_INST_0_i_118_n_0\
    );
\Waveform[22]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_8_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_48_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_12_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_12_n_6\,
      O(0) => \Waveform[22]_INST_0_i_12_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_49_n_0\,
      S(0) => \Waveform[22]_INST_0_i_50_n_0\
    );
\Waveform[22]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[12].waveform\(23),
      I1 => \channels[10].waveform\(23),
      I2 => \channels[11].waveform\(23),
      O => \Waveform[22]_INST_0_i_120_n_0\
    );
\Waveform[22]_INST_0_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(21),
      I1 => \channels[5].waveform\(21),
      I2 => \channels[6].waveform\(21),
      O => \Waveform[22]_INST_0_i_122_n_0\
    );
\Waveform[22]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(20),
      I1 => \channels[5].waveform\(20),
      I2 => \channels[6].waveform\(20),
      O => \Waveform[22]_INST_0_i_123_n_0\
    );
\Waveform[22]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(19),
      I1 => \channels[5].waveform\(19),
      I2 => \channels[6].waveform\(19),
      O => \Waveform[22]_INST_0_i_124_n_0\
    );
\Waveform[22]_INST_0_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_122_n_0\,
      I1 => \channels[5].waveform\(22),
      I2 => \channels[4].waveform\(22),
      I3 => \channels[6].waveform\(22),
      O => \Waveform[22]_INST_0_i_126_n_0\
    );
\Waveform[22]_INST_0_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(21),
      I1 => \channels[5].waveform\(21),
      I2 => \channels[6].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_123_n_0\,
      O => \Waveform[22]_INST_0_i_127_n_0\
    );
\Waveform[22]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(20),
      I1 => \channels[5].waveform\(20),
      I2 => \channels[6].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_124_n_0\,
      O => \Waveform[22]_INST_0_i_128_n_0\
    );
\Waveform[22]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_7_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_13_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_51_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_13_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_13_n_6\,
      O(0) => \Waveform[22]_INST_0_i_13_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_52_n_0\,
      S(0) => \Waveform[22]_INST_0_i_53_n_0\
    );
\Waveform[22]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(21),
      I1 => \channels[8].waveform\(21),
      I2 => \channels[9].waveform\(21),
      O => \Waveform[22]_INST_0_i_130_n_0\
    );
\Waveform[22]_INST_0_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(20),
      I1 => \channels[8].waveform\(20),
      I2 => \channels[9].waveform\(20),
      O => \Waveform[22]_INST_0_i_131_n_0\
    );
\Waveform[22]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(19),
      I1 => \channels[8].waveform\(19),
      I2 => \channels[9].waveform\(19),
      O => \Waveform[22]_INST_0_i_132_n_0\
    );
\Waveform[22]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_130_n_0\,
      I1 => \channels[8].waveform\(22),
      I2 => \channels[7].waveform\(22),
      I3 => \channels[9].waveform\(22),
      O => \Waveform[22]_INST_0_i_134_n_0\
    );
\Waveform[22]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(21),
      I1 => \channels[8].waveform\(21),
      I2 => \channels[9].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_131_n_0\,
      O => \Waveform[22]_INST_0_i_135_n_0\
    );
\Waveform[22]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(20),
      I1 => \channels[8].waveform\(20),
      I2 => \channels[9].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_132_n_0\,
      O => \Waveform[22]_INST_0_i_136_n_0\
    );
\Waveform[22]_INST_0_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(21),
      I1 => \channels[11].waveform\(21),
      I2 => \channels[12].waveform\(21),
      O => \Waveform[22]_INST_0_i_138_n_0\
    );
\Waveform[22]_INST_0_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(20),
      I1 => \channels[11].waveform\(20),
      I2 => \channels[12].waveform\(20),
      O => \Waveform[22]_INST_0_i_139_n_0\
    );
\Waveform[22]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_6_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_23_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_14_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_14_n_6\,
      O(0) => \Waveform[22]_INST_0_i_14_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_54_n_0\,
      S(0) => \Waveform[22]_INST_0_i_55_n_0\
    );
\Waveform[22]_INST_0_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(19),
      I1 => \channels[11].waveform\(19),
      I2 => \channels[12].waveform\(19),
      O => \Waveform[22]_INST_0_i_140_n_0\
    );
\Waveform[22]_INST_0_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_138_n_0\,
      I1 => \channels[11].waveform\(22),
      I2 => \channels[10].waveform\(22),
      I3 => \channels[12].waveform\(22),
      O => \Waveform[22]_INST_0_i_142_n_0\
    );
\Waveform[22]_INST_0_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(21),
      I1 => \channels[11].waveform\(21),
      I2 => \channels[12].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_139_n_0\,
      O => \Waveform[22]_INST_0_i_143_n_0\
    );
\Waveform[22]_INST_0_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(20),
      I1 => \channels[11].waveform\(20),
      I2 => \channels[12].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_140_n_0\,
      O => \Waveform[22]_INST_0_i_144_n_0\
    );
\Waveform[22]_INST_0_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_329_n_2\,
      I1 => \Waveform[22]_INST_0_i_330_n_2\,
      I2 => \Waveform[22]_INST_0_i_331_n_2\,
      O => \Waveform[22]_INST_0_i_145_n_0\
    );
\Waveform[22]_INST_0_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_329_n_7\,
      I1 => \Waveform[22]_INST_0_i_330_n_7\,
      I2 => \Waveform[22]_INST_0_i_331_n_7\,
      O => \Waveform[22]_INST_0_i_146_n_0\
    );
\Waveform[22]_INST_0_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_4\,
      I1 => \Waveform[22]_INST_0_i_333_n_4\,
      I2 => \Waveform[22]_INST_0_i_334_n_4\,
      O => \Waveform[22]_INST_0_i_147_n_0\
    );
\Waveform[22]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_329_n_2\,
      I1 => \Waveform[22]_INST_0_i_330_n_2\,
      I2 => \Waveform[22]_INST_0_i_331_n_2\,
      I3 => \Waveform[22]_INST_0_i_145_n_0\,
      O => \Waveform[22]_INST_0_i_148_n_0\
    );
\Waveform[22]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_145_n_0\,
      I1 => \Waveform[22]_INST_0_i_330_n_2\,
      I2 => \Waveform[22]_INST_0_i_329_n_2\,
      I3 => \Waveform[22]_INST_0_i_331_n_2\,
      O => \Waveform[22]_INST_0_i_149_n_0\
    );
\Waveform[22]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_14_n_7\,
      I1 => \Waveform[22]_INST_0_i_12_n_7\,
      I2 => \Waveform[22]_INST_0_i_13_n_7\,
      O => \Waveform[22]_INST_0_i_15_n_0\
    );
\Waveform[22]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_146_n_0\,
      I1 => \Waveform[22]_INST_0_i_330_n_2\,
      I2 => \Waveform[22]_INST_0_i_329_n_2\,
      I3 => \Waveform[22]_INST_0_i_331_n_2\,
      O => \Waveform[22]_INST_0_i_150_n_0\
    );
\Waveform[22]_INST_0_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_329_n_7\,
      I1 => \Waveform[22]_INST_0_i_330_n_7\,
      I2 => \Waveform[22]_INST_0_i_331_n_7\,
      I3 => \Waveform[22]_INST_0_i_147_n_0\,
      O => \Waveform[22]_INST_0_i_151_n_0\
    );
\Waveform[22]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_335_n_2\,
      I1 => \Waveform[22]_INST_0_i_336_n_2\,
      O => \Waveform[22]_INST_0_i_152_n_0\
    );
\Waveform[22]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_335_n_7\,
      I1 => \Waveform[22]_INST_0_i_336_n_7\,
      I2 => \Waveform[22]_INST_0_i_335_n_2\,
      I3 => \Waveform[22]_INST_0_i_336_n_2\,
      O => \Waveform[22]_INST_0_i_153_n_0\
    );
\Waveform[22]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_337_n_4\,
      I1 => \Waveform[22]_INST_0_i_338_n_4\,
      I2 => \Waveform[22]_INST_0_i_335_n_7\,
      I3 => \Waveform[22]_INST_0_i_336_n_7\,
      O => \Waveform[22]_INST_0_i_154_n_0\
    );
\Waveform[22]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFE"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_336_n_7\,
      I1 => \Waveform[22]_INST_0_i_335_n_7\,
      I2 => \Waveform[22]_INST_0_i_336_n_2\,
      I3 => \Waveform[22]_INST_0_i_335_n_2\,
      O => \Waveform[22]_INST_0_i_156_n_0\
    );
\Waveform[22]_INST_0_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_338_n_4\,
      I1 => \Waveform[22]_INST_0_i_337_n_4\,
      I2 => \Waveform[22]_INST_0_i_336_n_2\,
      I3 => \Waveform[22]_INST_0_i_335_n_2\,
      I4 => \Waveform[22]_INST_0_i_336_n_7\,
      I5 => \Waveform[22]_INST_0_i_335_n_7\,
      O => \Waveform[22]_INST_0_i_157_n_0\
    );
\Waveform[22]_INST_0_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"693C3C96"
    )
        port map (
      I0 => \channels[0].waveform\(23),
      I1 => \Waveform[22]_INST_0_i_336_n_7\,
      I2 => \Waveform[22]_INST_0_i_335_n_7\,
      I3 => \Waveform[22]_INST_0_i_338_n_4\,
      I4 => \Waveform[22]_INST_0_i_337_n_4\,
      O => \Waveform[22]_INST_0_i_158_n_0\
    );
\Waveform[22]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_2\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_16_n_0\
    );
\Waveform[22]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[3].waveform\(23),
      I1 => \channels[1].waveform\(23),
      I2 => \channels[2].waveform\(23),
      O => \Waveform[22]_INST_0_i_160_n_0\
    );
\Waveform[22]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_5\,
      I1 => \Waveform[22]_INST_0_i_333_n_5\,
      I2 => \Waveform[22]_INST_0_i_334_n_5\,
      O => \Waveform[22]_INST_0_i_161_n_0\
    );
\Waveform[22]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_6\,
      I1 => \Waveform[22]_INST_0_i_333_n_6\,
      I2 => \Waveform[22]_INST_0_i_334_n_6\,
      O => \Waveform[22]_INST_0_i_162_n_0\
    );
\Waveform[22]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_7\,
      I1 => \Waveform[22]_INST_0_i_333_n_7\,
      I2 => \Waveform[22]_INST_0_i_334_n_7\,
      O => \Waveform[22]_INST_0_i_163_n_0\
    );
\Waveform[22]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_343_n_4\,
      I1 => \Waveform[22]_INST_0_i_344_n_4\,
      I2 => \Waveform[22]_INST_0_i_345_n_4\,
      O => \Waveform[22]_INST_0_i_164_n_0\
    );
\Waveform[22]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_4\,
      I1 => \Waveform[22]_INST_0_i_333_n_4\,
      I2 => \Waveform[22]_INST_0_i_334_n_4\,
      I3 => \Waveform[22]_INST_0_i_161_n_0\,
      O => \Waveform[22]_INST_0_i_165_n_0\
    );
\Waveform[22]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_5\,
      I1 => \Waveform[22]_INST_0_i_333_n_5\,
      I2 => \Waveform[22]_INST_0_i_334_n_5\,
      I3 => \Waveform[22]_INST_0_i_162_n_0\,
      O => \Waveform[22]_INST_0_i_166_n_0\
    );
\Waveform[22]_INST_0_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_6\,
      I1 => \Waveform[22]_INST_0_i_333_n_6\,
      I2 => \Waveform[22]_INST_0_i_334_n_6\,
      I3 => \Waveform[22]_INST_0_i_163_n_0\,
      O => \Waveform[22]_INST_0_i_167_n_0\
    );
\Waveform[22]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_332_n_7\,
      I1 => \Waveform[22]_INST_0_i_333_n_7\,
      I2 => \Waveform[22]_INST_0_i_334_n_7\,
      I3 => \Waveform[22]_INST_0_i_164_n_0\,
      O => \Waveform[22]_INST_0_i_168_n_0\
    );
\Waveform[22]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_7\,
      I1 => \Waveform[22]_INST_0_i_57_n_7\,
      I2 => \Waveform[22]_INST_0_i_58_n_7\,
      O => \Waveform[22]_INST_0_i_17_n_0\
    );
\Waveform[22]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_337_n_6\,
      I1 => \Waveform[22]_INST_0_i_338_n_6\,
      I2 => \channels[0].waveform\(21),
      O => \Waveform[22]_INST_0_i_170_n_0\
    );
\Waveform[22]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_337_n_7\,
      I1 => \Waveform[22]_INST_0_i_338_n_7\,
      I2 => \channels[0].waveform\(20),
      O => \Waveform[22]_INST_0_i_171_n_0\
    );
\Waveform[22]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_348_n_4\,
      I1 => \Waveform[22]_INST_0_i_349_n_4\,
      I2 => \channels[0].waveform\(19),
      O => \Waveform[22]_INST_0_i_172_n_0\
    );
\Waveform[22]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_170_n_0\,
      I1 => \Waveform[22]_INST_0_i_338_n_5\,
      I2 => \Waveform[22]_INST_0_i_337_n_5\,
      I3 => \channels[0].waveform\(22),
      O => \Waveform[22]_INST_0_i_174_n_0\
    );
\Waveform[22]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_337_n_6\,
      I1 => \Waveform[22]_INST_0_i_338_n_6\,
      I2 => \channels[0].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_171_n_0\,
      O => \Waveform[22]_INST_0_i_175_n_0\
    );
\Waveform[22]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_337_n_7\,
      I1 => \Waveform[22]_INST_0_i_338_n_7\,
      I2 => \channels[0].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_172_n_0\,
      O => \Waveform[22]_INST_0_i_176_n_0\
    );
\Waveform[22]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(21),
      I1 => \channels[2].waveform\(21),
      I2 => \channels[3].waveform\(21),
      O => \Waveform[22]_INST_0_i_178_n_0\
    );
\Waveform[22]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(20),
      I1 => \channels[2].waveform\(20),
      I2 => \channels[3].waveform\(20),
      O => \Waveform[22]_INST_0_i_179_n_0\
    );
\Waveform[22]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_4\,
      I1 => \Waveform[22]_INST_0_i_60_n_4\,
      I2 => \Waveform[22]_INST_0_i_61_n_4\,
      O => \Waveform[22]_INST_0_i_18_n_0\
    );
\Waveform[22]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(19),
      I1 => \channels[2].waveform\(19),
      I2 => \channels[3].waveform\(19),
      O => \Waveform[22]_INST_0_i_180_n_0\
    );
\Waveform[22]_INST_0_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_178_n_0\,
      I1 => \channels[2].waveform\(22),
      I2 => \channels[1].waveform\(22),
      I3 => \channels[3].waveform\(22),
      O => \Waveform[22]_INST_0_i_182_n_0\
    );
\Waveform[22]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(21),
      I1 => \channels[2].waveform\(21),
      I2 => \channels[3].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_179_n_0\,
      O => \Waveform[22]_INST_0_i_183_n_0\
    );
\Waveform[22]_INST_0_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(20),
      I1 => \channels[2].waveform\(20),
      I2 => \channels[3].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_180_n_0\,
      O => \Waveform[22]_INST_0_i_184_n_0\
    );
\Waveform[22]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_364_n_2\,
      I1 => \Waveform[22]_INST_0_i_365_n_2\,
      I2 => \Waveform[22]_INST_0_i_366_n_2\,
      O => \Waveform[22]_INST_0_i_185_n_0\
    );
\Waveform[22]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_364_n_7\,
      I1 => \Waveform[22]_INST_0_i_365_n_7\,
      I2 => \Waveform[22]_INST_0_i_366_n_7\,
      O => \Waveform[22]_INST_0_i_186_n_0\
    );
\Waveform[22]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_4\,
      I1 => \Waveform[22]_INST_0_i_368_n_4\,
      I2 => \Waveform[22]_INST_0_i_369_n_4\,
      O => \Waveform[22]_INST_0_i_187_n_0\
    );
\Waveform[22]_INST_0_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_364_n_2\,
      I1 => \Waveform[22]_INST_0_i_365_n_2\,
      I2 => \Waveform[22]_INST_0_i_366_n_2\,
      I3 => \Waveform[22]_INST_0_i_185_n_0\,
      O => \Waveform[22]_INST_0_i_188_n_0\
    );
\Waveform[22]_INST_0_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_185_n_0\,
      I1 => \Waveform[22]_INST_0_i_365_n_2\,
      I2 => \Waveform[22]_INST_0_i_364_n_2\,
      I3 => \Waveform[22]_INST_0_i_366_n_2\,
      O => \Waveform[22]_INST_0_i_189_n_0\
    );
\Waveform[22]_INST_0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_2\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_58_n_2\,
      I3 => \Waveform[22]_INST_0_i_16_n_0\,
      O => \Waveform[22]_INST_0_i_19_n_0\
    );
\Waveform[22]_INST_0_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_186_n_0\,
      I1 => \Waveform[22]_INST_0_i_365_n_2\,
      I2 => \Waveform[22]_INST_0_i_364_n_2\,
      I3 => \Waveform[22]_INST_0_i_366_n_2\,
      O => \Waveform[22]_INST_0_i_190_n_0\
    );
\Waveform[22]_INST_0_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_364_n_7\,
      I1 => \Waveform[22]_INST_0_i_365_n_7\,
      I2 => \Waveform[22]_INST_0_i_366_n_7\,
      I3 => \Waveform[22]_INST_0_i_187_n_0\,
      O => \Waveform[22]_INST_0_i_191_n_0\
    );
\Waveform[22]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_370_n_2\,
      I1 => \Waveform[22]_INST_0_i_371_n_2\,
      I2 => \Waveform[22]_INST_0_i_372_n_2\,
      O => \Waveform[22]_INST_0_i_192_n_0\
    );
\Waveform[22]_INST_0_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_370_n_7\,
      I1 => \Waveform[22]_INST_0_i_371_n_7\,
      I2 => \Waveform[22]_INST_0_i_372_n_7\,
      O => \Waveform[22]_INST_0_i_193_n_0\
    );
\Waveform[22]_INST_0_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_4\,
      I1 => \Waveform[22]_INST_0_i_374_n_4\,
      I2 => \Waveform[22]_INST_0_i_375_n_4\,
      O => \Waveform[22]_INST_0_i_194_n_0\
    );
\Waveform[22]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_370_n_2\,
      I1 => \Waveform[22]_INST_0_i_371_n_2\,
      I2 => \Waveform[22]_INST_0_i_372_n_2\,
      I3 => \Waveform[22]_INST_0_i_192_n_0\,
      O => \Waveform[22]_INST_0_i_195_n_0\
    );
\Waveform[22]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_192_n_0\,
      I1 => \Waveform[22]_INST_0_i_371_n_2\,
      I2 => \Waveform[22]_INST_0_i_370_n_2\,
      I3 => \Waveform[22]_INST_0_i_372_n_2\,
      O => \Waveform[22]_INST_0_i_196_n_0\
    );
\Waveform[22]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_193_n_0\,
      I1 => \Waveform[22]_INST_0_i_371_n_2\,
      I2 => \Waveform[22]_INST_0_i_370_n_2\,
      I3 => \Waveform[22]_INST_0_i_372_n_2\,
      O => \Waveform[22]_INST_0_i_197_n_0\
    );
\Waveform[22]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_370_n_7\,
      I1 => \Waveform[22]_INST_0_i_371_n_7\,
      I2 => \Waveform[22]_INST_0_i_372_n_7\,
      I3 => \Waveform[22]_INST_0_i_194_n_0\,
      O => \Waveform[22]_INST_0_i_198_n_0\
    );
\Waveform[22]_INST_0_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_376_n_2\,
      I1 => \Waveform[22]_INST_0_i_377_n_2\,
      I2 => \Waveform[22]_INST_0_i_378_n_2\,
      O => \Waveform[22]_INST_0_i_199_n_0\
    );
\Waveform[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_9_n_0\,
      I1 => \Waveform[22]_INST_0_i_10_n_7\,
      I2 => \Waveform[22]_INST_0_i_11_n_0\,
      I3 => \Waveform[22]_INST_0_i_12_n_7\,
      I4 => \Waveform[22]_INST_0_i_13_n_7\,
      I5 => \Waveform[22]_INST_0_i_14_n_7\,
      O => \Waveform[22]_INST_0_i_2_n_0\
    );
\Waveform[22]_INST_0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_16_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_20_n_0\
    );
\Waveform[22]_INST_0_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_376_n_7\,
      I1 => \Waveform[22]_INST_0_i_377_n_7\,
      I2 => \Waveform[22]_INST_0_i_378_n_7\,
      O => \Waveform[22]_INST_0_i_200_n_0\
    );
\Waveform[22]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_4\,
      I1 => \Waveform[22]_INST_0_i_380_n_4\,
      I2 => \Waveform[22]_INST_0_i_381_n_4\,
      O => \Waveform[22]_INST_0_i_201_n_0\
    );
\Waveform[22]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_376_n_2\,
      I1 => \Waveform[22]_INST_0_i_377_n_2\,
      I2 => \Waveform[22]_INST_0_i_378_n_2\,
      I3 => \Waveform[22]_INST_0_i_199_n_0\,
      O => \Waveform[22]_INST_0_i_202_n_0\
    );
\Waveform[22]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_199_n_0\,
      I1 => \Waveform[22]_INST_0_i_377_n_2\,
      I2 => \Waveform[22]_INST_0_i_376_n_2\,
      I3 => \Waveform[22]_INST_0_i_378_n_2\,
      O => \Waveform[22]_INST_0_i_203_n_0\
    );
\Waveform[22]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_200_n_0\,
      I1 => \Waveform[22]_INST_0_i_377_n_2\,
      I2 => \Waveform[22]_INST_0_i_376_n_2\,
      I3 => \Waveform[22]_INST_0_i_378_n_2\,
      O => \Waveform[22]_INST_0_i_204_n_0\
    );
\Waveform[22]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_376_n_7\,
      I1 => \Waveform[22]_INST_0_i_377_n_7\,
      I2 => \Waveform[22]_INST_0_i_378_n_7\,
      I3 => \Waveform[22]_INST_0_i_201_n_0\,
      O => \Waveform[22]_INST_0_i_205_n_0\
    );
\Waveform[22]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_5\,
      I1 => \Waveform[22]_INST_0_i_368_n_5\,
      I2 => \Waveform[22]_INST_0_i_369_n_5\,
      O => \Waveform[22]_INST_0_i_206_n_0\
    );
\Waveform[22]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_6\,
      I1 => \Waveform[22]_INST_0_i_368_n_6\,
      I2 => \Waveform[22]_INST_0_i_369_n_6\,
      O => \Waveform[22]_INST_0_i_207_n_0\
    );
\Waveform[22]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_7\,
      I1 => \Waveform[22]_INST_0_i_368_n_7\,
      I2 => \Waveform[22]_INST_0_i_369_n_7\,
      O => \Waveform[22]_INST_0_i_208_n_0\
    );
\Waveform[22]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_382_n_4\,
      I1 => \Waveform[22]_INST_0_i_383_n_4\,
      I2 => \Waveform[22]_INST_0_i_384_n_4\,
      O => \Waveform[22]_INST_0_i_209_n_0\
    );
\Waveform[22]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_17_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_21_n_0\
    );
\Waveform[22]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_4\,
      I1 => \Waveform[22]_INST_0_i_368_n_4\,
      I2 => \Waveform[22]_INST_0_i_369_n_4\,
      I3 => \Waveform[22]_INST_0_i_206_n_0\,
      O => \Waveform[22]_INST_0_i_210_n_0\
    );
\Waveform[22]_INST_0_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_5\,
      I1 => \Waveform[22]_INST_0_i_368_n_5\,
      I2 => \Waveform[22]_INST_0_i_369_n_5\,
      I3 => \Waveform[22]_INST_0_i_207_n_0\,
      O => \Waveform[22]_INST_0_i_211_n_0\
    );
\Waveform[22]_INST_0_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_6\,
      I1 => \Waveform[22]_INST_0_i_368_n_6\,
      I2 => \Waveform[22]_INST_0_i_369_n_6\,
      I3 => \Waveform[22]_INST_0_i_208_n_0\,
      O => \Waveform[22]_INST_0_i_212_n_0\
    );
\Waveform[22]_INST_0_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_367_n_7\,
      I1 => \Waveform[22]_INST_0_i_368_n_7\,
      I2 => \Waveform[22]_INST_0_i_369_n_7\,
      I3 => \Waveform[22]_INST_0_i_209_n_0\,
      O => \Waveform[22]_INST_0_i_213_n_0\
    );
\Waveform[22]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_5\,
      I1 => \Waveform[22]_INST_0_i_374_n_5\,
      I2 => \Waveform[22]_INST_0_i_375_n_5\,
      O => \Waveform[22]_INST_0_i_214_n_0\
    );
\Waveform[22]_INST_0_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_6\,
      I1 => \Waveform[22]_INST_0_i_374_n_6\,
      I2 => \Waveform[22]_INST_0_i_375_n_6\,
      O => \Waveform[22]_INST_0_i_215_n_0\
    );
\Waveform[22]_INST_0_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_7\,
      I1 => \Waveform[22]_INST_0_i_374_n_7\,
      I2 => \Waveform[22]_INST_0_i_375_n_7\,
      O => \Waveform[22]_INST_0_i_216_n_0\
    );
\Waveform[22]_INST_0_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_385_n_4\,
      I1 => \Waveform[22]_INST_0_i_386_n_4\,
      I2 => \Waveform[22]_INST_0_i_387_n_4\,
      O => \Waveform[22]_INST_0_i_217_n_0\
    );
\Waveform[22]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_4\,
      I1 => \Waveform[22]_INST_0_i_374_n_4\,
      I2 => \Waveform[22]_INST_0_i_375_n_4\,
      I3 => \Waveform[22]_INST_0_i_214_n_0\,
      O => \Waveform[22]_INST_0_i_218_n_0\
    );
\Waveform[22]_INST_0_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_5\,
      I1 => \Waveform[22]_INST_0_i_374_n_5\,
      I2 => \Waveform[22]_INST_0_i_375_n_5\,
      I3 => \Waveform[22]_INST_0_i_215_n_0\,
      O => \Waveform[22]_INST_0_i_219_n_0\
    );
\Waveform[22]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_7\,
      I1 => \Waveform[22]_INST_0_i_57_n_7\,
      I2 => \Waveform[22]_INST_0_i_58_n_7\,
      I3 => \Waveform[22]_INST_0_i_18_n_0\,
      O => \Waveform[22]_INST_0_i_22_n_0\
    );
\Waveform[22]_INST_0_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_6\,
      I1 => \Waveform[22]_INST_0_i_374_n_6\,
      I2 => \Waveform[22]_INST_0_i_375_n_6\,
      I3 => \Waveform[22]_INST_0_i_216_n_0\,
      O => \Waveform[22]_INST_0_i_220_n_0\
    );
\Waveform[22]_INST_0_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_373_n_7\,
      I1 => \Waveform[22]_INST_0_i_374_n_7\,
      I2 => \Waveform[22]_INST_0_i_375_n_7\,
      I3 => \Waveform[22]_INST_0_i_217_n_0\,
      O => \Waveform[22]_INST_0_i_221_n_0\
    );
\Waveform[22]_INST_0_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_5\,
      I1 => \Waveform[22]_INST_0_i_380_n_5\,
      I2 => \Waveform[22]_INST_0_i_381_n_5\,
      O => \Waveform[22]_INST_0_i_222_n_0\
    );
\Waveform[22]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_6\,
      I1 => \Waveform[22]_INST_0_i_380_n_6\,
      I2 => \Waveform[22]_INST_0_i_381_n_6\,
      O => \Waveform[22]_INST_0_i_223_n_0\
    );
\Waveform[22]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_7\,
      I1 => \Waveform[22]_INST_0_i_380_n_7\,
      I2 => \Waveform[22]_INST_0_i_381_n_7\,
      O => \Waveform[22]_INST_0_i_224_n_0\
    );
\Waveform[22]_INST_0_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_388_n_4\,
      I1 => \Waveform[22]_INST_0_i_389_n_4\,
      I2 => \Waveform[22]_INST_0_i_390_n_4\,
      O => \Waveform[22]_INST_0_i_225_n_0\
    );
\Waveform[22]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_4\,
      I1 => \Waveform[22]_INST_0_i_380_n_4\,
      I2 => \Waveform[22]_INST_0_i_381_n_4\,
      I3 => \Waveform[22]_INST_0_i_222_n_0\,
      O => \Waveform[22]_INST_0_i_226_n_0\
    );
\Waveform[22]_INST_0_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_5\,
      I1 => \Waveform[22]_INST_0_i_380_n_5\,
      I2 => \Waveform[22]_INST_0_i_381_n_5\,
      I3 => \Waveform[22]_INST_0_i_223_n_0\,
      O => \Waveform[22]_INST_0_i_227_n_0\
    );
\Waveform[22]_INST_0_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_6\,
      I1 => \Waveform[22]_INST_0_i_380_n_6\,
      I2 => \Waveform[22]_INST_0_i_381_n_6\,
      I3 => \Waveform[22]_INST_0_i_224_n_0\,
      O => \Waveform[22]_INST_0_i_228_n_0\
    );
\Waveform[22]_INST_0_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_379_n_7\,
      I1 => \Waveform[22]_INST_0_i_380_n_7\,
      I2 => \Waveform[22]_INST_0_i_381_n_7\,
      I3 => \Waveform[22]_INST_0_i_225_n_0\,
      O => \Waveform[22]_INST_0_i_229_n_0\
    );
\Waveform[22]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_2\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_23_n_0\
    );
\Waveform[22]_INST_0_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_199_n_0\,
      I1 => \Waveform[22]_INST_0_i_377_n_2\,
      I2 => \Waveform[22]_INST_0_i_376_n_2\,
      I3 => \Waveform[22]_INST_0_i_378_n_2\,
      O => \Waveform[22]_INST_0_i_230_n_0\
    );
\Waveform[22]_INST_0_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_199_n_0\,
      I1 => \Waveform[22]_INST_0_i_377_n_2\,
      I2 => \Waveform[22]_INST_0_i_376_n_2\,
      I3 => \Waveform[22]_INST_0_i_378_n_2\,
      O => \Waveform[22]_INST_0_i_231_n_0\
    );
\Waveform[22]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_192_n_0\,
      I1 => \Waveform[22]_INST_0_i_371_n_2\,
      I2 => \Waveform[22]_INST_0_i_370_n_2\,
      I3 => \Waveform[22]_INST_0_i_372_n_2\,
      O => \Waveform[22]_INST_0_i_232_n_0\
    );
\Waveform[22]_INST_0_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_192_n_0\,
      I1 => \Waveform[22]_INST_0_i_371_n_2\,
      I2 => \Waveform[22]_INST_0_i_370_n_2\,
      I3 => \Waveform[22]_INST_0_i_372_n_2\,
      O => \Waveform[22]_INST_0_i_233_n_0\
    );
\Waveform[22]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_185_n_0\,
      I1 => \Waveform[22]_INST_0_i_365_n_2\,
      I2 => \Waveform[22]_INST_0_i_364_n_2\,
      I3 => \Waveform[22]_INST_0_i_366_n_2\,
      O => \Waveform[22]_INST_0_i_234_n_0\
    );
\Waveform[22]_INST_0_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_185_n_0\,
      I1 => \Waveform[22]_INST_0_i_365_n_2\,
      I2 => \Waveform[22]_INST_0_i_364_n_2\,
      I3 => \Waveform[22]_INST_0_i_366_n_2\,
      O => \Waveform[22]_INST_0_i_235_n_0\
    );
\Waveform[22]_INST_0_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_335_n_2\,
      I1 => \Waveform[22]_INST_0_i_336_n_2\,
      O => \Waveform[22]_INST_0_i_236_n_0\
    );
\Waveform[22]_INST_0_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_145_n_0\,
      I1 => \Waveform[22]_INST_0_i_330_n_2\,
      I2 => \Waveform[22]_INST_0_i_329_n_2\,
      I3 => \Waveform[22]_INST_0_i_331_n_2\,
      O => \Waveform[22]_INST_0_i_237_n_0\
    );
\Waveform[22]_INST_0_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_145_n_0\,
      I1 => \Waveform[22]_INST_0_i_330_n_2\,
      I2 => \Waveform[22]_INST_0_i_329_n_2\,
      I3 => \Waveform[22]_INST_0_i_331_n_2\,
      O => \Waveform[22]_INST_0_i_238_n_0\
    );
\Waveform[22]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_7\,
      I1 => \Waveform[22]_INST_0_i_63_n_7\,
      I2 => \Waveform[22]_INST_0_i_64_n_7\,
      O => \Waveform[22]_INST_0_i_24_n_0\
    );
\Waveform[22]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_4\,
      I1 => \Waveform[22]_INST_0_i_66_n_4\,
      I2 => \Waveform[22]_INST_0_i_67_n_4\,
      O => \Waveform[22]_INST_0_i_25_n_0\
    );
\Waveform[22]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_2\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_64_n_2\,
      I3 => \Waveform[22]_INST_0_i_23_n_0\,
      O => \Waveform[22]_INST_0_i_26_n_0\
    );
\Waveform[22]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_23_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_27_n_0\
    );
\Waveform[22]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_24_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_28_n_0\
    );
\Waveform[22]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_7\,
      I1 => \Waveform[22]_INST_0_i_63_n_7\,
      I2 => \Waveform[22]_INST_0_i_64_n_7\,
      I3 => \Waveform[22]_INST_0_i_25_n_0\,
      O => \Waveform[22]_INST_0_i_29_n_0\
    );
\Waveform[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1_n_0\,
      I1 => \Waveform[22]_INST_0_i_15_n_0\,
      I2 => \Waveform[22]_INST_0_i_10_n_7\,
      I3 => \Waveform[22]_INST_0_i_8_n_4\,
      I4 => \Waveform[22]_INST_0_i_7_n_4\,
      I5 => \Waveform[22]_INST_0_i_6_n_4\,
      O => \Waveform[22]_INST_0_i_3_n_0\
    );
\Waveform[22]_INST_0_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_5\,
      I1 => \Waveform[22]_INST_0_i_69_n_5\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_30_n_0\
    );
\Waveform[22]_INST_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_6\,
      I1 => \Waveform[22]_INST_0_i_69_n_6\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_31_n_0\
    );
\Waveform[22]_INST_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_7\,
      I1 => \Waveform[22]_INST_0_i_69_n_7\,
      I2 => \Waveform[22]_INST_0_i_70_n_7\,
      O => \Waveform[22]_INST_0_i_32_n_0\
    );
\Waveform[22]_INST_0_i_329\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_332_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_329_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_329_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_329_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[49].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_329_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_329_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_428_n_0\
    );
\Waveform[22]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_4\,
      I1 => \Waveform[22]_INST_0_i_72_n_4\,
      I2 => \Waveform[22]_INST_0_i_73_n_4\,
      O => \Waveform[22]_INST_0_i_33_n_0\
    );
\Waveform[22]_INST_0_i_330\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_333_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_330_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_330_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_330_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[52].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_330_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_330_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_430_n_0\
    );
\Waveform[22]_INST_0_i_331\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_334_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_331_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_331_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_331_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[55].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_331_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_331_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_432_n_0\
    );
\Waveform[22]_INST_0_i_332\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_343_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_332_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_332_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_332_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_332_n_3\,
      CYINIT => '0',
      DI(3) => \channels[51].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_434_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_435_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_436_n_0\,
      O(3) => \Waveform[22]_INST_0_i_332_n_4\,
      O(2) => \Waveform[22]_INST_0_i_332_n_5\,
      O(1) => \Waveform[22]_INST_0_i_332_n_6\,
      O(0) => \Waveform[22]_INST_0_i_332_n_7\,
      S(3) => \channels[51].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_438_n_0\,
      S(1) => \Waveform[22]_INST_0_i_439_n_0\,
      S(0) => \Waveform[22]_INST_0_i_440_n_0\
    );
\Waveform[22]_INST_0_i_333\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_344_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_333_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_333_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_333_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_333_n_3\,
      CYINIT => '0',
      DI(3) => \channels[54].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_442_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_443_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_444_n_0\,
      O(3) => \Waveform[22]_INST_0_i_333_n_4\,
      O(2) => \Waveform[22]_INST_0_i_333_n_5\,
      O(1) => \Waveform[22]_INST_0_i_333_n_6\,
      O(0) => \Waveform[22]_INST_0_i_333_n_7\,
      S(3) => \channels[54].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_446_n_0\,
      S(1) => \Waveform[22]_INST_0_i_447_n_0\,
      S(0) => \Waveform[22]_INST_0_i_448_n_0\
    );
\Waveform[22]_INST_0_i_334\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_345_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_334_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_334_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_334_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_334_n_3\,
      CYINIT => '0',
      DI(3) => \channels[57].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_450_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_451_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_452_n_0\,
      O(3) => \Waveform[22]_INST_0_i_334_n_4\,
      O(2) => \Waveform[22]_INST_0_i_334_n_5\,
      O(1) => \Waveform[22]_INST_0_i_334_n_6\,
      O(0) => \Waveform[22]_INST_0_i_334_n_7\,
      S(3) => \channels[57].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_454_n_0\,
      S(1) => \Waveform[22]_INST_0_i_455_n_0\,
      S(0) => \Waveform[22]_INST_0_i_456_n_0\
    );
\Waveform[22]_INST_0_i_335\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_337_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_335_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_335_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_335_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[58].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_335_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_335_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_458_n_0\
    );
\Waveform[22]_INST_0_i_336\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_338_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_336_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_336_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_336_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[61].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_336_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_336_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_460_n_0\
    );
\Waveform[22]_INST_0_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_348_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_337_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_337_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_337_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_337_n_3\,
      CYINIT => '0',
      DI(3) => \channels[60].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_462_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_463_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_464_n_0\,
      O(3) => \Waveform[22]_INST_0_i_337_n_4\,
      O(2) => \Waveform[22]_INST_0_i_337_n_5\,
      O(1) => \Waveform[22]_INST_0_i_337_n_6\,
      O(0) => \Waveform[22]_INST_0_i_337_n_7\,
      S(3) => \channels[60].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_466_n_0\,
      S(1) => \Waveform[22]_INST_0_i_467_n_0\,
      S(0) => \Waveform[22]_INST_0_i_468_n_0\
    );
\Waveform[22]_INST_0_i_338\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_349_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_338_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_338_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_338_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_338_n_3\,
      CYINIT => '0',
      DI(3) => \channels[63].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_470_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_471_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_472_n_0\,
      O(3) => \Waveform[22]_INST_0_i_338_n_4\,
      O(2) => \Waveform[22]_INST_0_i_338_n_5\,
      O(1) => \Waveform[22]_INST_0_i_338_n_6\,
      O(0) => \Waveform[22]_INST_0_i_338_n_7\,
      S(3) => \channels[63].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_474_n_0\,
      S(1) => \Waveform[22]_INST_0_i_475_n_0\,
      S(0) => \Waveform[22]_INST_0_i_476_n_0\
    );
\Waveform[22]_INST_0_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_4\,
      I1 => \Waveform[22]_INST_0_i_69_n_4\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      I3 => \Waveform[22]_INST_0_i_30_n_0\,
      O => \Waveform[22]_INST_0_i_34_n_0\
    );
\Waveform[22]_INST_0_i_343\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_193_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_343_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_343_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_343_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_343_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_481_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_482_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_483_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_484_n_0\,
      O(3) => \Waveform[22]_INST_0_i_343_n_4\,
      O(2) => \Waveform[22]_INST_0_i_343_n_5\,
      O(1) => \Waveform[22]_INST_0_i_343_n_6\,
      O(0) => \Waveform[22]_INST_0_i_343_n_7\,
      S(3) => \Waveform[22]_INST_0_i_485_n_0\,
      S(2) => \Waveform[22]_INST_0_i_486_n_0\,
      S(1) => \Waveform[22]_INST_0_i_487_n_0\,
      S(0) => \Waveform[22]_INST_0_i_488_n_0\
    );
\Waveform[22]_INST_0_i_344\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_194_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_344_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_344_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_344_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_344_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_489_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_490_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_491_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_492_n_0\,
      O(3) => \Waveform[22]_INST_0_i_344_n_4\,
      O(2) => \Waveform[22]_INST_0_i_344_n_5\,
      O(1) => \Waveform[22]_INST_0_i_344_n_6\,
      O(0) => \Waveform[22]_INST_0_i_344_n_7\,
      S(3) => \Waveform[22]_INST_0_i_493_n_0\,
      S(2) => \Waveform[22]_INST_0_i_494_n_0\,
      S(1) => \Waveform[22]_INST_0_i_495_n_0\,
      S(0) => \Waveform[22]_INST_0_i_496_n_0\
    );
\Waveform[22]_INST_0_i_345\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_195_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_345_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_345_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_345_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_345_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_497_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_498_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_499_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_500_n_0\,
      O(3) => \Waveform[22]_INST_0_i_345_n_4\,
      O(2) => \Waveform[22]_INST_0_i_345_n_5\,
      O(1) => \Waveform[22]_INST_0_i_345_n_6\,
      O(0) => \Waveform[22]_INST_0_i_345_n_7\,
      S(3) => \Waveform[22]_INST_0_i_501_n_0\,
      S(2) => \Waveform[22]_INST_0_i_502_n_0\,
      S(1) => \Waveform[22]_INST_0_i_503_n_0\,
      S(0) => \Waveform[22]_INST_0_i_504_n_0\
    );
\Waveform[22]_INST_0_i_348\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_199_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_348_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_348_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_348_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_348_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_506_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_507_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_508_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_509_n_0\,
      O(3) => \Waveform[22]_INST_0_i_348_n_4\,
      O(2) => \Waveform[22]_INST_0_i_348_n_5\,
      O(1) => \Waveform[22]_INST_0_i_348_n_6\,
      O(0) => \Waveform[22]_INST_0_i_348_n_7\,
      S(3) => \Waveform[22]_INST_0_i_510_n_0\,
      S(2) => \Waveform[22]_INST_0_i_511_n_0\,
      S(1) => \Waveform[22]_INST_0_i_512_n_0\,
      S(0) => \Waveform[22]_INST_0_i_513_n_0\
    );
\Waveform[22]_INST_0_i_349\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_200_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_349_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_349_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_349_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_349_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_514_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_515_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_516_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_517_n_0\,
      O(3) => \Waveform[22]_INST_0_i_349_n_4\,
      O(2) => \Waveform[22]_INST_0_i_349_n_5\,
      O(1) => \Waveform[22]_INST_0_i_349_n_6\,
      O(0) => \Waveform[22]_INST_0_i_349_n_7\,
      S(3) => \Waveform[22]_INST_0_i_518_n_0\,
      S(2) => \Waveform[22]_INST_0_i_519_n_0\,
      S(1) => \Waveform[22]_INST_0_i_520_n_0\,
      S(0) => \Waveform[22]_INST_0_i_521_n_0\
    );
\Waveform[22]_INST_0_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_5\,
      I1 => \Waveform[22]_INST_0_i_69_n_5\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      I3 => \Waveform[22]_INST_0_i_31_n_0\,
      O => \Waveform[22]_INST_0_i_35_n_0\
    );
\Waveform[22]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_6\,
      I1 => \Waveform[22]_INST_0_i_69_n_6\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      I3 => \Waveform[22]_INST_0_i_32_n_0\,
      O => \Waveform[22]_INST_0_i_36_n_0\
    );
\Waveform[22]_INST_0_i_364\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_367_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_364_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_364_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_364_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[22].channel0_n_27\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_364_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_364_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_526_n_0\
    );
\Waveform[22]_INST_0_i_365\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_368_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_365_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_365_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_365_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[25].channel0_n_25\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_365_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_365_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_528_n_0\
    );
\Waveform[22]_INST_0_i_366\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_369_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_366_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_366_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_366_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[28].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_366_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_366_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_530_n_0\
    );
\Waveform[22]_INST_0_i_367\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_382_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_367_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_367_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_367_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_367_n_3\,
      CYINIT => '0',
      DI(3) => \channels[24].channel0_n_26\,
      DI(2) => \Waveform[22]_INST_0_i_532_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_533_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_534_n_0\,
      O(3) => \Waveform[22]_INST_0_i_367_n_4\,
      O(2) => \Waveform[22]_INST_0_i_367_n_5\,
      O(1) => \Waveform[22]_INST_0_i_367_n_6\,
      O(0) => \Waveform[22]_INST_0_i_367_n_7\,
      S(3) => \channels[24].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_536_n_0\,
      S(1) => \Waveform[22]_INST_0_i_537_n_0\,
      S(0) => \Waveform[22]_INST_0_i_538_n_0\
    );
\Waveform[22]_INST_0_i_368\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_383_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_368_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_368_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_368_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_368_n_3\,
      CYINIT => '0',
      DI(3) => \channels[27].channel0_n_27\,
      DI(2) => \Waveform[22]_INST_0_i_540_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_541_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_542_n_0\,
      O(3) => \Waveform[22]_INST_0_i_368_n_4\,
      O(2) => \Waveform[22]_INST_0_i_368_n_5\,
      O(1) => \Waveform[22]_INST_0_i_368_n_6\,
      O(0) => \Waveform[22]_INST_0_i_368_n_7\,
      S(3) => \channels[27].channel0_n_1\,
      S(2) => \Waveform[22]_INST_0_i_544_n_0\,
      S(1) => \Waveform[22]_INST_0_i_545_n_0\,
      S(0) => \Waveform[22]_INST_0_i_546_n_0\
    );
\Waveform[22]_INST_0_i_369\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_384_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_369_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_369_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_369_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_369_n_3\,
      CYINIT => '0',
      DI(3) => \channels[30].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_548_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_549_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_550_n_0\,
      O(3) => \Waveform[22]_INST_0_i_369_n_4\,
      O(2) => \Waveform[22]_INST_0_i_369_n_5\,
      O(1) => \Waveform[22]_INST_0_i_369_n_6\,
      O(0) => \Waveform[22]_INST_0_i_369_n_7\,
      S(3) => \channels[30].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_552_n_0\,
      S(1) => \Waveform[22]_INST_0_i_553_n_0\,
      S(0) => \Waveform[22]_INST_0_i_554_n_0\
    );
\Waveform[22]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_7\,
      I1 => \Waveform[22]_INST_0_i_69_n_7\,
      I2 => \Waveform[22]_INST_0_i_70_n_7\,
      I3 => \Waveform[22]_INST_0_i_33_n_0\,
      O => \Waveform[22]_INST_0_i_37_n_0\
    );
\Waveform[22]_INST_0_i_370\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_373_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_370_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_370_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_370_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[31].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_370_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_370_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_556_n_0\
    );
\Waveform[22]_INST_0_i_371\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_374_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_371_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_371_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_371_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[34].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_371_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_371_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_558_n_0\
    );
\Waveform[22]_INST_0_i_372\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_375_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_372_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_372_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_372_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[37].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_372_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_372_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_560_n_0\
    );
\Waveform[22]_INST_0_i_373\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_385_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_373_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_373_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_373_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_373_n_3\,
      CYINIT => '0',
      DI(3) => \channels[33].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_562_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_563_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_564_n_0\,
      O(3) => \Waveform[22]_INST_0_i_373_n_4\,
      O(2) => \Waveform[22]_INST_0_i_373_n_5\,
      O(1) => \Waveform[22]_INST_0_i_373_n_6\,
      O(0) => \Waveform[22]_INST_0_i_373_n_7\,
      S(3) => \channels[33].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_566_n_0\,
      S(1) => \Waveform[22]_INST_0_i_567_n_0\,
      S(0) => \Waveform[22]_INST_0_i_568_n_0\
    );
\Waveform[22]_INST_0_i_374\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_386_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_374_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_374_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_374_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_374_n_3\,
      CYINIT => '0',
      DI(3) => \channels[36].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_570_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_571_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_572_n_0\,
      O(3) => \Waveform[22]_INST_0_i_374_n_4\,
      O(2) => \Waveform[22]_INST_0_i_374_n_5\,
      O(1) => \Waveform[22]_INST_0_i_374_n_6\,
      O(0) => \Waveform[22]_INST_0_i_374_n_7\,
      S(3) => \channels[36].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_574_n_0\,
      S(1) => \Waveform[22]_INST_0_i_575_n_0\,
      S(0) => \Waveform[22]_INST_0_i_576_n_0\
    );
\Waveform[22]_INST_0_i_375\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_387_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_375_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_375_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_375_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_375_n_3\,
      CYINIT => '0',
      DI(3) => \channels[39].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_578_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_579_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_580_n_0\,
      O(3) => \Waveform[22]_INST_0_i_375_n_4\,
      O(2) => \Waveform[22]_INST_0_i_375_n_5\,
      O(1) => \Waveform[22]_INST_0_i_375_n_6\,
      O(0) => \Waveform[22]_INST_0_i_375_n_7\,
      S(3) => \channels[39].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_582_n_0\,
      S(1) => \Waveform[22]_INST_0_i_583_n_0\,
      S(0) => \Waveform[22]_INST_0_i_584_n_0\
    );
\Waveform[22]_INST_0_i_376\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_379_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_376_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_376_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_376_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[40].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_376_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_376_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_586_n_0\
    );
\Waveform[22]_INST_0_i_377\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_380_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_377_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_377_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_377_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[43].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_377_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_377_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_588_n_0\
    );
\Waveform[22]_INST_0_i_378\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_381_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_378_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_378_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_378_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[46].channel0_n_26\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_378_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_378_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_590_n_0\
    );
\Waveform[22]_INST_0_i_379\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_388_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_379_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_379_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_379_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_379_n_3\,
      CYINIT => '0',
      DI(3) => \channels[42].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_592_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_593_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_594_n_0\,
      O(3) => \Waveform[22]_INST_0_i_379_n_4\,
      O(2) => \Waveform[22]_INST_0_i_379_n_5\,
      O(1) => \Waveform[22]_INST_0_i_379_n_6\,
      O(0) => \Waveform[22]_INST_0_i_379_n_7\,
      S(3) => \channels[42].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_596_n_0\,
      S(1) => \Waveform[22]_INST_0_i_597_n_0\,
      S(0) => \Waveform[22]_INST_0_i_598_n_0\
    );
\Waveform[22]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_5\,
      I1 => \Waveform[22]_INST_0_i_75_n_5\,
      I2 => \Waveform[22]_INST_0_i_76_n_5\,
      O => \Waveform[22]_INST_0_i_38_n_0\
    );
\Waveform[22]_INST_0_i_380\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_389_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_380_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_380_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_380_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_380_n_3\,
      CYINIT => '0',
      DI(3) => \channels[45].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_600_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_601_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_602_n_0\,
      O(3) => \Waveform[22]_INST_0_i_380_n_4\,
      O(2) => \Waveform[22]_INST_0_i_380_n_5\,
      O(1) => \Waveform[22]_INST_0_i_380_n_6\,
      O(0) => \Waveform[22]_INST_0_i_380_n_7\,
      S(3) => \channels[45].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_604_n_0\,
      S(1) => \Waveform[22]_INST_0_i_605_n_0\,
      S(0) => \Waveform[22]_INST_0_i_606_n_0\
    );
\Waveform[22]_INST_0_i_381\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_390_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_381_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_381_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_381_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_381_n_3\,
      CYINIT => '0',
      DI(3) => \channels[48].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_608_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_609_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_610_n_0\,
      O(3) => \Waveform[22]_INST_0_i_381_n_4\,
      O(2) => \Waveform[22]_INST_0_i_381_n_5\,
      O(1) => \Waveform[22]_INST_0_i_381_n_6\,
      O(0) => \Waveform[22]_INST_0_i_381_n_7\,
      S(3) => \channels[48].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_612_n_0\,
      S(1) => \Waveform[22]_INST_0_i_613_n_0\,
      S(0) => \Waveform[22]_INST_0_i_614_n_0\
    );
\Waveform[22]_INST_0_i_382\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_214_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_382_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_382_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_382_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_382_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_615_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_616_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_617_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_618_n_0\,
      O(3) => \Waveform[22]_INST_0_i_382_n_4\,
      O(2) => \Waveform[22]_INST_0_i_382_n_5\,
      O(1) => \Waveform[22]_INST_0_i_382_n_6\,
      O(0) => \Waveform[22]_INST_0_i_382_n_7\,
      S(3) => \Waveform[22]_INST_0_i_619_n_0\,
      S(2) => \Waveform[22]_INST_0_i_620_n_0\,
      S(1) => \Waveform[22]_INST_0_i_621_n_0\,
      S(0) => \Waveform[22]_INST_0_i_622_n_0\
    );
\Waveform[22]_INST_0_i_383\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_215_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_383_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_383_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_383_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_383_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_623_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_624_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_625_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_626_n_0\,
      O(3) => \Waveform[22]_INST_0_i_383_n_4\,
      O(2) => \Waveform[22]_INST_0_i_383_n_5\,
      O(1) => \Waveform[22]_INST_0_i_383_n_6\,
      O(0) => \Waveform[22]_INST_0_i_383_n_7\,
      S(3) => \Waveform[22]_INST_0_i_627_n_0\,
      S(2) => \Waveform[22]_INST_0_i_628_n_0\,
      S(1) => \Waveform[22]_INST_0_i_629_n_0\,
      S(0) => \Waveform[22]_INST_0_i_630_n_0\
    );
\Waveform[22]_INST_0_i_384\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_216_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_384_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_384_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_384_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_384_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_631_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_632_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_633_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_634_n_0\,
      O(3) => \Waveform[22]_INST_0_i_384_n_4\,
      O(2) => \Waveform[22]_INST_0_i_384_n_5\,
      O(1) => \Waveform[22]_INST_0_i_384_n_6\,
      O(0) => \Waveform[22]_INST_0_i_384_n_7\,
      S(3) => \Waveform[22]_INST_0_i_635_n_0\,
      S(2) => \Waveform[22]_INST_0_i_636_n_0\,
      S(1) => \Waveform[22]_INST_0_i_637_n_0\,
      S(0) => \Waveform[22]_INST_0_i_638_n_0\
    );
\Waveform[22]_INST_0_i_385\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_217_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_385_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_385_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_385_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_385_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_639_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_640_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_641_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_642_n_0\,
      O(3) => \Waveform[22]_INST_0_i_385_n_4\,
      O(2) => \Waveform[22]_INST_0_i_385_n_5\,
      O(1) => \Waveform[22]_INST_0_i_385_n_6\,
      O(0) => \Waveform[22]_INST_0_i_385_n_7\,
      S(3) => \Waveform[22]_INST_0_i_643_n_0\,
      S(2) => \Waveform[22]_INST_0_i_644_n_0\,
      S(1) => \Waveform[22]_INST_0_i_645_n_0\,
      S(0) => \Waveform[22]_INST_0_i_646_n_0\
    );
\Waveform[22]_INST_0_i_386\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_218_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_386_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_386_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_386_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_386_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_647_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_648_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_649_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_650_n_0\,
      O(3) => \Waveform[22]_INST_0_i_386_n_4\,
      O(2) => \Waveform[22]_INST_0_i_386_n_5\,
      O(1) => \Waveform[22]_INST_0_i_386_n_6\,
      O(0) => \Waveform[22]_INST_0_i_386_n_7\,
      S(3) => \Waveform[22]_INST_0_i_651_n_0\,
      S(2) => \Waveform[22]_INST_0_i_652_n_0\,
      S(1) => \Waveform[22]_INST_0_i_653_n_0\,
      S(0) => \Waveform[22]_INST_0_i_654_n_0\
    );
\Waveform[22]_INST_0_i_387\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_219_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_387_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_387_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_387_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_387_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_655_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_656_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_657_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_658_n_0\,
      O(3) => \Waveform[22]_INST_0_i_387_n_4\,
      O(2) => \Waveform[22]_INST_0_i_387_n_5\,
      O(1) => \Waveform[22]_INST_0_i_387_n_6\,
      O(0) => \Waveform[22]_INST_0_i_387_n_7\,
      S(3) => \Waveform[22]_INST_0_i_659_n_0\,
      S(2) => \Waveform[22]_INST_0_i_660_n_0\,
      S(1) => \Waveform[22]_INST_0_i_661_n_0\,
      S(0) => \Waveform[22]_INST_0_i_662_n_0\
    );
\Waveform[22]_INST_0_i_388\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_220_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_388_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_388_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_388_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_388_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_663_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_664_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_665_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_666_n_0\,
      O(3) => \Waveform[22]_INST_0_i_388_n_4\,
      O(2) => \Waveform[22]_INST_0_i_388_n_5\,
      O(1) => \Waveform[22]_INST_0_i_388_n_6\,
      O(0) => \Waveform[22]_INST_0_i_388_n_7\,
      S(3) => \Waveform[22]_INST_0_i_667_n_0\,
      S(2) => \Waveform[22]_INST_0_i_668_n_0\,
      S(1) => \Waveform[22]_INST_0_i_669_n_0\,
      S(0) => \Waveform[22]_INST_0_i_670_n_0\
    );
\Waveform[22]_INST_0_i_389\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_221_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_389_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_389_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_389_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_389_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_671_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_672_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_673_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_674_n_0\,
      O(3) => \Waveform[22]_INST_0_i_389_n_4\,
      O(2) => \Waveform[22]_INST_0_i_389_n_5\,
      O(1) => \Waveform[22]_INST_0_i_389_n_6\,
      O(0) => \Waveform[22]_INST_0_i_389_n_7\,
      S(3) => \Waveform[22]_INST_0_i_675_n_0\,
      S(2) => \Waveform[22]_INST_0_i_676_n_0\,
      S(1) => \Waveform[22]_INST_0_i_677_n_0\,
      S(0) => \Waveform[22]_INST_0_i_678_n_0\
    );
\Waveform[22]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_6\,
      I1 => \Waveform[22]_INST_0_i_75_n_6\,
      I2 => \Waveform[22]_INST_0_i_76_n_6\,
      O => \Waveform[22]_INST_0_i_39_n_0\
    );
\Waveform[22]_INST_0_i_390\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_222_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_390_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_390_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_390_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_390_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_679_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_680_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_681_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_682_n_0\,
      O(3) => \Waveform[22]_INST_0_i_390_n_4\,
      O(2) => \Waveform[22]_INST_0_i_390_n_5\,
      O(1) => \Waveform[22]_INST_0_i_390_n_6\,
      O(0) => \Waveform[22]_INST_0_i_390_n_7\,
      S(3) => \Waveform[22]_INST_0_i_683_n_0\,
      S(2) => \Waveform[22]_INST_0_i_684_n_0\,
      S(1) => \Waveform[22]_INST_0_i_685_n_0\,
      S(0) => \Waveform[22]_INST_0_i_686_n_0\
    );
\Waveform[22]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_4_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_4_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_4_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_16_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_16_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_17_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_18_n_0\,
      O(3) => \Waveform[22]_INST_0_i_4_n_4\,
      O(2) => \Waveform[22]_INST_0_i_4_n_5\,
      O(1) => \Waveform[22]_INST_0_i_4_n_6\,
      O(0) => \Waveform[22]_INST_0_i_4_n_7\,
      S(3) => \Waveform[22]_INST_0_i_19_n_0\,
      S(2) => \Waveform[22]_INST_0_i_20_n_0\,
      S(1) => \Waveform[22]_INST_0_i_21_n_0\,
      S(0) => \Waveform[22]_INST_0_i_22_n_0\
    );
\Waveform[22]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_7\,
      I1 => \Waveform[22]_INST_0_i_75_n_7\,
      I2 => \Waveform[22]_INST_0_i_76_n_7\,
      O => \Waveform[22]_INST_0_i_40_n_0\
    );
\Waveform[22]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_4\,
      I1 => \Waveform[22]_INST_0_i_78_n_4\,
      I2 => \Waveform[22]_INST_0_i_79_n_4\,
      O => \Waveform[22]_INST_0_i_41_n_0\
    );
\Waveform[22]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_4\,
      I1 => \Waveform[22]_INST_0_i_75_n_4\,
      I2 => \Waveform[22]_INST_0_i_76_n_4\,
      I3 => \Waveform[22]_INST_0_i_38_n_0\,
      O => \Waveform[22]_INST_0_i_42_n_0\
    );
\Waveform[22]_INST_0_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[51].waveform\(23),
      I1 => \channels[49].waveform\(23),
      I2 => \channels[50].waveform\(23),
      O => \Waveform[22]_INST_0_i_428_n_0\
    );
\Waveform[22]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_5\,
      I1 => \Waveform[22]_INST_0_i_75_n_5\,
      I2 => \Waveform[22]_INST_0_i_76_n_5\,
      I3 => \Waveform[22]_INST_0_i_39_n_0\,
      O => \Waveform[22]_INST_0_i_43_n_0\
    );
\Waveform[22]_INST_0_i_430\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[54].waveform\(23),
      I1 => \channels[52].waveform\(23),
      I2 => \channels[53].waveform\(23),
      O => \Waveform[22]_INST_0_i_430_n_0\
    );
\Waveform[22]_INST_0_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[57].waveform\(23),
      I1 => \channels[55].waveform\(23),
      I2 => \channels[56].waveform\(23),
      O => \Waveform[22]_INST_0_i_432_n_0\
    );
\Waveform[22]_INST_0_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(21),
      I1 => \channels[50].waveform\(21),
      I2 => \channels[51].waveform\(21),
      O => \Waveform[22]_INST_0_i_434_n_0\
    );
\Waveform[22]_INST_0_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(20),
      I1 => \channels[50].waveform\(20),
      I2 => \channels[51].waveform\(20),
      O => \Waveform[22]_INST_0_i_435_n_0\
    );
\Waveform[22]_INST_0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(19),
      I1 => \channels[50].waveform\(19),
      I2 => \channels[51].waveform\(19),
      O => \Waveform[22]_INST_0_i_436_n_0\
    );
\Waveform[22]_INST_0_i_438\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_434_n_0\,
      I1 => \channels[50].waveform\(22),
      I2 => \channels[49].waveform\(22),
      I3 => \channels[51].waveform\(22),
      O => \Waveform[22]_INST_0_i_438_n_0\
    );
\Waveform[22]_INST_0_i_439\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(21),
      I1 => \channels[50].waveform\(21),
      I2 => \channels[51].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_435_n_0\,
      O => \Waveform[22]_INST_0_i_439_n_0\
    );
\Waveform[22]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_6\,
      I1 => \Waveform[22]_INST_0_i_75_n_6\,
      I2 => \Waveform[22]_INST_0_i_76_n_6\,
      I3 => \Waveform[22]_INST_0_i_40_n_0\,
      O => \Waveform[22]_INST_0_i_44_n_0\
    );
\Waveform[22]_INST_0_i_440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(20),
      I1 => \channels[50].waveform\(20),
      I2 => \channels[51].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_436_n_0\,
      O => \Waveform[22]_INST_0_i_440_n_0\
    );
\Waveform[22]_INST_0_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(21),
      I1 => \channels[53].waveform\(21),
      I2 => \channels[54].waveform\(21),
      O => \Waveform[22]_INST_0_i_442_n_0\
    );
\Waveform[22]_INST_0_i_443\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(20),
      I1 => \channels[53].waveform\(20),
      I2 => \channels[54].waveform\(20),
      O => \Waveform[22]_INST_0_i_443_n_0\
    );
\Waveform[22]_INST_0_i_444\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(19),
      I1 => \channels[53].waveform\(19),
      I2 => \channels[54].waveform\(19),
      O => \Waveform[22]_INST_0_i_444_n_0\
    );
\Waveform[22]_INST_0_i_446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_442_n_0\,
      I1 => \channels[53].waveform\(22),
      I2 => \channels[52].waveform\(22),
      I3 => \channels[54].waveform\(22),
      O => \Waveform[22]_INST_0_i_446_n_0\
    );
\Waveform[22]_INST_0_i_447\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(21),
      I1 => \channels[53].waveform\(21),
      I2 => \channels[54].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_443_n_0\,
      O => \Waveform[22]_INST_0_i_447_n_0\
    );
\Waveform[22]_INST_0_i_448\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(20),
      I1 => \channels[53].waveform\(20),
      I2 => \channels[54].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_444_n_0\,
      O => \Waveform[22]_INST_0_i_448_n_0\
    );
\Waveform[22]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_7\,
      I1 => \Waveform[22]_INST_0_i_75_n_7\,
      I2 => \Waveform[22]_INST_0_i_76_n_7\,
      I3 => \Waveform[22]_INST_0_i_41_n_0\,
      O => \Waveform[22]_INST_0_i_45_n_0\
    );
\Waveform[22]_INST_0_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(21),
      I1 => \channels[56].waveform\(21),
      I2 => \channels[57].waveform\(21),
      O => \Waveform[22]_INST_0_i_450_n_0\
    );
\Waveform[22]_INST_0_i_451\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(20),
      I1 => \channels[56].waveform\(20),
      I2 => \channels[57].waveform\(20),
      O => \Waveform[22]_INST_0_i_451_n_0\
    );
\Waveform[22]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(19),
      I1 => \channels[56].waveform\(19),
      I2 => \channels[57].waveform\(19),
      O => \Waveform[22]_INST_0_i_452_n_0\
    );
\Waveform[22]_INST_0_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_450_n_0\,
      I1 => \channels[56].waveform\(22),
      I2 => \channels[55].waveform\(22),
      I3 => \channels[57].waveform\(22),
      O => \Waveform[22]_INST_0_i_454_n_0\
    );
\Waveform[22]_INST_0_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(21),
      I1 => \channels[56].waveform\(21),
      I2 => \channels[57].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_451_n_0\,
      O => \Waveform[22]_INST_0_i_455_n_0\
    );
\Waveform[22]_INST_0_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(20),
      I1 => \channels[56].waveform\(20),
      I2 => \channels[57].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_452_n_0\,
      O => \Waveform[22]_INST_0_i_456_n_0\
    );
\Waveform[22]_INST_0_i_458\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[60].waveform\(23),
      I1 => \channels[58].waveform\(23),
      I2 => \channels[59].waveform\(23),
      O => \Waveform[22]_INST_0_i_458_n_0\
    );
\Waveform[22]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_16_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_46_n_0\
    );
\Waveform[22]_INST_0_i_460\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[63].waveform\(23),
      I1 => \channels[61].waveform\(23),
      I2 => \channels[62].waveform\(23),
      O => \Waveform[22]_INST_0_i_460_n_0\
    );
\Waveform[22]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(21),
      I1 => \channels[59].waveform\(21),
      I2 => \channels[60].waveform\(21),
      O => \Waveform[22]_INST_0_i_462_n_0\
    );
\Waveform[22]_INST_0_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(20),
      I1 => \channels[59].waveform\(20),
      I2 => \channels[60].waveform\(20),
      O => \Waveform[22]_INST_0_i_463_n_0\
    );
\Waveform[22]_INST_0_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(19),
      I1 => \channels[59].waveform\(19),
      I2 => \channels[60].waveform\(19),
      O => \Waveform[22]_INST_0_i_464_n_0\
    );
\Waveform[22]_INST_0_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_462_n_0\,
      I1 => \channels[59].waveform\(22),
      I2 => \channels[58].waveform\(22),
      I3 => \channels[60].waveform\(22),
      O => \Waveform[22]_INST_0_i_466_n_0\
    );
\Waveform[22]_INST_0_i_467\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(21),
      I1 => \channels[59].waveform\(21),
      I2 => \channels[60].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_463_n_0\,
      O => \Waveform[22]_INST_0_i_467_n_0\
    );
\Waveform[22]_INST_0_i_468\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(20),
      I1 => \channels[59].waveform\(20),
      I2 => \channels[60].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_464_n_0\,
      O => \Waveform[22]_INST_0_i_468_n_0\
    );
\Waveform[22]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_16_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_47_n_0\
    );
\Waveform[22]_INST_0_i_470\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(21),
      I1 => \channels[62].waveform\(21),
      I2 => \channels[63].waveform\(21),
      O => \Waveform[22]_INST_0_i_470_n_0\
    );
\Waveform[22]_INST_0_i_471\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(20),
      I1 => \channels[62].waveform\(20),
      I2 => \channels[63].waveform\(20),
      O => \Waveform[22]_INST_0_i_471_n_0\
    );
\Waveform[22]_INST_0_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(19),
      I1 => \channels[62].waveform\(19),
      I2 => \channels[63].waveform\(19),
      O => \Waveform[22]_INST_0_i_472_n_0\
    );
\Waveform[22]_INST_0_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_470_n_0\,
      I1 => \channels[62].waveform\(22),
      I2 => \channels[61].waveform\(22),
      I3 => \channels[63].waveform\(22),
      O => \Waveform[22]_INST_0_i_474_n_0\
    );
\Waveform[22]_INST_0_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(21),
      I1 => \channels[62].waveform\(21),
      I2 => \channels[63].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_471_n_0\,
      O => \Waveform[22]_INST_0_i_475_n_0\
    );
\Waveform[22]_INST_0_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(20),
      I1 => \channels[62].waveform\(20),
      I2 => \channels[63].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_472_n_0\,
      O => \Waveform[22]_INST_0_i_476_n_0\
    );
\Waveform[22]_INST_0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_4\,
      I1 => \Waveform[22]_INST_0_i_75_n_4\,
      I2 => \Waveform[22]_INST_0_i_76_n_4\,
      O => \Waveform[22]_INST_0_i_48_n_0\
    );
\Waveform[22]_INST_0_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(18),
      I1 => \channels[50].waveform\(18),
      I2 => \channels[51].waveform\(18),
      O => \Waveform[22]_INST_0_i_481_n_0\
    );
\Waveform[22]_INST_0_i_482\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(17),
      I1 => \channels[50].waveform\(17),
      I2 => \channels[51].waveform\(17),
      O => \Waveform[22]_INST_0_i_482_n_0\
    );
\Waveform[22]_INST_0_i_483\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(16),
      I1 => \channels[50].waveform\(16),
      I2 => \channels[51].waveform\(16),
      O => \Waveform[22]_INST_0_i_483_n_0\
    );
\Waveform[22]_INST_0_i_484\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(15),
      I1 => \channels[50].waveform\(15),
      I2 => \channels[51].waveform\(15),
      O => \Waveform[22]_INST_0_i_484_n_0\
    );
\Waveform[22]_INST_0_i_485\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(19),
      I1 => \channels[50].waveform\(19),
      I2 => \channels[51].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_481_n_0\,
      O => \Waveform[22]_INST_0_i_485_n_0\
    );
\Waveform[22]_INST_0_i_486\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(18),
      I1 => \channels[50].waveform\(18),
      I2 => \channels[51].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_482_n_0\,
      O => \Waveform[22]_INST_0_i_486_n_0\
    );
\Waveform[22]_INST_0_i_487\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(17),
      I1 => \channels[50].waveform\(17),
      I2 => \channels[51].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_483_n_0\,
      O => \Waveform[22]_INST_0_i_487_n_0\
    );
\Waveform[22]_INST_0_i_488\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(16),
      I1 => \channels[50].waveform\(16),
      I2 => \channels[51].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_484_n_0\,
      O => \Waveform[22]_INST_0_i_488_n_0\
    );
\Waveform[22]_INST_0_i_489\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(18),
      I1 => \channels[53].waveform\(18),
      I2 => \channels[54].waveform\(18),
      O => \Waveform[22]_INST_0_i_489_n_0\
    );
\Waveform[22]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_80_n_7\,
      I1 => \Waveform[22]_INST_0_i_81_n_7\,
      I2 => \Waveform[22]_INST_0_i_82_n_7\,
      I3 => \Waveform[22]_INST_0_i_81_n_6\,
      I4 => \Waveform[22]_INST_0_i_82_n_6\,
      I5 => \Waveform[22]_INST_0_i_80_n_6\,
      O => \Waveform[22]_INST_0_i_49_n_0\
    );
\Waveform[22]_INST_0_i_490\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(17),
      I1 => \channels[53].waveform\(17),
      I2 => \channels[54].waveform\(17),
      O => \Waveform[22]_INST_0_i_490_n_0\
    );
\Waveform[22]_INST_0_i_491\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(16),
      I1 => \channels[53].waveform\(16),
      I2 => \channels[54].waveform\(16),
      O => \Waveform[22]_INST_0_i_491_n_0\
    );
\Waveform[22]_INST_0_i_492\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(15),
      I1 => \channels[53].waveform\(15),
      I2 => \channels[54].waveform\(15),
      O => \Waveform[22]_INST_0_i_492_n_0\
    );
\Waveform[22]_INST_0_i_493\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(19),
      I1 => \channels[53].waveform\(19),
      I2 => \channels[54].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_489_n_0\,
      O => \Waveform[22]_INST_0_i_493_n_0\
    );
\Waveform[22]_INST_0_i_494\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(18),
      I1 => \channels[53].waveform\(18),
      I2 => \channels[54].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_490_n_0\,
      O => \Waveform[22]_INST_0_i_494_n_0\
    );
\Waveform[22]_INST_0_i_495\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(17),
      I1 => \channels[53].waveform\(17),
      I2 => \channels[54].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_491_n_0\,
      O => \Waveform[22]_INST_0_i_495_n_0\
    );
\Waveform[22]_INST_0_i_496\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(16),
      I1 => \channels[53].waveform\(16),
      I2 => \channels[54].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_492_n_0\,
      O => \Waveform[22]_INST_0_i_496_n_0\
    );
\Waveform[22]_INST_0_i_497\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(18),
      I1 => \channels[56].waveform\(18),
      I2 => \channels[57].waveform\(18),
      O => \Waveform[22]_INST_0_i_497_n_0\
    );
\Waveform[22]_INST_0_i_498\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(17),
      I1 => \channels[56].waveform\(17),
      I2 => \channels[57].waveform\(17),
      O => \Waveform[22]_INST_0_i_498_n_0\
    );
\Waveform[22]_INST_0_i_499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(16),
      I1 => \channels[56].waveform\(16),
      I2 => \channels[57].waveform\(16),
      O => \Waveform[22]_INST_0_i_499_n_0\
    );
\Waveform[22]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_4\,
      I1 => \Waveform[22]_INST_0_i_8_n_4\,
      I2 => \Waveform[22]_INST_0_i_7_n_4\,
      O => \Waveform[22]_INST_0_i_5_n_0\
    );
\Waveform[22]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_48_n_0\,
      I1 => \Waveform[22]_INST_0_i_81_n_7\,
      I2 => \Waveform[22]_INST_0_i_82_n_7\,
      I3 => \Waveform[22]_INST_0_i_80_n_7\,
      O => \Waveform[22]_INST_0_i_50_n_0\
    );
\Waveform[22]_INST_0_i_500\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(15),
      I1 => \channels[56].waveform\(15),
      I2 => \channels[57].waveform\(15),
      O => \Waveform[22]_INST_0_i_500_n_0\
    );
\Waveform[22]_INST_0_i_501\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(19),
      I1 => \channels[56].waveform\(19),
      I2 => \channels[57].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_497_n_0\,
      O => \Waveform[22]_INST_0_i_501_n_0\
    );
\Waveform[22]_INST_0_i_502\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(18),
      I1 => \channels[56].waveform\(18),
      I2 => \channels[57].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_498_n_0\,
      O => \Waveform[22]_INST_0_i_502_n_0\
    );
\Waveform[22]_INST_0_i_503\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(17),
      I1 => \channels[56].waveform\(17),
      I2 => \channels[57].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_499_n_0\,
      O => \Waveform[22]_INST_0_i_503_n_0\
    );
\Waveform[22]_INST_0_i_504\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(16),
      I1 => \channels[56].waveform\(16),
      I2 => \channels[57].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_500_n_0\,
      O => \Waveform[22]_INST_0_i_504_n_0\
    );
\Waveform[22]_INST_0_i_506\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(18),
      I1 => \channels[59].waveform\(18),
      I2 => \channels[60].waveform\(18),
      O => \Waveform[22]_INST_0_i_506_n_0\
    );
\Waveform[22]_INST_0_i_507\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(17),
      I1 => \channels[59].waveform\(17),
      I2 => \channels[60].waveform\(17),
      O => \Waveform[22]_INST_0_i_507_n_0\
    );
\Waveform[22]_INST_0_i_508\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(16),
      I1 => \channels[59].waveform\(16),
      I2 => \channels[60].waveform\(16),
      O => \Waveform[22]_INST_0_i_508_n_0\
    );
\Waveform[22]_INST_0_i_509\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(15),
      I1 => \channels[59].waveform\(15),
      I2 => \channels[60].waveform\(15),
      O => \Waveform[22]_INST_0_i_509_n_0\
    );
\Waveform[22]_INST_0_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_4\,
      I1 => \Waveform[22]_INST_0_i_69_n_4\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_51_n_0\
    );
\Waveform[22]_INST_0_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(19),
      I1 => \channels[59].waveform\(19),
      I2 => \channels[60].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_506_n_0\,
      O => \Waveform[22]_INST_0_i_510_n_0\
    );
\Waveform[22]_INST_0_i_511\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(18),
      I1 => \channels[59].waveform\(18),
      I2 => \channels[60].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_507_n_0\,
      O => \Waveform[22]_INST_0_i_511_n_0\
    );
\Waveform[22]_INST_0_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(17),
      I1 => \channels[59].waveform\(17),
      I2 => \channels[60].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_508_n_0\,
      O => \Waveform[22]_INST_0_i_512_n_0\
    );
\Waveform[22]_INST_0_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(16),
      I1 => \channels[59].waveform\(16),
      I2 => \channels[60].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_509_n_0\,
      O => \Waveform[22]_INST_0_i_513_n_0\
    );
\Waveform[22]_INST_0_i_514\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(18),
      I1 => \channels[62].waveform\(18),
      I2 => \channels[63].waveform\(18),
      O => \Waveform[22]_INST_0_i_514_n_0\
    );
\Waveform[22]_INST_0_i_515\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(17),
      I1 => \channels[62].waveform\(17),
      I2 => \channels[63].waveform\(17),
      O => \Waveform[22]_INST_0_i_515_n_0\
    );
\Waveform[22]_INST_0_i_516\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(16),
      I1 => \channels[62].waveform\(16),
      I2 => \channels[63].waveform\(16),
      O => \Waveform[22]_INST_0_i_516_n_0\
    );
\Waveform[22]_INST_0_i_517\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(15),
      I1 => \channels[62].waveform\(15),
      I2 => \channels[63].waveform\(15),
      O => \Waveform[22]_INST_0_i_517_n_0\
    );
\Waveform[22]_INST_0_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(19),
      I1 => \channels[62].waveform\(19),
      I2 => \channels[63].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_514_n_0\,
      O => \Waveform[22]_INST_0_i_518_n_0\
    );
\Waveform[22]_INST_0_i_519\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(18),
      I1 => \channels[62].waveform\(18),
      I2 => \channels[63].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_515_n_0\,
      O => \Waveform[22]_INST_0_i_519_n_0\
    );
\Waveform[22]_INST_0_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87781EE1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_83_n_7\,
      I1 => \Waveform[22]_INST_0_i_84_n_7\,
      I2 => \Waveform[22]_INST_0_i_83_n_6\,
      I3 => \Waveform[22]_INST_0_i_84_n_6\,
      I4 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_52_n_0\
    );
\Waveform[22]_INST_0_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(17),
      I1 => \channels[62].waveform\(17),
      I2 => \channels[63].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_516_n_0\,
      O => \Waveform[22]_INST_0_i_520_n_0\
    );
\Waveform[22]_INST_0_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(16),
      I1 => \channels[62].waveform\(16),
      I2 => \channels[63].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_517_n_0\,
      O => \Waveform[22]_INST_0_i_521_n_0\
    );
\Waveform[22]_INST_0_i_526\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[24].waveform\(23),
      I1 => \channels[22].waveform\(23),
      I2 => \channels[23].waveform\(23),
      O => \Waveform[22]_INST_0_i_526_n_0\
    );
\Waveform[22]_INST_0_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[27].waveform\(23),
      I1 => \channels[25].waveform\(23),
      I2 => \channels[26].waveform\(23),
      O => \Waveform[22]_INST_0_i_528_n_0\
    );
\Waveform[22]_INST_0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_51_n_0\,
      I1 => \Waveform[22]_INST_0_i_83_n_7\,
      I2 => \Waveform[22]_INST_0_i_84_n_7\,
      I3 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_53_n_0\
    );
\Waveform[22]_INST_0_i_530\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[30].waveform\(23),
      I1 => \channels[28].waveform\(23),
      I2 => \channels[29].waveform\(23),
      O => \Waveform[22]_INST_0_i_530_n_0\
    );
\Waveform[22]_INST_0_i_532\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(21),
      I1 => \channels[23].waveform\(21),
      I2 => \channels[24].waveform\(21),
      O => \Waveform[22]_INST_0_i_532_n_0\
    );
\Waveform[22]_INST_0_i_533\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(20),
      I1 => \channels[23].waveform\(20),
      I2 => \channels[24].waveform\(20),
      O => \Waveform[22]_INST_0_i_533_n_0\
    );
\Waveform[22]_INST_0_i_534\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(19),
      I1 => \channels[23].waveform\(19),
      I2 => \channels[24].waveform\(19),
      O => \Waveform[22]_INST_0_i_534_n_0\
    );
\Waveform[22]_INST_0_i_536\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_532_n_0\,
      I1 => \channels[23].waveform\(22),
      I2 => \channels[22].waveform\(22),
      I3 => \channels[24].waveform\(22),
      O => \Waveform[22]_INST_0_i_536_n_0\
    );
\Waveform[22]_INST_0_i_537\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(21),
      I1 => \channels[23].waveform\(21),
      I2 => \channels[24].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_533_n_0\,
      O => \Waveform[22]_INST_0_i_537_n_0\
    );
\Waveform[22]_INST_0_i_538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(20),
      I1 => \channels[23].waveform\(20),
      I2 => \channels[24].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_534_n_0\,
      O => \Waveform[22]_INST_0_i_538_n_0\
    );
\Waveform[22]_INST_0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_23_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_54_n_0\
    );
\Waveform[22]_INST_0_i_540\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(21),
      I1 => \channels[26].waveform\(21),
      I2 => \channels[27].waveform\(21),
      O => \Waveform[22]_INST_0_i_540_n_0\
    );
\Waveform[22]_INST_0_i_541\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(20),
      I1 => \channels[26].waveform\(20),
      I2 => \channels[27].waveform\(20),
      O => \Waveform[22]_INST_0_i_541_n_0\
    );
\Waveform[22]_INST_0_i_542\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(19),
      I1 => \channels[26].waveform\(19),
      I2 => \channels[27].waveform\(19),
      O => \Waveform[22]_INST_0_i_542_n_0\
    );
\Waveform[22]_INST_0_i_544\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_540_n_0\,
      I1 => \channels[26].waveform\(22),
      I2 => \channels[25].waveform\(22),
      I3 => \channels[27].waveform\(22),
      O => \Waveform[22]_INST_0_i_544_n_0\
    );
\Waveform[22]_INST_0_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(21),
      I1 => \channels[26].waveform\(21),
      I2 => \channels[27].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_541_n_0\,
      O => \Waveform[22]_INST_0_i_545_n_0\
    );
\Waveform[22]_INST_0_i_546\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(20),
      I1 => \channels[26].waveform\(20),
      I2 => \channels[27].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_542_n_0\,
      O => \Waveform[22]_INST_0_i_546_n_0\
    );
\Waveform[22]_INST_0_i_548\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(21),
      I1 => \channels[29].waveform\(21),
      I2 => \channels[30].waveform\(21),
      O => \Waveform[22]_INST_0_i_548_n_0\
    );
\Waveform[22]_INST_0_i_549\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(20),
      I1 => \channels[29].waveform\(20),
      I2 => \channels[30].waveform\(20),
      O => \Waveform[22]_INST_0_i_549_n_0\
    );
\Waveform[22]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_23_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_55_n_0\
    );
\Waveform[22]_INST_0_i_550\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(19),
      I1 => \channels[29].waveform\(19),
      I2 => \channels[30].waveform\(19),
      O => \Waveform[22]_INST_0_i_550_n_0\
    );
\Waveform[22]_INST_0_i_552\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_548_n_0\,
      I1 => \channels[29].waveform\(22),
      I2 => \channels[28].waveform\(22),
      I3 => \channels[30].waveform\(22),
      O => \Waveform[22]_INST_0_i_552_n_0\
    );
\Waveform[22]_INST_0_i_553\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(21),
      I1 => \channels[29].waveform\(21),
      I2 => \channels[30].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_549_n_0\,
      O => \Waveform[22]_INST_0_i_553_n_0\
    );
\Waveform[22]_INST_0_i_554\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(20),
      I1 => \channels[29].waveform\(20),
      I2 => \channels[30].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_550_n_0\,
      O => \Waveform[22]_INST_0_i_554_n_0\
    );
\Waveform[22]_INST_0_i_556\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[33].waveform\(23),
      I1 => \channels[31].waveform\(23),
      I2 => \channels[32].waveform\(23),
      O => \Waveform[22]_INST_0_i_556_n_0\
    );
\Waveform[22]_INST_0_i_558\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[36].waveform\(23),
      I1 => \channels[34].waveform\(23),
      I2 => \channels[35].waveform\(23),
      O => \Waveform[22]_INST_0_i_558_n_0\
    );
\Waveform[22]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_59_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_56_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_56_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_56_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[13].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_56_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_56_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_86_n_0\
    );
\Waveform[22]_INST_0_i_560\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[39].waveform\(23),
      I1 => \channels[37].waveform\(23),
      I2 => \channels[38].waveform\(23),
      O => \Waveform[22]_INST_0_i_560_n_0\
    );
\Waveform[22]_INST_0_i_562\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(21),
      I1 => \channels[32].waveform\(21),
      I2 => \channels[33].waveform\(21),
      O => \Waveform[22]_INST_0_i_562_n_0\
    );
\Waveform[22]_INST_0_i_563\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(20),
      I1 => \channels[32].waveform\(20),
      I2 => \channels[33].waveform\(20),
      O => \Waveform[22]_INST_0_i_563_n_0\
    );
\Waveform[22]_INST_0_i_564\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(19),
      I1 => \channels[32].waveform\(19),
      I2 => \channels[33].waveform\(19),
      O => \Waveform[22]_INST_0_i_564_n_0\
    );
\Waveform[22]_INST_0_i_566\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_562_n_0\,
      I1 => \channels[32].waveform\(22),
      I2 => \channels[31].waveform\(22),
      I3 => \channels[33].waveform\(22),
      O => \Waveform[22]_INST_0_i_566_n_0\
    );
\Waveform[22]_INST_0_i_567\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(21),
      I1 => \channels[32].waveform\(21),
      I2 => \channels[33].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_563_n_0\,
      O => \Waveform[22]_INST_0_i_567_n_0\
    );
\Waveform[22]_INST_0_i_568\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(20),
      I1 => \channels[32].waveform\(20),
      I2 => \channels[33].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_564_n_0\,
      O => \Waveform[22]_INST_0_i_568_n_0\
    );
\Waveform[22]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_60_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_57_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_57_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_57_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[16].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_57_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_57_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_88_n_0\
    );
\Waveform[22]_INST_0_i_570\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(21),
      I1 => \channels[35].waveform\(21),
      I2 => \channels[36].waveform\(21),
      O => \Waveform[22]_INST_0_i_570_n_0\
    );
\Waveform[22]_INST_0_i_571\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(20),
      I1 => \channels[35].waveform\(20),
      I2 => \channels[36].waveform\(20),
      O => \Waveform[22]_INST_0_i_571_n_0\
    );
\Waveform[22]_INST_0_i_572\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(19),
      I1 => \channels[35].waveform\(19),
      I2 => \channels[36].waveform\(19),
      O => \Waveform[22]_INST_0_i_572_n_0\
    );
\Waveform[22]_INST_0_i_574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_570_n_0\,
      I1 => \channels[35].waveform\(22),
      I2 => \channels[34].waveform\(22),
      I3 => \channels[36].waveform\(22),
      O => \Waveform[22]_INST_0_i_574_n_0\
    );
\Waveform[22]_INST_0_i_575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(21),
      I1 => \channels[35].waveform\(21),
      I2 => \channels[36].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_571_n_0\,
      O => \Waveform[22]_INST_0_i_575_n_0\
    );
\Waveform[22]_INST_0_i_576\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(20),
      I1 => \channels[35].waveform\(20),
      I2 => \channels[36].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_572_n_0\,
      O => \Waveform[22]_INST_0_i_576_n_0\
    );
\Waveform[22]_INST_0_i_578\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(21),
      I1 => \channels[38].waveform\(21),
      I2 => \channels[39].waveform\(21),
      O => \Waveform[22]_INST_0_i_578_n_0\
    );
\Waveform[22]_INST_0_i_579\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(20),
      I1 => \channels[38].waveform\(20),
      I2 => \channels[39].waveform\(20),
      O => \Waveform[22]_INST_0_i_579_n_0\
    );
\Waveform[22]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_61_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_58_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_58_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_58_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[19].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_58_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_58_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_90_n_0\
    );
\Waveform[22]_INST_0_i_580\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(19),
      I1 => \channels[38].waveform\(19),
      I2 => \channels[39].waveform\(19),
      O => \Waveform[22]_INST_0_i_580_n_0\
    );
\Waveform[22]_INST_0_i_582\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_578_n_0\,
      I1 => \channels[38].waveform\(22),
      I2 => \channels[37].waveform\(22),
      I3 => \channels[39].waveform\(22),
      O => \Waveform[22]_INST_0_i_582_n_0\
    );
\Waveform[22]_INST_0_i_583\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(21),
      I1 => \channels[38].waveform\(21),
      I2 => \channels[39].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_579_n_0\,
      O => \Waveform[22]_INST_0_i_583_n_0\
    );
\Waveform[22]_INST_0_i_584\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(20),
      I1 => \channels[38].waveform\(20),
      I2 => \channels[39].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_580_n_0\,
      O => \Waveform[22]_INST_0_i_584_n_0\
    );
\Waveform[22]_INST_0_i_586\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[42].waveform\(23),
      I1 => \channels[40].waveform\(23),
      I2 => \channels[41].waveform\(23),
      O => \Waveform[22]_INST_0_i_586_n_0\
    );
\Waveform[22]_INST_0_i_588\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[45].waveform\(23),
      I1 => \channels[43].waveform\(23),
      I2 => \channels[44].waveform\(23),
      O => \Waveform[22]_INST_0_i_588_n_0\
    );
\Waveform[22]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \channels[15].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_92_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_93_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_94_n_0\,
      O(3) => \Waveform[22]_INST_0_i_59_n_4\,
      O(2) => \Waveform[22]_INST_0_i_59_n_5\,
      O(1) => \Waveform[22]_INST_0_i_59_n_6\,
      O(0) => \Waveform[22]_INST_0_i_59_n_7\,
      S(3) => \channels[15].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_96_n_0\,
      S(1) => \Waveform[22]_INST_0_i_97_n_0\,
      S(0) => \Waveform[22]_INST_0_i_98_n_0\
    );
\Waveform[22]_INST_0_i_590\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[48].waveform\(23),
      I1 => \channels[46].waveform\(23),
      I2 => \channels[47].waveform\(23),
      O => \Waveform[22]_INST_0_i_590_n_0\
    );
\Waveform[22]_INST_0_i_592\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(21),
      I1 => \channels[41].waveform\(21),
      I2 => \channels[42].waveform\(21),
      O => \Waveform[22]_INST_0_i_592_n_0\
    );
\Waveform[22]_INST_0_i_593\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(20),
      I1 => \channels[41].waveform\(20),
      I2 => \channels[42].waveform\(20),
      O => \Waveform[22]_INST_0_i_593_n_0\
    );
\Waveform[22]_INST_0_i_594\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(19),
      I1 => \channels[41].waveform\(19),
      I2 => \channels[42].waveform\(19),
      O => \Waveform[22]_INST_0_i_594_n_0\
    );
\Waveform[22]_INST_0_i_596\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_592_n_0\,
      I1 => \channels[41].waveform\(22),
      I2 => \channels[40].waveform\(22),
      I3 => \channels[42].waveform\(22),
      O => \Waveform[22]_INST_0_i_596_n_0\
    );
\Waveform[22]_INST_0_i_597\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(21),
      I1 => \channels[41].waveform\(21),
      I2 => \channels[42].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_593_n_0\,
      O => \Waveform[22]_INST_0_i_597_n_0\
    );
\Waveform[22]_INST_0_i_598\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(20),
      I1 => \channels[41].waveform\(20),
      I2 => \channels[42].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_594_n_0\,
      O => \Waveform[22]_INST_0_i_598_n_0\
    );
\Waveform[22]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_6_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_6_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_6_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_23_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_23_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_24_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_25_n_0\,
      O(3) => \Waveform[22]_INST_0_i_6_n_4\,
      O(2) => \Waveform[22]_INST_0_i_6_n_5\,
      O(1) => \Waveform[22]_INST_0_i_6_n_6\,
      O(0) => \Waveform[22]_INST_0_i_6_n_7\,
      S(3) => \Waveform[22]_INST_0_i_26_n_0\,
      S(2) => \Waveform[22]_INST_0_i_27_n_0\,
      S(1) => \Waveform[22]_INST_0_i_28_n_0\,
      S(0) => \Waveform[22]_INST_0_i_29_n_0\
    );
\Waveform[22]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \channels[18].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_100_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_101_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_102_n_0\,
      O(3) => \Waveform[22]_INST_0_i_60_n_4\,
      O(2) => \Waveform[22]_INST_0_i_60_n_5\,
      O(1) => \Waveform[22]_INST_0_i_60_n_6\,
      O(0) => \Waveform[22]_INST_0_i_60_n_7\,
      S(3) => \channels[18].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_104_n_0\,
      S(1) => \Waveform[22]_INST_0_i_105_n_0\,
      S(0) => \Waveform[22]_INST_0_i_106_n_0\
    );
\Waveform[22]_INST_0_i_600\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(21),
      I1 => \channels[44].waveform\(21),
      I2 => \channels[45].waveform\(21),
      O => \Waveform[22]_INST_0_i_600_n_0\
    );
\Waveform[22]_INST_0_i_601\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(20),
      I1 => \channels[44].waveform\(20),
      I2 => \channels[45].waveform\(20),
      O => \Waveform[22]_INST_0_i_601_n_0\
    );
\Waveform[22]_INST_0_i_602\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(19),
      I1 => \channels[44].waveform\(19),
      I2 => \channels[45].waveform\(19),
      O => \Waveform[22]_INST_0_i_602_n_0\
    );
\Waveform[22]_INST_0_i_604\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_600_n_0\,
      I1 => \channels[44].waveform\(22),
      I2 => \channels[43].waveform\(22),
      I3 => \channels[45].waveform\(22),
      O => \Waveform[22]_INST_0_i_604_n_0\
    );
\Waveform[22]_INST_0_i_605\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(21),
      I1 => \channels[44].waveform\(21),
      I2 => \channels[45].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_601_n_0\,
      O => \Waveform[22]_INST_0_i_605_n_0\
    );
\Waveform[22]_INST_0_i_606\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(20),
      I1 => \channels[44].waveform\(20),
      I2 => \channels[45].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_602_n_0\,
      O => \Waveform[22]_INST_0_i_606_n_0\
    );
\Waveform[22]_INST_0_i_608\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(21),
      I1 => \channels[47].waveform\(21),
      I2 => \channels[48].waveform\(21),
      O => \Waveform[22]_INST_0_i_608_n_0\
    );
\Waveform[22]_INST_0_i_609\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(20),
      I1 => \channels[47].waveform\(20),
      I2 => \channels[48].waveform\(20),
      O => \Waveform[22]_INST_0_i_609_n_0\
    );
\Waveform[22]_INST_0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_61_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_61_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_61_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \channels[21].channel0_n_27\,
      DI(2) => \Waveform[22]_INST_0_i_108_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_109_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_110_n_0\,
      O(3) => \Waveform[22]_INST_0_i_61_n_4\,
      O(2) => \Waveform[22]_INST_0_i_61_n_5\,
      O(1) => \Waveform[22]_INST_0_i_61_n_6\,
      O(0) => \Waveform[22]_INST_0_i_61_n_7\,
      S(3) => \channels[21].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_112_n_0\,
      S(1) => \Waveform[22]_INST_0_i_113_n_0\,
      S(0) => \Waveform[22]_INST_0_i_114_n_0\
    );
\Waveform[22]_INST_0_i_610\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(19),
      I1 => \channels[47].waveform\(19),
      I2 => \channels[48].waveform\(19),
      O => \Waveform[22]_INST_0_i_610_n_0\
    );
\Waveform[22]_INST_0_i_612\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_608_n_0\,
      I1 => \channels[47].waveform\(22),
      I2 => \channels[46].waveform\(22),
      I3 => \channels[48].waveform\(22),
      O => \Waveform[22]_INST_0_i_612_n_0\
    );
\Waveform[22]_INST_0_i_613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(21),
      I1 => \channels[47].waveform\(21),
      I2 => \channels[48].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_609_n_0\,
      O => \Waveform[22]_INST_0_i_613_n_0\
    );
\Waveform[22]_INST_0_i_614\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(20),
      I1 => \channels[47].waveform\(20),
      I2 => \channels[48].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_610_n_0\,
      O => \Waveform[22]_INST_0_i_614_n_0\
    );
\Waveform[22]_INST_0_i_615\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(18),
      I1 => \channels[23].waveform\(18),
      I2 => \channels[24].waveform\(18),
      O => \Waveform[22]_INST_0_i_615_n_0\
    );
\Waveform[22]_INST_0_i_616\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(17),
      I1 => \channels[23].waveform\(17),
      I2 => \channels[24].waveform\(17),
      O => \Waveform[22]_INST_0_i_616_n_0\
    );
\Waveform[22]_INST_0_i_617\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(16),
      I1 => \channels[23].waveform\(16),
      I2 => \channels[24].waveform\(16),
      O => \Waveform[22]_INST_0_i_617_n_0\
    );
\Waveform[22]_INST_0_i_618\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(15),
      I1 => \channels[23].waveform\(15),
      I2 => \channels[24].waveform\(15),
      O => \Waveform[22]_INST_0_i_618_n_0\
    );
\Waveform[22]_INST_0_i_619\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(19),
      I1 => \channels[23].waveform\(19),
      I2 => \channels[24].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_615_n_0\,
      O => \Waveform[22]_INST_0_i_619_n_0\
    );
\Waveform[22]_INST_0_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_65_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_62_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_62_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_62_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[4].channel0_n_25\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_62_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_62_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_116_n_0\
    );
\Waveform[22]_INST_0_i_620\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(18),
      I1 => \channels[23].waveform\(18),
      I2 => \channels[24].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_616_n_0\,
      O => \Waveform[22]_INST_0_i_620_n_0\
    );
\Waveform[22]_INST_0_i_621\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(17),
      I1 => \channels[23].waveform\(17),
      I2 => \channels[24].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_617_n_0\,
      O => \Waveform[22]_INST_0_i_621_n_0\
    );
\Waveform[22]_INST_0_i_622\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(16),
      I1 => \channels[23].waveform\(16),
      I2 => \channels[24].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_618_n_0\,
      O => \Waveform[22]_INST_0_i_622_n_0\
    );
\Waveform[22]_INST_0_i_623\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(18),
      I1 => \channels[26].waveform\(18),
      I2 => \channels[27].waveform\(18),
      O => \Waveform[22]_INST_0_i_623_n_0\
    );
\Waveform[22]_INST_0_i_624\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(17),
      I1 => \channels[26].waveform\(17),
      I2 => \channels[27].waveform\(17),
      O => \Waveform[22]_INST_0_i_624_n_0\
    );
\Waveform[22]_INST_0_i_625\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(16),
      I1 => \channels[26].waveform\(16),
      I2 => \channels[27].waveform\(16),
      O => \Waveform[22]_INST_0_i_625_n_0\
    );
\Waveform[22]_INST_0_i_626\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(15),
      I1 => \channels[26].waveform\(15),
      I2 => \channels[27].waveform\(15),
      O => \Waveform[22]_INST_0_i_626_n_0\
    );
\Waveform[22]_INST_0_i_627\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(19),
      I1 => \channels[26].waveform\(19),
      I2 => \channels[27].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_623_n_0\,
      O => \Waveform[22]_INST_0_i_627_n_0\
    );
\Waveform[22]_INST_0_i_628\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(18),
      I1 => \channels[26].waveform\(18),
      I2 => \channels[27].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_624_n_0\,
      O => \Waveform[22]_INST_0_i_628_n_0\
    );
\Waveform[22]_INST_0_i_629\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(17),
      I1 => \channels[26].waveform\(17),
      I2 => \channels[27].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_625_n_0\,
      O => \Waveform[22]_INST_0_i_629_n_0\
    );
\Waveform[22]_INST_0_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_66_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_63_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_63_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_63_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[7].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_63_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_63_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_118_n_0\
    );
\Waveform[22]_INST_0_i_630\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(16),
      I1 => \channels[26].waveform\(16),
      I2 => \channels[27].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_626_n_0\,
      O => \Waveform[22]_INST_0_i_630_n_0\
    );
\Waveform[22]_INST_0_i_631\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(18),
      I1 => \channels[29].waveform\(18),
      I2 => \channels[30].waveform\(18),
      O => \Waveform[22]_INST_0_i_631_n_0\
    );
\Waveform[22]_INST_0_i_632\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(17),
      I1 => \channels[29].waveform\(17),
      I2 => \channels[30].waveform\(17),
      O => \Waveform[22]_INST_0_i_632_n_0\
    );
\Waveform[22]_INST_0_i_633\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(16),
      I1 => \channels[29].waveform\(16),
      I2 => \channels[30].waveform\(16),
      O => \Waveform[22]_INST_0_i_633_n_0\
    );
\Waveform[22]_INST_0_i_634\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(15),
      I1 => \channels[29].waveform\(15),
      I2 => \channels[30].waveform\(15),
      O => \Waveform[22]_INST_0_i_634_n_0\
    );
\Waveform[22]_INST_0_i_635\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(19),
      I1 => \channels[29].waveform\(19),
      I2 => \channels[30].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_631_n_0\,
      O => \Waveform[22]_INST_0_i_635_n_0\
    );
\Waveform[22]_INST_0_i_636\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(18),
      I1 => \channels[29].waveform\(18),
      I2 => \channels[30].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_632_n_0\,
      O => \Waveform[22]_INST_0_i_636_n_0\
    );
\Waveform[22]_INST_0_i_637\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(17),
      I1 => \channels[29].waveform\(17),
      I2 => \channels[30].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_633_n_0\,
      O => \Waveform[22]_INST_0_i_637_n_0\
    );
\Waveform[22]_INST_0_i_638\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(16),
      I1 => \channels[29].waveform\(16),
      I2 => \channels[30].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_634_n_0\,
      O => \Waveform[22]_INST_0_i_638_n_0\
    );
\Waveform[22]_INST_0_i_639\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(18),
      I1 => \channels[32].waveform\(18),
      I2 => \channels[33].waveform\(18),
      O => \Waveform[22]_INST_0_i_639_n_0\
    );
\Waveform[22]_INST_0_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_67_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_64_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_64_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_64_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[10].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_64_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_64_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_120_n_0\
    );
\Waveform[22]_INST_0_i_640\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(17),
      I1 => \channels[32].waveform\(17),
      I2 => \channels[33].waveform\(17),
      O => \Waveform[22]_INST_0_i_640_n_0\
    );
\Waveform[22]_INST_0_i_641\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(16),
      I1 => \channels[32].waveform\(16),
      I2 => \channels[33].waveform\(16),
      O => \Waveform[22]_INST_0_i_641_n_0\
    );
\Waveform[22]_INST_0_i_642\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(15),
      I1 => \channels[32].waveform\(15),
      I2 => \channels[33].waveform\(15),
      O => \Waveform[22]_INST_0_i_642_n_0\
    );
\Waveform[22]_INST_0_i_643\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(19),
      I1 => \channels[32].waveform\(19),
      I2 => \channels[33].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_639_n_0\,
      O => \Waveform[22]_INST_0_i_643_n_0\
    );
\Waveform[22]_INST_0_i_644\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(18),
      I1 => \channels[32].waveform\(18),
      I2 => \channels[33].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_640_n_0\,
      O => \Waveform[22]_INST_0_i_644_n_0\
    );
\Waveform[22]_INST_0_i_645\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(17),
      I1 => \channels[32].waveform\(17),
      I2 => \channels[33].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_641_n_0\,
      O => \Waveform[22]_INST_0_i_645_n_0\
    );
\Waveform[22]_INST_0_i_646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(16),
      I1 => \channels[32].waveform\(16),
      I2 => \channels[33].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_642_n_0\,
      O => \Waveform[22]_INST_0_i_646_n_0\
    );
\Waveform[22]_INST_0_i_647\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(18),
      I1 => \channels[35].waveform\(18),
      I2 => \channels[36].waveform\(18),
      O => \Waveform[22]_INST_0_i_647_n_0\
    );
\Waveform[22]_INST_0_i_648\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(17),
      I1 => \channels[35].waveform\(17),
      I2 => \channels[36].waveform\(17),
      O => \Waveform[22]_INST_0_i_648_n_0\
    );
\Waveform[22]_INST_0_i_649\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(16),
      I1 => \channels[35].waveform\(16),
      I2 => \channels[36].waveform\(16),
      O => \Waveform[22]_INST_0_i_649_n_0\
    );
\Waveform[22]_INST_0_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_65_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_65_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_65_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \channels[6].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_122_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_123_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_124_n_0\,
      O(3) => \Waveform[22]_INST_0_i_65_n_4\,
      O(2) => \Waveform[22]_INST_0_i_65_n_5\,
      O(1) => \Waveform[22]_INST_0_i_65_n_6\,
      O(0) => \Waveform[22]_INST_0_i_65_n_7\,
      S(3) => \channels[6].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_126_n_0\,
      S(1) => \Waveform[22]_INST_0_i_127_n_0\,
      S(0) => \Waveform[22]_INST_0_i_128_n_0\
    );
\Waveform[22]_INST_0_i_650\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(15),
      I1 => \channels[35].waveform\(15),
      I2 => \channels[36].waveform\(15),
      O => \Waveform[22]_INST_0_i_650_n_0\
    );
\Waveform[22]_INST_0_i_651\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(19),
      I1 => \channels[35].waveform\(19),
      I2 => \channels[36].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_647_n_0\,
      O => \Waveform[22]_INST_0_i_651_n_0\
    );
\Waveform[22]_INST_0_i_652\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(18),
      I1 => \channels[35].waveform\(18),
      I2 => \channels[36].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_648_n_0\,
      O => \Waveform[22]_INST_0_i_652_n_0\
    );
\Waveform[22]_INST_0_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(17),
      I1 => \channels[35].waveform\(17),
      I2 => \channels[36].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_649_n_0\,
      O => \Waveform[22]_INST_0_i_653_n_0\
    );
\Waveform[22]_INST_0_i_654\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(16),
      I1 => \channels[35].waveform\(16),
      I2 => \channels[36].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_650_n_0\,
      O => \Waveform[22]_INST_0_i_654_n_0\
    );
\Waveform[22]_INST_0_i_655\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(18),
      I1 => \channels[38].waveform\(18),
      I2 => \channels[39].waveform\(18),
      O => \Waveform[22]_INST_0_i_655_n_0\
    );
\Waveform[22]_INST_0_i_656\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(17),
      I1 => \channels[38].waveform\(17),
      I2 => \channels[39].waveform\(17),
      O => \Waveform[22]_INST_0_i_656_n_0\
    );
\Waveform[22]_INST_0_i_657\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(16),
      I1 => \channels[38].waveform\(16),
      I2 => \channels[39].waveform\(16),
      O => \Waveform[22]_INST_0_i_657_n_0\
    );
\Waveform[22]_INST_0_i_658\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(15),
      I1 => \channels[38].waveform\(15),
      I2 => \channels[39].waveform\(15),
      O => \Waveform[22]_INST_0_i_658_n_0\
    );
\Waveform[22]_INST_0_i_659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(19),
      I1 => \channels[38].waveform\(19),
      I2 => \channels[39].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_655_n_0\,
      O => \Waveform[22]_INST_0_i_659_n_0\
    );
\Waveform[22]_INST_0_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_66_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_66_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_66_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \channels[9].channel0_n_26\,
      DI(2) => \Waveform[22]_INST_0_i_130_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_131_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_132_n_0\,
      O(3) => \Waveform[22]_INST_0_i_66_n_4\,
      O(2) => \Waveform[22]_INST_0_i_66_n_5\,
      O(1) => \Waveform[22]_INST_0_i_66_n_6\,
      O(0) => \Waveform[22]_INST_0_i_66_n_7\,
      S(3) => \channels[9].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_134_n_0\,
      S(1) => \Waveform[22]_INST_0_i_135_n_0\,
      S(0) => \Waveform[22]_INST_0_i_136_n_0\
    );
\Waveform[22]_INST_0_i_660\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(18),
      I1 => \channels[38].waveform\(18),
      I2 => \channels[39].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_656_n_0\,
      O => \Waveform[22]_INST_0_i_660_n_0\
    );
\Waveform[22]_INST_0_i_661\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(17),
      I1 => \channels[38].waveform\(17),
      I2 => \channels[39].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_657_n_0\,
      O => \Waveform[22]_INST_0_i_661_n_0\
    );
\Waveform[22]_INST_0_i_662\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(16),
      I1 => \channels[38].waveform\(16),
      I2 => \channels[39].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_658_n_0\,
      O => \Waveform[22]_INST_0_i_662_n_0\
    );
\Waveform[22]_INST_0_i_663\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(18),
      I1 => \channels[41].waveform\(18),
      I2 => \channels[42].waveform\(18),
      O => \Waveform[22]_INST_0_i_663_n_0\
    );
\Waveform[22]_INST_0_i_664\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(17),
      I1 => \channels[41].waveform\(17),
      I2 => \channels[42].waveform\(17),
      O => \Waveform[22]_INST_0_i_664_n_0\
    );
\Waveform[22]_INST_0_i_665\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(16),
      I1 => \channels[41].waveform\(16),
      I2 => \channels[42].waveform\(16),
      O => \Waveform[22]_INST_0_i_665_n_0\
    );
\Waveform[22]_INST_0_i_666\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(15),
      I1 => \channels[41].waveform\(15),
      I2 => \channels[42].waveform\(15),
      O => \Waveform[22]_INST_0_i_666_n_0\
    );
\Waveform[22]_INST_0_i_667\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(19),
      I1 => \channels[41].waveform\(19),
      I2 => \channels[42].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_663_n_0\,
      O => \Waveform[22]_INST_0_i_667_n_0\
    );
\Waveform[22]_INST_0_i_668\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(18),
      I1 => \channels[41].waveform\(18),
      I2 => \channels[42].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_664_n_0\,
      O => \Waveform[22]_INST_0_i_668_n_0\
    );
\Waveform[22]_INST_0_i_669\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(17),
      I1 => \channels[41].waveform\(17),
      I2 => \channels[42].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_665_n_0\,
      O => \Waveform[22]_INST_0_i_669_n_0\
    );
\Waveform[22]_INST_0_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_67_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_67_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_67_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \channels[12].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_138_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_139_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_140_n_0\,
      O(3) => \Waveform[22]_INST_0_i_67_n_4\,
      O(2) => \Waveform[22]_INST_0_i_67_n_5\,
      O(1) => \Waveform[22]_INST_0_i_67_n_6\,
      O(0) => \Waveform[22]_INST_0_i_67_n_7\,
      S(3) => \channels[12].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_142_n_0\,
      S(1) => \Waveform[22]_INST_0_i_143_n_0\,
      S(0) => \Waveform[22]_INST_0_i_144_n_0\
    );
\Waveform[22]_INST_0_i_670\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(16),
      I1 => \channels[41].waveform\(16),
      I2 => \channels[42].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_666_n_0\,
      O => \Waveform[22]_INST_0_i_670_n_0\
    );
\Waveform[22]_INST_0_i_671\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(18),
      I1 => \channels[44].waveform\(18),
      I2 => \channels[45].waveform\(18),
      O => \Waveform[22]_INST_0_i_671_n_0\
    );
\Waveform[22]_INST_0_i_672\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(17),
      I1 => \channels[44].waveform\(17),
      I2 => \channels[45].waveform\(17),
      O => \Waveform[22]_INST_0_i_672_n_0\
    );
\Waveform[22]_INST_0_i_673\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(16),
      I1 => \channels[44].waveform\(16),
      I2 => \channels[45].waveform\(16),
      O => \Waveform[22]_INST_0_i_673_n_0\
    );
\Waveform[22]_INST_0_i_674\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(15),
      I1 => \channels[44].waveform\(15),
      I2 => \channels[45].waveform\(15),
      O => \Waveform[22]_INST_0_i_674_n_0\
    );
\Waveform[22]_INST_0_i_675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(19),
      I1 => \channels[44].waveform\(19),
      I2 => \channels[45].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_671_n_0\,
      O => \Waveform[22]_INST_0_i_675_n_0\
    );
\Waveform[22]_INST_0_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(18),
      I1 => \channels[44].waveform\(18),
      I2 => \channels[45].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_672_n_0\,
      O => \Waveform[22]_INST_0_i_676_n_0\
    );
\Waveform[22]_INST_0_i_677\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(17),
      I1 => \channels[44].waveform\(17),
      I2 => \channels[45].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_673_n_0\,
      O => \Waveform[22]_INST_0_i_677_n_0\
    );
\Waveform[22]_INST_0_i_678\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(16),
      I1 => \channels[44].waveform\(16),
      I2 => \channels[45].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_674_n_0\,
      O => \Waveform[22]_INST_0_i_678_n_0\
    );
\Waveform[22]_INST_0_i_679\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(18),
      I1 => \channels[47].waveform\(18),
      I2 => \channels[48].waveform\(18),
      O => \Waveform[22]_INST_0_i_679_n_0\
    );
\Waveform[22]_INST_0_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_71_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_68_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_68_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_68_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_145_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_145_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_146_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_147_n_0\,
      O(3) => \Waveform[22]_INST_0_i_68_n_4\,
      O(2) => \Waveform[22]_INST_0_i_68_n_5\,
      O(1) => \Waveform[22]_INST_0_i_68_n_6\,
      O(0) => \Waveform[22]_INST_0_i_68_n_7\,
      S(3) => \Waveform[22]_INST_0_i_148_n_0\,
      S(2) => \Waveform[22]_INST_0_i_149_n_0\,
      S(1) => \Waveform[22]_INST_0_i_150_n_0\,
      S(0) => \Waveform[22]_INST_0_i_151_n_0\
    );
\Waveform[22]_INST_0_i_680\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(17),
      I1 => \channels[47].waveform\(17),
      I2 => \channels[48].waveform\(17),
      O => \Waveform[22]_INST_0_i_680_n_0\
    );
\Waveform[22]_INST_0_i_681\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(16),
      I1 => \channels[47].waveform\(16),
      I2 => \channels[48].waveform\(16),
      O => \Waveform[22]_INST_0_i_681_n_0\
    );
\Waveform[22]_INST_0_i_682\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(15),
      I1 => \channels[47].waveform\(15),
      I2 => \channels[48].waveform\(15),
      O => \Waveform[22]_INST_0_i_682_n_0\
    );
\Waveform[22]_INST_0_i_683\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(19),
      I1 => \channels[47].waveform\(19),
      I2 => \channels[48].waveform\(19),
      I3 => \Waveform[22]_INST_0_i_679_n_0\,
      O => \Waveform[22]_INST_0_i_683_n_0\
    );
\Waveform[22]_INST_0_i_684\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(18),
      I1 => \channels[47].waveform\(18),
      I2 => \channels[48].waveform\(18),
      I3 => \Waveform[22]_INST_0_i_680_n_0\,
      O => \Waveform[22]_INST_0_i_684_n_0\
    );
\Waveform[22]_INST_0_i_685\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(17),
      I1 => \channels[47].waveform\(17),
      I2 => \channels[48].waveform\(17),
      I3 => \Waveform[22]_INST_0_i_681_n_0\,
      O => \Waveform[22]_INST_0_i_685_n_0\
    );
\Waveform[22]_INST_0_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(16),
      I1 => \channels[47].waveform\(16),
      I2 => \channels[48].waveform\(16),
      I3 => \Waveform[22]_INST_0_i_682_n_0\,
      O => \Waveform[22]_INST_0_i_686_n_0\
    );
\Waveform[22]_INST_0_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_72_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_69_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_69_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_69_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_152_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_153_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_154_n_0\,
      DI(0) => \channels[0].channel0_n_27\,
      O(3) => \Waveform[22]_INST_0_i_69_n_4\,
      O(2) => \Waveform[22]_INST_0_i_69_n_5\,
      O(1) => \Waveform[22]_INST_0_i_69_n_6\,
      O(0) => \Waveform[22]_INST_0_i_69_n_7\,
      S(3) => '1',
      S(2) => \Waveform[22]_INST_0_i_156_n_0\,
      S(1) => \Waveform[22]_INST_0_i_157_n_0\,
      S(0) => \Waveform[22]_INST_0_i_158_n_0\
    );
\Waveform[22]_INST_0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_7_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_7_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_7_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_30_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_31_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_32_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_33_n_0\,
      O(3) => \Waveform[22]_INST_0_i_7_n_4\,
      O(2) => \Waveform[22]_INST_0_i_7_n_5\,
      O(1) => \Waveform[22]_INST_0_i_7_n_6\,
      O(0) => \Waveform[22]_INST_0_i_7_n_7\,
      S(3) => \Waveform[22]_INST_0_i_34_n_0\,
      S(2) => \Waveform[22]_INST_0_i_35_n_0\,
      S(1) => \Waveform[22]_INST_0_i_36_n_0\,
      S(0) => \Waveform[22]_INST_0_i_37_n_0\
    );
\Waveform[22]_INST_0_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_73_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_70_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_70_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_70_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[1].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_70_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_70_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_160_n_0\
    );
\Waveform[22]_INST_0_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_71_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_71_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_71_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_161_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_162_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_163_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_164_n_0\,
      O(3) => \Waveform[22]_INST_0_i_71_n_4\,
      O(2) => \Waveform[22]_INST_0_i_71_n_5\,
      O(1) => \Waveform[22]_INST_0_i_71_n_6\,
      O(0) => \Waveform[22]_INST_0_i_71_n_7\,
      S(3) => \Waveform[22]_INST_0_i_165_n_0\,
      S(2) => \Waveform[22]_INST_0_i_166_n_0\,
      S(1) => \Waveform[22]_INST_0_i_167_n_0\,
      S(0) => \Waveform[22]_INST_0_i_168_n_0\
    );
\Waveform[22]_INST_0_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_72_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_72_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_72_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \channels[0].channel0_n_26\,
      DI(2) => \Waveform[22]_INST_0_i_170_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_171_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_172_n_0\,
      O(3) => \Waveform[22]_INST_0_i_72_n_4\,
      O(2) => \Waveform[22]_INST_0_i_72_n_5\,
      O(1) => \Waveform[22]_INST_0_i_72_n_6\,
      O(0) => \Waveform[22]_INST_0_i_72_n_7\,
      S(3) => \channels[0].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_174_n_0\,
      S(1) => \Waveform[22]_INST_0_i_175_n_0\,
      S(0) => \Waveform[22]_INST_0_i_176_n_0\
    );
\Waveform[22]_INST_0_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_73_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_73_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_73_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \channels[3].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_178_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_179_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_180_n_0\,
      O(3) => \Waveform[22]_INST_0_i_73_n_4\,
      O(2) => \Waveform[22]_INST_0_i_73_n_5\,
      O(1) => \Waveform[22]_INST_0_i_73_n_6\,
      O(0) => \Waveform[22]_INST_0_i_73_n_7\,
      S(3) => \channels[3].channel0_n_0\,
      S(2) => \Waveform[22]_INST_0_i_182_n_0\,
      S(1) => \Waveform[22]_INST_0_i_183_n_0\,
      S(0) => \Waveform[22]_INST_0_i_184_n_0\
    );
\Waveform[22]_INST_0_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_77_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_74_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_74_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_74_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_185_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_185_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_186_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_187_n_0\,
      O(3) => \Waveform[22]_INST_0_i_74_n_4\,
      O(2) => \Waveform[22]_INST_0_i_74_n_5\,
      O(1) => \Waveform[22]_INST_0_i_74_n_6\,
      O(0) => \Waveform[22]_INST_0_i_74_n_7\,
      S(3) => \Waveform[22]_INST_0_i_188_n_0\,
      S(2) => \Waveform[22]_INST_0_i_189_n_0\,
      S(1) => \Waveform[22]_INST_0_i_190_n_0\,
      S(0) => \Waveform[22]_INST_0_i_191_n_0\
    );
\Waveform[22]_INST_0_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_78_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_75_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_75_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_75_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_75_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_192_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_192_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_193_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_194_n_0\,
      O(3) => \Waveform[22]_INST_0_i_75_n_4\,
      O(2) => \Waveform[22]_INST_0_i_75_n_5\,
      O(1) => \Waveform[22]_INST_0_i_75_n_6\,
      O(0) => \Waveform[22]_INST_0_i_75_n_7\,
      S(3) => \Waveform[22]_INST_0_i_195_n_0\,
      S(2) => \Waveform[22]_INST_0_i_196_n_0\,
      S(1) => \Waveform[22]_INST_0_i_197_n_0\,
      S(0) => \Waveform[22]_INST_0_i_198_n_0\
    );
\Waveform[22]_INST_0_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_79_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_76_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_76_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_76_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_199_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_199_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_200_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_201_n_0\,
      O(3) => \Waveform[22]_INST_0_i_76_n_4\,
      O(2) => \Waveform[22]_INST_0_i_76_n_5\,
      O(1) => \Waveform[22]_INST_0_i_76_n_6\,
      O(0) => \Waveform[22]_INST_0_i_76_n_7\,
      S(3) => \Waveform[22]_INST_0_i_202_n_0\,
      S(2) => \Waveform[22]_INST_0_i_203_n_0\,
      S(1) => \Waveform[22]_INST_0_i_204_n_0\,
      S(0) => \Waveform[22]_INST_0_i_205_n_0\
    );
\Waveform[22]_INST_0_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_77_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_77_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_77_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_206_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_207_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_208_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_209_n_0\,
      O(3) => \Waveform[22]_INST_0_i_77_n_4\,
      O(2) => \Waveform[22]_INST_0_i_77_n_5\,
      O(1) => \Waveform[22]_INST_0_i_77_n_6\,
      O(0) => \Waveform[22]_INST_0_i_77_n_7\,
      S(3) => \Waveform[22]_INST_0_i_210_n_0\,
      S(2) => \Waveform[22]_INST_0_i_211_n_0\,
      S(1) => \Waveform[22]_INST_0_i_212_n_0\,
      S(0) => \Waveform[22]_INST_0_i_213_n_0\
    );
\Waveform[22]_INST_0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_78_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_78_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_78_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_214_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_215_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_216_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_217_n_0\,
      O(3) => \Waveform[22]_INST_0_i_78_n_4\,
      O(2) => \Waveform[22]_INST_0_i_78_n_5\,
      O(1) => \Waveform[22]_INST_0_i_78_n_6\,
      O(0) => \Waveform[22]_INST_0_i_78_n_7\,
      S(3) => \Waveform[22]_INST_0_i_218_n_0\,
      S(2) => \Waveform[22]_INST_0_i_219_n_0\,
      S(1) => \Waveform[22]_INST_0_i_220_n_0\,
      S(0) => \Waveform[22]_INST_0_i_221_n_0\
    );
\Waveform[22]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_79_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_79_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_79_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_222_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_223_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_224_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_225_n_0\,
      O(3) => \Waveform[22]_INST_0_i_79_n_4\,
      O(2) => \Waveform[22]_INST_0_i_79_n_5\,
      O(1) => \Waveform[22]_INST_0_i_79_n_6\,
      O(0) => \Waveform[22]_INST_0_i_79_n_7\,
      S(3) => \Waveform[22]_INST_0_i_226_n_0\,
      S(2) => \Waveform[22]_INST_0_i_227_n_0\,
      S(1) => \Waveform[22]_INST_0_i_228_n_0\,
      S(0) => \Waveform[22]_INST_0_i_229_n_0\
    );
\Waveform[22]_INST_0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_8_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_8_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_8_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_38_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_39_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_40_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_41_n_0\,
      O(3) => \Waveform[22]_INST_0_i_8_n_4\,
      O(2) => \Waveform[22]_INST_0_i_8_n_5\,
      O(1) => \Waveform[22]_INST_0_i_8_n_6\,
      O(0) => \Waveform[22]_INST_0_i_8_n_7\,
      S(3) => \Waveform[22]_INST_0_i_42_n_0\,
      S(2) => \Waveform[22]_INST_0_i_43_n_0\,
      S(1) => \Waveform[22]_INST_0_i_44_n_0\,
      S(0) => \Waveform[22]_INST_0_i_45_n_0\
    );
\Waveform[22]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_76_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_80_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_199_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_80_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_80_n_6\,
      O(0) => \Waveform[22]_INST_0_i_80_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_230_n_0\,
      S(0) => \Waveform[22]_INST_0_i_231_n_0\
    );
\Waveform[22]_INST_0_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_75_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_81_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_192_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_81_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_81_n_6\,
      O(0) => \Waveform[22]_INST_0_i_81_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_232_n_0\,
      S(0) => \Waveform[22]_INST_0_i_233_n_0\
    );
\Waveform[22]_INST_0_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_74_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_82_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_185_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_82_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_82_n_6\,
      O(0) => \Waveform[22]_INST_0_i_82_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_234_n_0\,
      S(0) => \Waveform[22]_INST_0_i_235_n_0\
    );
\Waveform[22]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_69_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_83_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_236_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_83_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_83_n_6\,
      O(0) => \Waveform[22]_INST_0_i_83_n_7\,
      S(3 downto 0) => B"0011"
    );
\Waveform[22]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_68_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_84_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_145_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_84_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_84_n_6\,
      O(0) => \Waveform[22]_INST_0_i_84_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_237_n_0\,
      S(0) => \Waveform[22]_INST_0_i_238_n_0\
    );
\Waveform[22]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[15].waveform\(23),
      I1 => \channels[13].waveform\(23),
      I2 => \channels[14].waveform\(23),
      O => \Waveform[22]_INST_0_i_86_n_0\
    );
\Waveform[22]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[18].waveform\(23),
      I1 => \channels[16].waveform\(23),
      I2 => \channels[17].waveform\(23),
      O => \Waveform[22]_INST_0_i_88_n_0\
    );
\Waveform[22]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_8_n_4\,
      I1 => \Waveform[22]_INST_0_i_7_n_4\,
      I2 => \Waveform[22]_INST_0_i_6_n_4\,
      O => \Waveform[22]_INST_0_i_9_n_0\
    );
\Waveform[22]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \channels[21].waveform\(23),
      I1 => \channels[19].waveform\(23),
      I2 => \channels[20].waveform\(23),
      O => \Waveform[22]_INST_0_i_90_n_0\
    );
\Waveform[22]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(21),
      I1 => \channels[14].waveform\(21),
      I2 => \channels[15].waveform\(21),
      O => \Waveform[22]_INST_0_i_92_n_0\
    );
\Waveform[22]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(20),
      I1 => \channels[14].waveform\(20),
      I2 => \channels[15].waveform\(20),
      O => \Waveform[22]_INST_0_i_93_n_0\
    );
\Waveform[22]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(19),
      I1 => \channels[14].waveform\(19),
      I2 => \channels[15].waveform\(19),
      O => \Waveform[22]_INST_0_i_94_n_0\
    );
\Waveform[22]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_92_n_0\,
      I1 => \channels[14].waveform\(22),
      I2 => \channels[13].waveform\(22),
      I3 => \channels[15].waveform\(22),
      O => \Waveform[22]_INST_0_i_96_n_0\
    );
\Waveform[22]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(21),
      I1 => \channels[14].waveform\(21),
      I2 => \channels[15].waveform\(21),
      I3 => \Waveform[22]_INST_0_i_93_n_0\,
      O => \Waveform[22]_INST_0_i_97_n_0\
    );
\Waveform[22]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(20),
      I1 => \channels[14].waveform\(20),
      I2 => \channels[15].waveform\(20),
      I3 => \Waveform[22]_INST_0_i_94_n_0\,
      O => \Waveform[22]_INST_0_i_98_n_0\
    );
\Waveform[2]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_n_0\,
      CO(3) => \Waveform[2]_INST_0_n_0\,
      CO(2) => \Waveform[2]_INST_0_n_1\,
      CO(1) => \Waveform[2]_INST_0_n_2\,
      CO(0) => \Waveform[2]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(5 downto 2),
      S(3) => \Waveform[2]_INST_0_i_5_n_0\,
      S(2) => \Waveform[2]_INST_0_i_6_n_0\,
      S(1) => \Waveform[2]_INST_0_i_7_n_0\,
      S(0) => \Waveform[2]_INST_0_i_8_n_0\
    );
\Waveform[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_5\,
      I1 => \Waveform[2]_INST_0_i_9_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_6\,
      I3 => \Waveform[6]_INST_0_i_13_n_6\,
      I4 => \Waveform[6]_INST_0_i_14_n_6\,
      O => \Waveform[2]_INST_0_i_1_n_0\
    );
\Waveform[2]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_6\,
      I1 => \Waveform[6]_INST_0_i_14_n_6\,
      I2 => \Waveform[6]_INST_0_i_13_n_6\,
      O => \Waveform[2]_INST_0_i_10_n_0\
    );
\Waveform[2]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(2),
      I1 => \channels[2].waveform\(2),
      I2 => \channels[3].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_97_n_0\,
      O => \Waveform[2]_INST_0_i_100_n_0\
    );
\Waveform[2]_INST_0_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(1),
      I1 => \channels[2].waveform\(1),
      I2 => \channels[3].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_98_n_0\,
      O => \Waveform[2]_INST_0_i_101_n_0\
    );
\Waveform[2]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[1].waveform\(0),
      I1 => \channels[2].waveform\(0),
      I2 => \channels[3].waveform\(0),
      O => \Waveform[2]_INST_0_i_102_n_0\
    );
\Waveform[2]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_5\,
      I1 => \Waveform[6]_INST_0_i_215_n_5\,
      I2 => \Waveform[6]_INST_0_i_216_n_5\,
      O => \Waveform[2]_INST_0_i_103_n_0\
    );
\Waveform[2]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_6\,
      I1 => \Waveform[6]_INST_0_i_215_n_6\,
      I2 => \Waveform[6]_INST_0_i_216_n_6\,
      O => \Waveform[2]_INST_0_i_104_n_0\
    );
\Waveform[2]_INST_0_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_7\,
      I1 => \Waveform[6]_INST_0_i_215_n_7\,
      I2 => \Waveform[6]_INST_0_i_216_n_7\,
      O => \Waveform[2]_INST_0_i_105_n_0\
    );
\Waveform[2]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_4\,
      I1 => \Waveform[6]_INST_0_i_215_n_4\,
      I2 => \Waveform[6]_INST_0_i_216_n_4\,
      I3 => \Waveform[2]_INST_0_i_103_n_0\,
      O => \Waveform[2]_INST_0_i_106_n_0\
    );
\Waveform[2]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_5\,
      I1 => \Waveform[6]_INST_0_i_215_n_5\,
      I2 => \Waveform[6]_INST_0_i_216_n_5\,
      I3 => \Waveform[2]_INST_0_i_104_n_0\,
      O => \Waveform[2]_INST_0_i_107_n_0\
    );
\Waveform[2]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_6\,
      I1 => \Waveform[6]_INST_0_i_215_n_6\,
      I2 => \Waveform[6]_INST_0_i_216_n_6\,
      I3 => \Waveform[2]_INST_0_i_105_n_0\,
      O => \Waveform[2]_INST_0_i_108_n_0\
    );
\Waveform[2]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_7\,
      I1 => \Waveform[6]_INST_0_i_215_n_7\,
      I2 => \Waveform[6]_INST_0_i_216_n_7\,
      O => \Waveform[2]_INST_0_i_109_n_0\
    );
\Waveform[2]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_7\,
      I1 => \Waveform[6]_INST_0_i_14_n_7\,
      I2 => \Waveform[6]_INST_0_i_13_n_7\,
      O => \Waveform[2]_INST_0_i_11_n_0\
    );
\Waveform[2]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_5\,
      I1 => \Waveform[6]_INST_0_i_218_n_5\,
      I2 => \Waveform[6]_INST_0_i_219_n_5\,
      O => \Waveform[2]_INST_0_i_110_n_0\
    );
\Waveform[2]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_6\,
      I1 => \Waveform[6]_INST_0_i_218_n_6\,
      I2 => \Waveform[6]_INST_0_i_219_n_6\,
      O => \Waveform[2]_INST_0_i_111_n_0\
    );
\Waveform[2]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_7\,
      I1 => \Waveform[6]_INST_0_i_218_n_7\,
      I2 => \Waveform[6]_INST_0_i_219_n_7\,
      O => \Waveform[2]_INST_0_i_112_n_0\
    );
\Waveform[2]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_4\,
      I1 => \Waveform[6]_INST_0_i_218_n_4\,
      I2 => \Waveform[6]_INST_0_i_219_n_4\,
      I3 => \Waveform[2]_INST_0_i_110_n_0\,
      O => \Waveform[2]_INST_0_i_113_n_0\
    );
\Waveform[2]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_5\,
      I1 => \Waveform[6]_INST_0_i_218_n_5\,
      I2 => \Waveform[6]_INST_0_i_219_n_5\,
      I3 => \Waveform[2]_INST_0_i_111_n_0\,
      O => \Waveform[2]_INST_0_i_114_n_0\
    );
\Waveform[2]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_6\,
      I1 => \Waveform[6]_INST_0_i_218_n_6\,
      I2 => \Waveform[6]_INST_0_i_219_n_6\,
      I3 => \Waveform[2]_INST_0_i_112_n_0\,
      O => \Waveform[2]_INST_0_i_115_n_0\
    );
\Waveform[2]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_7\,
      I1 => \Waveform[6]_INST_0_i_218_n_7\,
      I2 => \Waveform[6]_INST_0_i_219_n_7\,
      O => \Waveform[2]_INST_0_i_116_n_0\
    );
\Waveform[2]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_5\,
      I1 => \Waveform[6]_INST_0_i_221_n_5\,
      I2 => \Waveform[6]_INST_0_i_222_n_5\,
      O => \Waveform[2]_INST_0_i_117_n_0\
    );
\Waveform[2]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_6\,
      I1 => \Waveform[6]_INST_0_i_221_n_6\,
      I2 => \Waveform[6]_INST_0_i_222_n_6\,
      O => \Waveform[2]_INST_0_i_118_n_0\
    );
\Waveform[2]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_7\,
      I1 => \Waveform[6]_INST_0_i_221_n_7\,
      I2 => \Waveform[6]_INST_0_i_222_n_7\,
      O => \Waveform[2]_INST_0_i_119_n_0\
    );
\Waveform[2]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_21_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_20_n_0\,
      O(3) => \Waveform[2]_INST_0_i_12_n_4\,
      O(2) => \Waveform[2]_INST_0_i_12_n_5\,
      O(1) => \Waveform[2]_INST_0_i_12_n_6\,
      O(0) => \Waveform[2]_INST_0_i_12_n_7\,
      S(3) => \Waveform[2]_INST_0_i_21_n_0\,
      S(2) => \Waveform[2]_INST_0_i_22_n_0\,
      S(1) => \Waveform[2]_INST_0_i_23_n_0\,
      S(0) => \Waveform[2]_INST_0_i_24_n_0\
    );
\Waveform[2]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_4\,
      I1 => \Waveform[6]_INST_0_i_221_n_4\,
      I2 => \Waveform[6]_INST_0_i_222_n_4\,
      I3 => \Waveform[2]_INST_0_i_117_n_0\,
      O => \Waveform[2]_INST_0_i_120_n_0\
    );
\Waveform[2]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_5\,
      I1 => \Waveform[6]_INST_0_i_221_n_5\,
      I2 => \Waveform[6]_INST_0_i_222_n_5\,
      I3 => \Waveform[2]_INST_0_i_118_n_0\,
      O => \Waveform[2]_INST_0_i_121_n_0\
    );
\Waveform[2]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_6\,
      I1 => \Waveform[6]_INST_0_i_221_n_6\,
      I2 => \Waveform[6]_INST_0_i_222_n_6\,
      I3 => \Waveform[2]_INST_0_i_119_n_0\,
      O => \Waveform[2]_INST_0_i_122_n_0\
    );
\Waveform[2]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_7\,
      I1 => \Waveform[6]_INST_0_i_221_n_7\,
      I2 => \Waveform[6]_INST_0_i_222_n_7\,
      O => \Waveform[2]_INST_0_i_123_n_0\
    );
\Waveform[2]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(2),
      I1 => \channels[14].waveform\(2),
      I2 => \channels[15].waveform\(2),
      O => \Waveform[2]_INST_0_i_124_n_0\
    );
\Waveform[2]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(1),
      I1 => \channels[14].waveform\(1),
      I2 => \channels[15].waveform\(1),
      O => \Waveform[2]_INST_0_i_125_n_0\
    );
\Waveform[2]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(0),
      I1 => \channels[14].waveform\(0),
      I2 => \channels[15].waveform\(0),
      O => \Waveform[2]_INST_0_i_126_n_0\
    );
\Waveform[2]_INST_0_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(3),
      I1 => \channels[14].waveform\(3),
      I2 => \channels[15].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_124_n_0\,
      O => \Waveform[2]_INST_0_i_127_n_0\
    );
\Waveform[2]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(2),
      I1 => \channels[14].waveform\(2),
      I2 => \channels[15].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_125_n_0\,
      O => \Waveform[2]_INST_0_i_128_n_0\
    );
\Waveform[2]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(1),
      I1 => \channels[14].waveform\(1),
      I2 => \channels[15].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_126_n_0\,
      O => \Waveform[2]_INST_0_i_129_n_0\
    );
\Waveform[2]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_22_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_28_n_0\,
      O(3) => \Waveform[2]_INST_0_i_13_n_4\,
      O(2) => \Waveform[2]_INST_0_i_13_n_5\,
      O(1) => \Waveform[2]_INST_0_i_13_n_6\,
      O(0) => \Waveform[2]_INST_0_i_13_n_7\,
      S(3) => \Waveform[2]_INST_0_i_29_n_0\,
      S(2) => \Waveform[2]_INST_0_i_30_n_0\,
      S(1) => \Waveform[2]_INST_0_i_31_n_0\,
      S(0) => \Waveform[2]_INST_0_i_32_n_0\
    );
\Waveform[2]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[13].waveform\(0),
      I1 => \channels[14].waveform\(0),
      I2 => \channels[15].waveform\(0),
      O => \Waveform[2]_INST_0_i_130_n_0\
    );
\Waveform[2]_INST_0_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(2),
      I1 => \channels[17].waveform\(2),
      I2 => \channels[18].waveform\(2),
      O => \Waveform[2]_INST_0_i_131_n_0\
    );
\Waveform[2]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(1),
      I1 => \channels[17].waveform\(1),
      I2 => \channels[18].waveform\(1),
      O => \Waveform[2]_INST_0_i_132_n_0\
    );
\Waveform[2]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(0),
      I1 => \channels[17].waveform\(0),
      I2 => \channels[18].waveform\(0),
      O => \Waveform[2]_INST_0_i_133_n_0\
    );
\Waveform[2]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(3),
      I1 => \channels[17].waveform\(3),
      I2 => \channels[18].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_131_n_0\,
      O => \Waveform[2]_INST_0_i_134_n_0\
    );
\Waveform[2]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(2),
      I1 => \channels[17].waveform\(2),
      I2 => \channels[18].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_132_n_0\,
      O => \Waveform[2]_INST_0_i_135_n_0\
    );
\Waveform[2]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(1),
      I1 => \channels[17].waveform\(1),
      I2 => \channels[18].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_133_n_0\,
      O => \Waveform[2]_INST_0_i_136_n_0\
    );
\Waveform[2]_INST_0_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[16].waveform\(0),
      I1 => \channels[17].waveform\(0),
      I2 => \channels[18].waveform\(0),
      O => \Waveform[2]_INST_0_i_137_n_0\
    );
\Waveform[2]_INST_0_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(2),
      I1 => \channels[20].waveform\(2),
      I2 => \channels[21].waveform\(2),
      O => \Waveform[2]_INST_0_i_138_n_0\
    );
\Waveform[2]_INST_0_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(1),
      I1 => \channels[20].waveform\(1),
      I2 => \channels[21].waveform\(1),
      O => \Waveform[2]_INST_0_i_139_n_0\
    );
\Waveform[2]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_23_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_36_n_0\,
      O(3) => \Waveform[2]_INST_0_i_14_n_4\,
      O(2) => \Waveform[2]_INST_0_i_14_n_5\,
      O(1) => \Waveform[2]_INST_0_i_14_n_6\,
      O(0) => \Waveform[2]_INST_0_i_14_n_7\,
      S(3) => \Waveform[2]_INST_0_i_37_n_0\,
      S(2) => \Waveform[2]_INST_0_i_38_n_0\,
      S(1) => \Waveform[2]_INST_0_i_39_n_0\,
      S(0) => \Waveform[2]_INST_0_i_40_n_0\
    );
\Waveform[2]_INST_0_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(0),
      I1 => \channels[20].waveform\(0),
      I2 => \channels[21].waveform\(0),
      O => \Waveform[2]_INST_0_i_140_n_0\
    );
\Waveform[2]_INST_0_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(3),
      I1 => \channels[20].waveform\(3),
      I2 => \channels[21].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_138_n_0\,
      O => \Waveform[2]_INST_0_i_141_n_0\
    );
\Waveform[2]_INST_0_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(2),
      I1 => \channels[20].waveform\(2),
      I2 => \channels[21].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_139_n_0\,
      O => \Waveform[2]_INST_0_i_142_n_0\
    );
\Waveform[2]_INST_0_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(1),
      I1 => \channels[20].waveform\(1),
      I2 => \channels[21].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_140_n_0\,
      O => \Waveform[2]_INST_0_i_143_n_0\
    );
\Waveform[2]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[19].waveform\(0),
      I1 => \channels[20].waveform\(0),
      I2 => \channels[21].waveform\(0),
      O => \Waveform[2]_INST_0_i_144_n_0\
    );
\Waveform[2]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_44_n_0\,
      O(3) => \Waveform[2]_INST_0_i_15_n_4\,
      O(2) => \Waveform[2]_INST_0_i_15_n_5\,
      O(1) => \Waveform[2]_INST_0_i_15_n_6\,
      O(0) => \Waveform[2]_INST_0_i_15_n_7\,
      S(3) => \Waveform[2]_INST_0_i_45_n_0\,
      S(2) => \Waveform[2]_INST_0_i_46_n_0\,
      S(1) => \Waveform[2]_INST_0_i_47_n_0\,
      S(0) => \Waveform[2]_INST_0_i_48_n_0\
    );
\Waveform[2]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_4\,
      I1 => \Waveform[2]_INST_0_i_14_n_4\,
      I2 => \Waveform[2]_INST_0_i_13_n_4\,
      O => \Waveform[2]_INST_0_i_16_n_0\
    );
\Waveform[2]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_5\,
      I1 => \Waveform[6]_INST_0_i_50_n_5\,
      I2 => \Waveform[6]_INST_0_i_51_n_5\,
      O => \Waveform[2]_INST_0_i_17_n_0\
    );
\Waveform[2]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_6\,
      I1 => \Waveform[6]_INST_0_i_50_n_6\,
      I2 => \Waveform[6]_INST_0_i_51_n_6\,
      O => \Waveform[2]_INST_0_i_18_n_0\
    );
\Waveform[2]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_7\,
      I1 => \Waveform[6]_INST_0_i_50_n_7\,
      I2 => \Waveform[6]_INST_0_i_51_n_7\,
      O => \Waveform[2]_INST_0_i_19_n_0\
    );
\Waveform[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_6\,
      I1 => \Waveform[2]_INST_0_i_10_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_7\,
      I3 => \Waveform[6]_INST_0_i_13_n_7\,
      I4 => \Waveform[6]_INST_0_i_14_n_7\,
      O => \Waveform[2]_INST_0_i_2_n_0\
    );
\Waveform[2]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_4\,
      I1 => \Waveform[2]_INST_0_i_50_n_4\,
      I2 => \Waveform[2]_INST_0_i_51_n_4\,
      O => \Waveform[2]_INST_0_i_20_n_0\
    );
\Waveform[2]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_4\,
      I1 => \Waveform[6]_INST_0_i_50_n_4\,
      I2 => \Waveform[6]_INST_0_i_51_n_4\,
      I3 => \Waveform[2]_INST_0_i_17_n_0\,
      O => \Waveform[2]_INST_0_i_21_n_0\
    );
\Waveform[2]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_5\,
      I1 => \Waveform[6]_INST_0_i_50_n_5\,
      I2 => \Waveform[6]_INST_0_i_51_n_5\,
      I3 => \Waveform[2]_INST_0_i_18_n_0\,
      O => \Waveform[2]_INST_0_i_22_n_0\
    );
\Waveform[2]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_6\,
      I1 => \Waveform[6]_INST_0_i_50_n_6\,
      I2 => \Waveform[6]_INST_0_i_51_n_6\,
      I3 => \Waveform[2]_INST_0_i_19_n_0\,
      O => \Waveform[2]_INST_0_i_23_n_0\
    );
\Waveform[2]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_7\,
      I1 => \Waveform[6]_INST_0_i_50_n_7\,
      I2 => \Waveform[6]_INST_0_i_51_n_7\,
      I3 => \Waveform[2]_INST_0_i_20_n_0\,
      O => \Waveform[2]_INST_0_i_24_n_0\
    );
\Waveform[2]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_5\,
      I1 => \Waveform[6]_INST_0_i_53_n_5\,
      I2 => \Waveform[6]_INST_0_i_54_n_5\,
      O => \Waveform[2]_INST_0_i_25_n_0\
    );
\Waveform[2]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_6\,
      I1 => \Waveform[6]_INST_0_i_53_n_6\,
      I2 => \Waveform[6]_INST_0_i_54_n_6\,
      O => \Waveform[2]_INST_0_i_26_n_0\
    );
\Waveform[2]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_7\,
      I1 => \Waveform[6]_INST_0_i_53_n_7\,
      I2 => \Waveform[6]_INST_0_i_54_n_7\,
      O => \Waveform[2]_INST_0_i_27_n_0\
    );
\Waveform[2]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_4\,
      I1 => \Waveform[2]_INST_0_i_53_n_4\,
      I2 => \Waveform[2]_INST_0_i_54_n_4\,
      O => \Waveform[2]_INST_0_i_28_n_0\
    );
\Waveform[2]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_4\,
      I1 => \Waveform[6]_INST_0_i_53_n_4\,
      I2 => \Waveform[6]_INST_0_i_54_n_4\,
      I3 => \Waveform[2]_INST_0_i_25_n_0\,
      O => \Waveform[2]_INST_0_i_29_n_0\
    );
\Waveform[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_7\,
      I1 => \Waveform[2]_INST_0_i_11_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_4\,
      I3 => \Waveform[2]_INST_0_i_13_n_4\,
      I4 => \Waveform[2]_INST_0_i_14_n_4\,
      O => \Waveform[2]_INST_0_i_3_n_0\
    );
\Waveform[2]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_5\,
      I1 => \Waveform[6]_INST_0_i_53_n_5\,
      I2 => \Waveform[6]_INST_0_i_54_n_5\,
      I3 => \Waveform[2]_INST_0_i_26_n_0\,
      O => \Waveform[2]_INST_0_i_30_n_0\
    );
\Waveform[2]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_6\,
      I1 => \Waveform[6]_INST_0_i_53_n_6\,
      I2 => \Waveform[6]_INST_0_i_54_n_6\,
      I3 => \Waveform[2]_INST_0_i_27_n_0\,
      O => \Waveform[2]_INST_0_i_31_n_0\
    );
\Waveform[2]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_7\,
      I1 => \Waveform[6]_INST_0_i_53_n_7\,
      I2 => \Waveform[6]_INST_0_i_54_n_7\,
      I3 => \Waveform[2]_INST_0_i_28_n_0\,
      O => \Waveform[2]_INST_0_i_32_n_0\
    );
\Waveform[2]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_5\,
      I1 => \Waveform[6]_INST_0_i_56_n_5\,
      I2 => \Waveform[6]_INST_0_i_57_n_5\,
      O => \Waveform[2]_INST_0_i_33_n_0\
    );
\Waveform[2]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_6\,
      I1 => \Waveform[6]_INST_0_i_56_n_6\,
      I2 => \Waveform[6]_INST_0_i_57_n_6\,
      O => \Waveform[2]_INST_0_i_34_n_0\
    );
\Waveform[2]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_7\,
      I1 => \Waveform[6]_INST_0_i_56_n_7\,
      I2 => \Waveform[6]_INST_0_i_57_n_7\,
      O => \Waveform[2]_INST_0_i_35_n_0\
    );
\Waveform[2]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_4\,
      I1 => \Waveform[2]_INST_0_i_56_n_4\,
      I2 => \Waveform[2]_INST_0_i_57_n_4\,
      O => \Waveform[2]_INST_0_i_36_n_0\
    );
\Waveform[2]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_4\,
      I1 => \Waveform[6]_INST_0_i_56_n_4\,
      I2 => \Waveform[6]_INST_0_i_57_n_4\,
      I3 => \Waveform[2]_INST_0_i_33_n_0\,
      O => \Waveform[2]_INST_0_i_37_n_0\
    );
\Waveform[2]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_5\,
      I1 => \Waveform[6]_INST_0_i_56_n_5\,
      I2 => \Waveform[6]_INST_0_i_57_n_5\,
      I3 => \Waveform[2]_INST_0_i_34_n_0\,
      O => \Waveform[2]_INST_0_i_38_n_0\
    );
\Waveform[2]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_6\,
      I1 => \Waveform[6]_INST_0_i_56_n_6\,
      I2 => \Waveform[6]_INST_0_i_57_n_6\,
      I3 => \Waveform[2]_INST_0_i_35_n_0\,
      O => \Waveform[2]_INST_0_i_39_n_0\
    );
\Waveform[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_4\,
      I1 => \Waveform[2]_INST_0_i_16_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_5\,
      I3 => \Waveform[2]_INST_0_i_13_n_5\,
      I4 => \Waveform[2]_INST_0_i_14_n_5\,
      O => \Waveform[2]_INST_0_i_4_n_0\
    );
\Waveform[2]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_7\,
      I1 => \Waveform[6]_INST_0_i_56_n_7\,
      I2 => \Waveform[6]_INST_0_i_57_n_7\,
      I3 => \Waveform[2]_INST_0_i_36_n_0\,
      O => \Waveform[2]_INST_0_i_40_n_0\
    );
\Waveform[2]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_5\,
      I1 => \Waveform[6]_INST_0_i_59_n_5\,
      I2 => \Waveform[6]_INST_0_i_60_n_5\,
      O => \Waveform[2]_INST_0_i_41_n_0\
    );
\Waveform[2]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_6\,
      I1 => \Waveform[6]_INST_0_i_59_n_6\,
      I2 => \Waveform[6]_INST_0_i_60_n_6\,
      O => \Waveform[2]_INST_0_i_42_n_0\
    );
\Waveform[2]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_7\,
      I1 => \Waveform[6]_INST_0_i_59_n_7\,
      I2 => \Waveform[6]_INST_0_i_60_n_7\,
      O => \Waveform[2]_INST_0_i_43_n_0\
    );
\Waveform[2]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_4\,
      I1 => \Waveform[2]_INST_0_i_59_n_4\,
      I2 => \Waveform[2]_INST_0_i_60_n_4\,
      O => \Waveform[2]_INST_0_i_44_n_0\
    );
\Waveform[2]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_4\,
      I1 => \Waveform[6]_INST_0_i_59_n_4\,
      I2 => \Waveform[6]_INST_0_i_60_n_4\,
      I3 => \Waveform[2]_INST_0_i_41_n_0\,
      O => \Waveform[2]_INST_0_i_45_n_0\
    );
\Waveform[2]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_5\,
      I1 => \Waveform[6]_INST_0_i_59_n_5\,
      I2 => \Waveform[6]_INST_0_i_60_n_5\,
      I3 => \Waveform[2]_INST_0_i_42_n_0\,
      O => \Waveform[2]_INST_0_i_46_n_0\
    );
\Waveform[2]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_6\,
      I1 => \Waveform[6]_INST_0_i_59_n_6\,
      I2 => \Waveform[6]_INST_0_i_60_n_6\,
      I3 => \Waveform[2]_INST_0_i_43_n_0\,
      O => \Waveform[2]_INST_0_i_47_n_0\
    );
\Waveform[2]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_7\,
      I1 => \Waveform[6]_INST_0_i_59_n_7\,
      I2 => \Waveform[6]_INST_0_i_60_n_7\,
      I3 => \Waveform[2]_INST_0_i_44_n_0\,
      O => \Waveform[2]_INST_0_i_48_n_0\
    );
\Waveform[2]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_63_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_49_n_4\,
      O(2) => \Waveform[2]_INST_0_i_49_n_5\,
      O(1) => \Waveform[2]_INST_0_i_49_n_6\,
      O(0) => \Waveform[2]_INST_0_i_49_n_7\,
      S(3) => \Waveform[2]_INST_0_i_64_n_0\,
      S(2) => \Waveform[2]_INST_0_i_65_n_0\,
      S(1) => \Waveform[2]_INST_0_i_66_n_0\,
      S(0) => \Waveform[2]_INST_0_i_67_n_0\
    );
\Waveform[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_1_n_0\,
      I1 => \Waveform[6]_INST_0_i_16_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_4\,
      I3 => \Waveform[6]_INST_0_i_14_n_5\,
      I4 => \Waveform[6]_INST_0_i_13_n_5\,
      I5 => \Waveform[6]_INST_0_i_12_n_5\,
      O => \Waveform[2]_INST_0_i_5_n_0\
    );
\Waveform[2]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_68_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_69_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_70_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_50_n_4\,
      O(2) => \Waveform[2]_INST_0_i_50_n_5\,
      O(1) => \Waveform[2]_INST_0_i_50_n_6\,
      O(0) => \Waveform[2]_INST_0_i_50_n_7\,
      S(3) => \Waveform[2]_INST_0_i_71_n_0\,
      S(2) => \Waveform[2]_INST_0_i_72_n_0\,
      S(1) => \Waveform[2]_INST_0_i_73_n_0\,
      S(0) => \Waveform[2]_INST_0_i_74_n_0\
    );
\Waveform[2]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_75_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_76_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_77_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_51_n_4\,
      O(2) => \Waveform[2]_INST_0_i_51_n_5\,
      O(1) => \Waveform[2]_INST_0_i_51_n_6\,
      O(0) => \Waveform[2]_INST_0_i_51_n_7\,
      S(3) => \Waveform[2]_INST_0_i_78_n_0\,
      S(2) => \Waveform[2]_INST_0_i_79_n_0\,
      S(1) => \Waveform[2]_INST_0_i_80_n_0\,
      S(0) => \Waveform[2]_INST_0_i_81_n_0\
    );
\Waveform[2]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_82_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_83_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_84_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_52_n_4\,
      O(2) => \Waveform[2]_INST_0_i_52_n_5\,
      O(1) => \Waveform[2]_INST_0_i_52_n_6\,
      O(0) => \Waveform[2]_INST_0_i_52_n_7\,
      S(3) => \Waveform[2]_INST_0_i_85_n_0\,
      S(2) => \Waveform[2]_INST_0_i_86_n_0\,
      S(1) => \Waveform[2]_INST_0_i_87_n_0\,
      S(0) => \Waveform[2]_INST_0_i_88_n_0\
    );
\Waveform[2]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_89_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_90_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_91_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_53_n_4\,
      O(2) => \Waveform[2]_INST_0_i_53_n_5\,
      O(1) => \Waveform[2]_INST_0_i_53_n_6\,
      O(0) => \Waveform[2]_INST_0_i_53_n_7\,
      S(3) => \Waveform[2]_INST_0_i_92_n_0\,
      S(2) => \Waveform[2]_INST_0_i_93_n_0\,
      S(1) => \Waveform[2]_INST_0_i_94_n_0\,
      S(0) => \Waveform[2]_INST_0_i_95_n_0\
    );
\Waveform[2]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_96_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_97_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_98_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_54_n_4\,
      O(2) => \Waveform[2]_INST_0_i_54_n_5\,
      O(1) => \Waveform[2]_INST_0_i_54_n_6\,
      O(0) => \Waveform[2]_INST_0_i_54_n_7\,
      S(3) => \Waveform[2]_INST_0_i_99_n_0\,
      S(2) => \Waveform[2]_INST_0_i_100_n_0\,
      S(1) => \Waveform[2]_INST_0_i_101_n_0\,
      S(0) => \Waveform[2]_INST_0_i_102_n_0\
    );
\Waveform[2]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_103_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_104_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_105_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_55_n_4\,
      O(2) => \Waveform[2]_INST_0_i_55_n_5\,
      O(1) => \Waveform[2]_INST_0_i_55_n_6\,
      O(0) => \Waveform[2]_INST_0_i_55_n_7\,
      S(3) => \Waveform[2]_INST_0_i_106_n_0\,
      S(2) => \Waveform[2]_INST_0_i_107_n_0\,
      S(1) => \Waveform[2]_INST_0_i_108_n_0\,
      S(0) => \Waveform[2]_INST_0_i_109_n_0\
    );
\Waveform[2]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_110_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_111_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_112_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_56_n_4\,
      O(2) => \Waveform[2]_INST_0_i_56_n_5\,
      O(1) => \Waveform[2]_INST_0_i_56_n_6\,
      O(0) => \Waveform[2]_INST_0_i_56_n_7\,
      S(3) => \Waveform[2]_INST_0_i_113_n_0\,
      S(2) => \Waveform[2]_INST_0_i_114_n_0\,
      S(1) => \Waveform[2]_INST_0_i_115_n_0\,
      S(0) => \Waveform[2]_INST_0_i_116_n_0\
    );
\Waveform[2]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_119_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_57_n_4\,
      O(2) => \Waveform[2]_INST_0_i_57_n_5\,
      O(1) => \Waveform[2]_INST_0_i_57_n_6\,
      O(0) => \Waveform[2]_INST_0_i_57_n_7\,
      S(3) => \Waveform[2]_INST_0_i_120_n_0\,
      S(2) => \Waveform[2]_INST_0_i_121_n_0\,
      S(1) => \Waveform[2]_INST_0_i_122_n_0\,
      S(0) => \Waveform[2]_INST_0_i_123_n_0\
    );
\Waveform[2]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_124_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_125_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_126_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_58_n_4\,
      O(2) => \Waveform[2]_INST_0_i_58_n_5\,
      O(1) => \Waveform[2]_INST_0_i_58_n_6\,
      O(0) => \Waveform[2]_INST_0_i_58_n_7\,
      S(3) => \Waveform[2]_INST_0_i_127_n_0\,
      S(2) => \Waveform[2]_INST_0_i_128_n_0\,
      S(1) => \Waveform[2]_INST_0_i_129_n_0\,
      S(0) => \Waveform[2]_INST_0_i_130_n_0\
    );
\Waveform[2]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_131_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_132_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_133_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_59_n_4\,
      O(2) => \Waveform[2]_INST_0_i_59_n_5\,
      O(1) => \Waveform[2]_INST_0_i_59_n_6\,
      O(0) => \Waveform[2]_INST_0_i_59_n_7\,
      S(3) => \Waveform[2]_INST_0_i_134_n_0\,
      S(2) => \Waveform[2]_INST_0_i_135_n_0\,
      S(1) => \Waveform[2]_INST_0_i_136_n_0\,
      S(0) => \Waveform[2]_INST_0_i_137_n_0\
    );
\Waveform[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_2_n_0\,
      I1 => \Waveform[2]_INST_0_i_9_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_5\,
      I3 => \Waveform[6]_INST_0_i_14_n_6\,
      I4 => \Waveform[6]_INST_0_i_13_n_6\,
      I5 => \Waveform[6]_INST_0_i_12_n_6\,
      O => \Waveform[2]_INST_0_i_6_n_0\
    );
\Waveform[2]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_138_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_139_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_140_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_60_n_4\,
      O(2) => \Waveform[2]_INST_0_i_60_n_5\,
      O(1) => \Waveform[2]_INST_0_i_60_n_6\,
      O(0) => \Waveform[2]_INST_0_i_60_n_7\,
      S(3) => \Waveform[2]_INST_0_i_141_n_0\,
      S(2) => \Waveform[2]_INST_0_i_142_n_0\,
      S(1) => \Waveform[2]_INST_0_i_143_n_0\,
      S(0) => \Waveform[2]_INST_0_i_144_n_0\
    );
\Waveform[2]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(2),
      I1 => \channels[5].waveform\(2),
      I2 => \channels[6].waveform\(2),
      O => \Waveform[2]_INST_0_i_61_n_0\
    );
\Waveform[2]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(1),
      I1 => \channels[5].waveform\(1),
      I2 => \channels[6].waveform\(1),
      O => \Waveform[2]_INST_0_i_62_n_0\
    );
\Waveform[2]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(0),
      I1 => \channels[5].waveform\(0),
      I2 => \channels[6].waveform\(0),
      O => \Waveform[2]_INST_0_i_63_n_0\
    );
\Waveform[2]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(3),
      I1 => \channels[5].waveform\(3),
      I2 => \channels[6].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_61_n_0\,
      O => \Waveform[2]_INST_0_i_64_n_0\
    );
\Waveform[2]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(2),
      I1 => \channels[5].waveform\(2),
      I2 => \channels[6].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_62_n_0\,
      O => \Waveform[2]_INST_0_i_65_n_0\
    );
\Waveform[2]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(1),
      I1 => \channels[5].waveform\(1),
      I2 => \channels[6].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_63_n_0\,
      O => \Waveform[2]_INST_0_i_66_n_0\
    );
\Waveform[2]_INST_0_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[4].waveform\(0),
      I1 => \channels[5].waveform\(0),
      I2 => \channels[6].waveform\(0),
      O => \Waveform[2]_INST_0_i_67_n_0\
    );
\Waveform[2]_INST_0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(2),
      I1 => \channels[8].waveform\(2),
      I2 => \channels[9].waveform\(2),
      O => \Waveform[2]_INST_0_i_68_n_0\
    );
\Waveform[2]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(1),
      I1 => \channels[8].waveform\(1),
      I2 => \channels[9].waveform\(1),
      O => \Waveform[2]_INST_0_i_69_n_0\
    );
\Waveform[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_3_n_0\,
      I1 => \Waveform[2]_INST_0_i_10_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_6\,
      I3 => \Waveform[6]_INST_0_i_14_n_7\,
      I4 => \Waveform[6]_INST_0_i_13_n_7\,
      I5 => \Waveform[6]_INST_0_i_12_n_7\,
      O => \Waveform[2]_INST_0_i_7_n_0\
    );
\Waveform[2]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(0),
      I1 => \channels[8].waveform\(0),
      I2 => \channels[9].waveform\(0),
      O => \Waveform[2]_INST_0_i_70_n_0\
    );
\Waveform[2]_INST_0_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(3),
      I1 => \channels[8].waveform\(3),
      I2 => \channels[9].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_68_n_0\,
      O => \Waveform[2]_INST_0_i_71_n_0\
    );
\Waveform[2]_INST_0_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(2),
      I1 => \channels[8].waveform\(2),
      I2 => \channels[9].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_69_n_0\,
      O => \Waveform[2]_INST_0_i_72_n_0\
    );
\Waveform[2]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(1),
      I1 => \channels[8].waveform\(1),
      I2 => \channels[9].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_70_n_0\,
      O => \Waveform[2]_INST_0_i_73_n_0\
    );
\Waveform[2]_INST_0_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[7].waveform\(0),
      I1 => \channels[8].waveform\(0),
      I2 => \channels[9].waveform\(0),
      O => \Waveform[2]_INST_0_i_74_n_0\
    );
\Waveform[2]_INST_0_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(2),
      I1 => \channels[11].waveform\(2),
      I2 => \channels[12].waveform\(2),
      O => \Waveform[2]_INST_0_i_75_n_0\
    );
\Waveform[2]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(1),
      I1 => \channels[11].waveform\(1),
      I2 => \channels[12].waveform\(1),
      O => \Waveform[2]_INST_0_i_76_n_0\
    );
\Waveform[2]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(0),
      I1 => \channels[11].waveform\(0),
      I2 => \channels[12].waveform\(0),
      O => \Waveform[2]_INST_0_i_77_n_0\
    );
\Waveform[2]_INST_0_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(3),
      I1 => \channels[11].waveform\(3),
      I2 => \channels[12].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_75_n_0\,
      O => \Waveform[2]_INST_0_i_78_n_0\
    );
\Waveform[2]_INST_0_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(2),
      I1 => \channels[11].waveform\(2),
      I2 => \channels[12].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_76_n_0\,
      O => \Waveform[2]_INST_0_i_79_n_0\
    );
\Waveform[2]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_4_n_0\,
      I1 => \Waveform[2]_INST_0_i_11_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_7\,
      I3 => \Waveform[2]_INST_0_i_14_n_4\,
      I4 => \Waveform[2]_INST_0_i_13_n_4\,
      I5 => \Waveform[2]_INST_0_i_12_n_4\,
      O => \Waveform[2]_INST_0_i_8_n_0\
    );
\Waveform[2]_INST_0_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(1),
      I1 => \channels[11].waveform\(1),
      I2 => \channels[12].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_77_n_0\,
      O => \Waveform[2]_INST_0_i_80_n_0\
    );
\Waveform[2]_INST_0_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[10].waveform\(0),
      I1 => \channels[11].waveform\(0),
      I2 => \channels[12].waveform\(0),
      O => \Waveform[2]_INST_0_i_81_n_0\
    );
\Waveform[2]_INST_0_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_5\,
      I1 => \Waveform[6]_INST_0_i_194_n_5\,
      I2 => \Waveform[6]_INST_0_i_195_n_5\,
      O => \Waveform[2]_INST_0_i_82_n_0\
    );
\Waveform[2]_INST_0_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_6\,
      I1 => \Waveform[6]_INST_0_i_194_n_6\,
      I2 => \Waveform[6]_INST_0_i_195_n_6\,
      O => \Waveform[2]_INST_0_i_83_n_0\
    );
\Waveform[2]_INST_0_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_7\,
      I1 => \Waveform[6]_INST_0_i_194_n_7\,
      I2 => \Waveform[6]_INST_0_i_195_n_7\,
      O => \Waveform[2]_INST_0_i_84_n_0\
    );
\Waveform[2]_INST_0_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_4\,
      I1 => \Waveform[6]_INST_0_i_194_n_4\,
      I2 => \Waveform[6]_INST_0_i_195_n_4\,
      I3 => \Waveform[2]_INST_0_i_82_n_0\,
      O => \Waveform[2]_INST_0_i_85_n_0\
    );
\Waveform[2]_INST_0_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_5\,
      I1 => \Waveform[6]_INST_0_i_194_n_5\,
      I2 => \Waveform[6]_INST_0_i_195_n_5\,
      I3 => \Waveform[2]_INST_0_i_83_n_0\,
      O => \Waveform[2]_INST_0_i_86_n_0\
    );
\Waveform[2]_INST_0_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_6\,
      I1 => \Waveform[6]_INST_0_i_194_n_6\,
      I2 => \Waveform[6]_INST_0_i_195_n_6\,
      I3 => \Waveform[2]_INST_0_i_84_n_0\,
      O => \Waveform[2]_INST_0_i_87_n_0\
    );
\Waveform[2]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_7\,
      I1 => \Waveform[6]_INST_0_i_194_n_7\,
      I2 => \Waveform[6]_INST_0_i_195_n_7\,
      O => \Waveform[2]_INST_0_i_88_n_0\
    );
\Waveform[2]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_5\,
      I1 => \Waveform[6]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(2),
      O => \Waveform[2]_INST_0_i_89_n_0\
    );
\Waveform[2]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_5\,
      I1 => \Waveform[6]_INST_0_i_14_n_5\,
      I2 => \Waveform[6]_INST_0_i_13_n_5\,
      O => \Waveform[2]_INST_0_i_9_n_0\
    );
\Waveform[2]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_6\,
      I1 => \Waveform[6]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(1),
      O => \Waveform[2]_INST_0_i_90_n_0\
    );
\Waveform[2]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_7\,
      I1 => \Waveform[6]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(0),
      O => \Waveform[2]_INST_0_i_91_n_0\
    );
\Waveform[2]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_4\,
      I1 => \Waveform[6]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_89_n_0\,
      O => \Waveform[2]_INST_0_i_92_n_0\
    );
\Waveform[2]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_5\,
      I1 => \Waveform[6]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(2),
      I3 => \Waveform[2]_INST_0_i_90_n_0\,
      O => \Waveform[2]_INST_0_i_93_n_0\
    );
\Waveform[2]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_6\,
      I1 => \Waveform[6]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(1),
      I3 => \Waveform[2]_INST_0_i_91_n_0\,
      O => \Waveform[2]_INST_0_i_94_n_0\
    );
\Waveform[2]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_7\,
      I1 => \Waveform[6]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(0),
      O => \Waveform[2]_INST_0_i_95_n_0\
    );
\Waveform[2]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(2),
      I1 => \channels[2].waveform\(2),
      I2 => \channels[3].waveform\(2),
      O => \Waveform[2]_INST_0_i_96_n_0\
    );
\Waveform[2]_INST_0_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(1),
      I1 => \channels[2].waveform\(1),
      I2 => \channels[3].waveform\(1),
      O => \Waveform[2]_INST_0_i_97_n_0\
    );
\Waveform[2]_INST_0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(0),
      I1 => \channels[2].waveform\(0),
      I2 => \channels[3].waveform\(0),
      O => \Waveform[2]_INST_0_i_98_n_0\
    );
\Waveform[2]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(3),
      I1 => \channels[2].waveform\(3),
      I2 => \channels[3].waveform\(3),
      I3 => \Waveform[2]_INST_0_i_96_n_0\,
      O => \Waveform[2]_INST_0_i_99_n_0\
    );
\Waveform[6]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_n_0\,
      CO(3) => \Waveform[6]_INST_0_n_0\,
      CO(2) => \Waveform[6]_INST_0_n_1\,
      CO(1) => \Waveform[6]_INST_0_n_2\,
      CO(0) => \Waveform[6]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(9 downto 6),
      S(3) => \Waveform[6]_INST_0_i_5_n_0\,
      S(2) => \Waveform[6]_INST_0_i_6_n_0\,
      S(1) => \Waveform[6]_INST_0_i_7_n_0\,
      S(0) => \Waveform[6]_INST_0_i_8_n_0\
    );
\Waveform[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_5\,
      I1 => \Waveform[6]_INST_0_i_9_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_6\,
      I3 => \Waveform[10]_INST_0_i_13_n_6\,
      I4 => \Waveform[10]_INST_0_i_14_n_6\,
      O => \Waveform[6]_INST_0_i_1_n_0\
    );
\Waveform[6]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_6\,
      I1 => \Waveform[10]_INST_0_i_14_n_6\,
      I2 => \Waveform[10]_INST_0_i_13_n_6\,
      O => \Waveform[6]_INST_0_i_10_n_0\
    );
\Waveform[6]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_7\,
      I1 => \Waveform[10]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_96_n_0\,
      O => \Waveform[6]_INST_0_i_100_n_0\
    );
\Waveform[6]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(6),
      I1 => \channels[2].waveform\(6),
      I2 => \channels[3].waveform\(6),
      O => \Waveform[6]_INST_0_i_101_n_0\
    );
\Waveform[6]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(5),
      I1 => \channels[2].waveform\(5),
      I2 => \channels[3].waveform\(5),
      O => \Waveform[6]_INST_0_i_102_n_0\
    );
\Waveform[6]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(4),
      I1 => \channels[2].waveform\(4),
      I2 => \channels[3].waveform\(4),
      O => \Waveform[6]_INST_0_i_103_n_0\
    );
\Waveform[6]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[1].waveform\(3),
      I1 => \channels[2].waveform\(3),
      I2 => \channels[3].waveform\(3),
      O => \Waveform[6]_INST_0_i_104_n_0\
    );
\Waveform[6]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(7),
      I1 => \channels[2].waveform\(7),
      I2 => \channels[3].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_101_n_0\,
      O => \Waveform[6]_INST_0_i_105_n_0\
    );
\Waveform[6]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(6),
      I1 => \channels[2].waveform\(6),
      I2 => \channels[3].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_102_n_0\,
      O => \Waveform[6]_INST_0_i_106_n_0\
    );
\Waveform[6]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(5),
      I1 => \channels[2].waveform\(5),
      I2 => \channels[3].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_103_n_0\,
      O => \Waveform[6]_INST_0_i_107_n_0\
    );
\Waveform[6]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[1].waveform\(4),
      I1 => \channels[2].waveform\(4),
      I2 => \channels[3].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_104_n_0\,
      O => \Waveform[6]_INST_0_i_108_n_0\
    );
\Waveform[6]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_5\,
      I1 => \Waveform[10]_INST_0_i_215_n_5\,
      I2 => \Waveform[10]_INST_0_i_216_n_5\,
      O => \Waveform[6]_INST_0_i_109_n_0\
    );
\Waveform[6]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_7\,
      I1 => \Waveform[10]_INST_0_i_14_n_7\,
      I2 => \Waveform[10]_INST_0_i_13_n_7\,
      O => \Waveform[6]_INST_0_i_11_n_0\
    );
\Waveform[6]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_6\,
      I1 => \Waveform[10]_INST_0_i_215_n_6\,
      I2 => \Waveform[10]_INST_0_i_216_n_6\,
      O => \Waveform[6]_INST_0_i_110_n_0\
    );
\Waveform[6]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_7\,
      I1 => \Waveform[10]_INST_0_i_215_n_7\,
      I2 => \Waveform[10]_INST_0_i_216_n_7\,
      O => \Waveform[6]_INST_0_i_111_n_0\
    );
\Waveform[6]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_214_n_4\,
      I1 => \Waveform[6]_INST_0_i_215_n_4\,
      I2 => \Waveform[6]_INST_0_i_216_n_4\,
      O => \Waveform[6]_INST_0_i_112_n_0\
    );
\Waveform[6]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_4\,
      I1 => \Waveform[10]_INST_0_i_215_n_4\,
      I2 => \Waveform[10]_INST_0_i_216_n_4\,
      I3 => \Waveform[6]_INST_0_i_109_n_0\,
      O => \Waveform[6]_INST_0_i_113_n_0\
    );
\Waveform[6]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_5\,
      I1 => \Waveform[10]_INST_0_i_215_n_5\,
      I2 => \Waveform[10]_INST_0_i_216_n_5\,
      I3 => \Waveform[6]_INST_0_i_110_n_0\,
      O => \Waveform[6]_INST_0_i_114_n_0\
    );
\Waveform[6]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_6\,
      I1 => \Waveform[10]_INST_0_i_215_n_6\,
      I2 => \Waveform[10]_INST_0_i_216_n_6\,
      I3 => \Waveform[6]_INST_0_i_111_n_0\,
      O => \Waveform[6]_INST_0_i_115_n_0\
    );
\Waveform[6]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_214_n_7\,
      I1 => \Waveform[10]_INST_0_i_215_n_7\,
      I2 => \Waveform[10]_INST_0_i_216_n_7\,
      I3 => \Waveform[6]_INST_0_i_112_n_0\,
      O => \Waveform[6]_INST_0_i_116_n_0\
    );
\Waveform[6]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_5\,
      I1 => \Waveform[10]_INST_0_i_218_n_5\,
      I2 => \Waveform[10]_INST_0_i_219_n_5\,
      O => \Waveform[6]_INST_0_i_117_n_0\
    );
\Waveform[6]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_6\,
      I1 => \Waveform[10]_INST_0_i_218_n_6\,
      I2 => \Waveform[10]_INST_0_i_219_n_6\,
      O => \Waveform[6]_INST_0_i_118_n_0\
    );
\Waveform[6]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_7\,
      I1 => \Waveform[10]_INST_0_i_218_n_7\,
      I2 => \Waveform[10]_INST_0_i_219_n_7\,
      O => \Waveform[6]_INST_0_i_119_n_0\
    );
\Waveform[6]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_20_n_0\,
      O(3) => \Waveform[6]_INST_0_i_12_n_4\,
      O(2) => \Waveform[6]_INST_0_i_12_n_5\,
      O(1) => \Waveform[6]_INST_0_i_12_n_6\,
      O(0) => \Waveform[6]_INST_0_i_12_n_7\,
      S(3) => \Waveform[6]_INST_0_i_21_n_0\,
      S(2) => \Waveform[6]_INST_0_i_22_n_0\,
      S(1) => \Waveform[6]_INST_0_i_23_n_0\,
      S(0) => \Waveform[6]_INST_0_i_24_n_0\
    );
\Waveform[6]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_217_n_4\,
      I1 => \Waveform[6]_INST_0_i_218_n_4\,
      I2 => \Waveform[6]_INST_0_i_219_n_4\,
      O => \Waveform[6]_INST_0_i_120_n_0\
    );
\Waveform[6]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_4\,
      I1 => \Waveform[10]_INST_0_i_218_n_4\,
      I2 => \Waveform[10]_INST_0_i_219_n_4\,
      I3 => \Waveform[6]_INST_0_i_117_n_0\,
      O => \Waveform[6]_INST_0_i_121_n_0\
    );
\Waveform[6]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_5\,
      I1 => \Waveform[10]_INST_0_i_218_n_5\,
      I2 => \Waveform[10]_INST_0_i_219_n_5\,
      I3 => \Waveform[6]_INST_0_i_118_n_0\,
      O => \Waveform[6]_INST_0_i_122_n_0\
    );
\Waveform[6]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_6\,
      I1 => \Waveform[10]_INST_0_i_218_n_6\,
      I2 => \Waveform[10]_INST_0_i_219_n_6\,
      I3 => \Waveform[6]_INST_0_i_119_n_0\,
      O => \Waveform[6]_INST_0_i_123_n_0\
    );
\Waveform[6]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_217_n_7\,
      I1 => \Waveform[10]_INST_0_i_218_n_7\,
      I2 => \Waveform[10]_INST_0_i_219_n_7\,
      I3 => \Waveform[6]_INST_0_i_120_n_0\,
      O => \Waveform[6]_INST_0_i_124_n_0\
    );
\Waveform[6]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_5\,
      I1 => \Waveform[10]_INST_0_i_221_n_5\,
      I2 => \Waveform[10]_INST_0_i_222_n_5\,
      O => \Waveform[6]_INST_0_i_125_n_0\
    );
\Waveform[6]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_6\,
      I1 => \Waveform[10]_INST_0_i_221_n_6\,
      I2 => \Waveform[10]_INST_0_i_222_n_6\,
      O => \Waveform[6]_INST_0_i_126_n_0\
    );
\Waveform[6]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_7\,
      I1 => \Waveform[10]_INST_0_i_221_n_7\,
      I2 => \Waveform[10]_INST_0_i_222_n_7\,
      O => \Waveform[6]_INST_0_i_127_n_0\
    );
\Waveform[6]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_220_n_4\,
      I1 => \Waveform[6]_INST_0_i_221_n_4\,
      I2 => \Waveform[6]_INST_0_i_222_n_4\,
      O => \Waveform[6]_INST_0_i_128_n_0\
    );
\Waveform[6]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_4\,
      I1 => \Waveform[10]_INST_0_i_221_n_4\,
      I2 => \Waveform[10]_INST_0_i_222_n_4\,
      I3 => \Waveform[6]_INST_0_i_125_n_0\,
      O => \Waveform[6]_INST_0_i_129_n_0\
    );
\Waveform[6]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_28_n_0\,
      O(3) => \Waveform[6]_INST_0_i_13_n_4\,
      O(2) => \Waveform[6]_INST_0_i_13_n_5\,
      O(1) => \Waveform[6]_INST_0_i_13_n_6\,
      O(0) => \Waveform[6]_INST_0_i_13_n_7\,
      S(3) => \Waveform[6]_INST_0_i_29_n_0\,
      S(2) => \Waveform[6]_INST_0_i_30_n_0\,
      S(1) => \Waveform[6]_INST_0_i_31_n_0\,
      S(0) => \Waveform[6]_INST_0_i_32_n_0\
    );
\Waveform[6]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_5\,
      I1 => \Waveform[10]_INST_0_i_221_n_5\,
      I2 => \Waveform[10]_INST_0_i_222_n_5\,
      I3 => \Waveform[6]_INST_0_i_126_n_0\,
      O => \Waveform[6]_INST_0_i_130_n_0\
    );
\Waveform[6]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_6\,
      I1 => \Waveform[10]_INST_0_i_221_n_6\,
      I2 => \Waveform[10]_INST_0_i_222_n_6\,
      I3 => \Waveform[6]_INST_0_i_127_n_0\,
      O => \Waveform[6]_INST_0_i_131_n_0\
    );
\Waveform[6]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_220_n_7\,
      I1 => \Waveform[10]_INST_0_i_221_n_7\,
      I2 => \Waveform[10]_INST_0_i_222_n_7\,
      I3 => \Waveform[6]_INST_0_i_128_n_0\,
      O => \Waveform[6]_INST_0_i_132_n_0\
    );
\Waveform[6]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(6),
      I1 => \channels[14].waveform\(6),
      I2 => \channels[15].waveform\(6),
      O => \Waveform[6]_INST_0_i_133_n_0\
    );
\Waveform[6]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(5),
      I1 => \channels[14].waveform\(5),
      I2 => \channels[15].waveform\(5),
      O => \Waveform[6]_INST_0_i_134_n_0\
    );
\Waveform[6]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(4),
      I1 => \channels[14].waveform\(4),
      I2 => \channels[15].waveform\(4),
      O => \Waveform[6]_INST_0_i_135_n_0\
    );
\Waveform[6]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[13].waveform\(3),
      I1 => \channels[14].waveform\(3),
      I2 => \channels[15].waveform\(3),
      O => \Waveform[6]_INST_0_i_136_n_0\
    );
\Waveform[6]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(7),
      I1 => \channels[14].waveform\(7),
      I2 => \channels[15].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_133_n_0\,
      O => \Waveform[6]_INST_0_i_137_n_0\
    );
\Waveform[6]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(6),
      I1 => \channels[14].waveform\(6),
      I2 => \channels[15].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_134_n_0\,
      O => \Waveform[6]_INST_0_i_138_n_0\
    );
\Waveform[6]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(5),
      I1 => \channels[14].waveform\(5),
      I2 => \channels[15].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_135_n_0\,
      O => \Waveform[6]_INST_0_i_139_n_0\
    );
\Waveform[6]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_36_n_0\,
      O(3) => \Waveform[6]_INST_0_i_14_n_4\,
      O(2) => \Waveform[6]_INST_0_i_14_n_5\,
      O(1) => \Waveform[6]_INST_0_i_14_n_6\,
      O(0) => \Waveform[6]_INST_0_i_14_n_7\,
      S(3) => \Waveform[6]_INST_0_i_37_n_0\,
      S(2) => \Waveform[6]_INST_0_i_38_n_0\,
      S(1) => \Waveform[6]_INST_0_i_39_n_0\,
      S(0) => \Waveform[6]_INST_0_i_40_n_0\
    );
\Waveform[6]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[13].waveform\(4),
      I1 => \channels[14].waveform\(4),
      I2 => \channels[15].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_136_n_0\,
      O => \Waveform[6]_INST_0_i_140_n_0\
    );
\Waveform[6]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(6),
      I1 => \channels[17].waveform\(6),
      I2 => \channels[18].waveform\(6),
      O => \Waveform[6]_INST_0_i_141_n_0\
    );
\Waveform[6]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(5),
      I1 => \channels[17].waveform\(5),
      I2 => \channels[18].waveform\(5),
      O => \Waveform[6]_INST_0_i_142_n_0\
    );
\Waveform[6]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(4),
      I1 => \channels[17].waveform\(4),
      I2 => \channels[18].waveform\(4),
      O => \Waveform[6]_INST_0_i_143_n_0\
    );
\Waveform[6]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[16].waveform\(3),
      I1 => \channels[17].waveform\(3),
      I2 => \channels[18].waveform\(3),
      O => \Waveform[6]_INST_0_i_144_n_0\
    );
\Waveform[6]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(7),
      I1 => \channels[17].waveform\(7),
      I2 => \channels[18].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_141_n_0\,
      O => \Waveform[6]_INST_0_i_145_n_0\
    );
\Waveform[6]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(6),
      I1 => \channels[17].waveform\(6),
      I2 => \channels[18].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_142_n_0\,
      O => \Waveform[6]_INST_0_i_146_n_0\
    );
\Waveform[6]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(5),
      I1 => \channels[17].waveform\(5),
      I2 => \channels[18].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_143_n_0\,
      O => \Waveform[6]_INST_0_i_147_n_0\
    );
\Waveform[6]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[16].waveform\(4),
      I1 => \channels[17].waveform\(4),
      I2 => \channels[18].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_144_n_0\,
      O => \Waveform[6]_INST_0_i_148_n_0\
    );
\Waveform[6]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(6),
      I1 => \channels[20].waveform\(6),
      I2 => \channels[21].waveform\(6),
      O => \Waveform[6]_INST_0_i_149_n_0\
    );
\Waveform[6]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_44_n_0\,
      O(3) => \Waveform[6]_INST_0_i_15_n_4\,
      O(2) => \Waveform[6]_INST_0_i_15_n_5\,
      O(1) => \Waveform[6]_INST_0_i_15_n_6\,
      O(0) => \Waveform[6]_INST_0_i_15_n_7\,
      S(3) => \Waveform[6]_INST_0_i_45_n_0\,
      S(2) => \Waveform[6]_INST_0_i_46_n_0\,
      S(1) => \Waveform[6]_INST_0_i_47_n_0\,
      S(0) => \Waveform[6]_INST_0_i_48_n_0\
    );
\Waveform[6]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(5),
      I1 => \channels[20].waveform\(5),
      I2 => \channels[21].waveform\(5),
      O => \Waveform[6]_INST_0_i_150_n_0\
    );
\Waveform[6]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(4),
      I1 => \channels[20].waveform\(4),
      I2 => \channels[21].waveform\(4),
      O => \Waveform[6]_INST_0_i_151_n_0\
    );
\Waveform[6]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[19].waveform\(3),
      I1 => \channels[20].waveform\(3),
      I2 => \channels[21].waveform\(3),
      O => \Waveform[6]_INST_0_i_152_n_0\
    );
\Waveform[6]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(7),
      I1 => \channels[20].waveform\(7),
      I2 => \channels[21].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_149_n_0\,
      O => \Waveform[6]_INST_0_i_153_n_0\
    );
\Waveform[6]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(6),
      I1 => \channels[20].waveform\(6),
      I2 => \channels[21].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_150_n_0\,
      O => \Waveform[6]_INST_0_i_154_n_0\
    );
\Waveform[6]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(5),
      I1 => \channels[20].waveform\(5),
      I2 => \channels[21].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_151_n_0\,
      O => \Waveform[6]_INST_0_i_155_n_0\
    );
\Waveform[6]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[19].waveform\(4),
      I1 => \channels[20].waveform\(4),
      I2 => \channels[21].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_152_n_0\,
      O => \Waveform[6]_INST_0_i_156_n_0\
    );
\Waveform[6]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_4\,
      I1 => \Waveform[6]_INST_0_i_14_n_4\,
      I2 => \Waveform[6]_INST_0_i_13_n_4\,
      O => \Waveform[6]_INST_0_i_16_n_0\
    );
\Waveform[6]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_5\,
      I1 => \Waveform[10]_INST_0_i_50_n_5\,
      I2 => \Waveform[10]_INST_0_i_51_n_5\,
      O => \Waveform[6]_INST_0_i_17_n_0\
    );
\Waveform[6]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_6\,
      I1 => \Waveform[10]_INST_0_i_50_n_6\,
      I2 => \Waveform[10]_INST_0_i_51_n_6\,
      O => \Waveform[6]_INST_0_i_18_n_0\
    );
\Waveform[6]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_7\,
      I1 => \Waveform[10]_INST_0_i_50_n_7\,
      I2 => \Waveform[10]_INST_0_i_51_n_7\,
      O => \Waveform[6]_INST_0_i_19_n_0\
    );
\Waveform[6]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_193_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_193_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_193_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_261_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_193_n_4\,
      O(2) => \Waveform[6]_INST_0_i_193_n_5\,
      O(1) => \Waveform[6]_INST_0_i_193_n_6\,
      O(0) => \Waveform[6]_INST_0_i_193_n_7\,
      S(3) => \Waveform[6]_INST_0_i_262_n_0\,
      S(2) => \Waveform[6]_INST_0_i_263_n_0\,
      S(1) => \Waveform[6]_INST_0_i_264_n_0\,
      S(0) => \Waveform[6]_INST_0_i_265_n_0\
    );
\Waveform[6]_INST_0_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_194_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_194_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_194_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_194_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_266_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_267_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_268_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_194_n_4\,
      O(2) => \Waveform[6]_INST_0_i_194_n_5\,
      O(1) => \Waveform[6]_INST_0_i_194_n_6\,
      O(0) => \Waveform[6]_INST_0_i_194_n_7\,
      S(3) => \Waveform[6]_INST_0_i_269_n_0\,
      S(2) => \Waveform[6]_INST_0_i_270_n_0\,
      S(1) => \Waveform[6]_INST_0_i_271_n_0\,
      S(0) => \Waveform[6]_INST_0_i_272_n_0\
    );
\Waveform[6]_INST_0_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_195_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_195_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_195_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_195_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_273_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_274_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_275_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_195_n_4\,
      O(2) => \Waveform[6]_INST_0_i_195_n_5\,
      O(1) => \Waveform[6]_INST_0_i_195_n_6\,
      O(0) => \Waveform[6]_INST_0_i_195_n_7\,
      S(3) => \Waveform[6]_INST_0_i_276_n_0\,
      S(2) => \Waveform[6]_INST_0_i_277_n_0\,
      S(1) => \Waveform[6]_INST_0_i_278_n_0\,
      S(0) => \Waveform[6]_INST_0_i_279_n_0\
    );
\Waveform[6]_INST_0_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_199_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_199_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_199_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_199_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_280_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_281_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_282_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_199_n_4\,
      O(2) => \Waveform[6]_INST_0_i_199_n_5\,
      O(1) => \Waveform[6]_INST_0_i_199_n_6\,
      O(0) => \Waveform[6]_INST_0_i_199_n_7\,
      S(3) => \Waveform[6]_INST_0_i_283_n_0\,
      S(2) => \Waveform[6]_INST_0_i_284_n_0\,
      S(1) => \Waveform[6]_INST_0_i_285_n_0\,
      S(0) => \Waveform[6]_INST_0_i_286_n_0\
    );
\Waveform[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_6\,
      I1 => \Waveform[6]_INST_0_i_10_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_7\,
      I3 => \Waveform[10]_INST_0_i_13_n_7\,
      I4 => \Waveform[10]_INST_0_i_14_n_7\,
      O => \Waveform[6]_INST_0_i_2_n_0\
    );
\Waveform[6]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_4\,
      I1 => \Waveform[6]_INST_0_i_50_n_4\,
      I2 => \Waveform[6]_INST_0_i_51_n_4\,
      O => \Waveform[6]_INST_0_i_20_n_0\
    );
\Waveform[6]_INST_0_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_200_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_200_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_200_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_200_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_287_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_288_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_289_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_200_n_4\,
      O(2) => \Waveform[6]_INST_0_i_200_n_5\,
      O(1) => \Waveform[6]_INST_0_i_200_n_6\,
      O(0) => \Waveform[6]_INST_0_i_200_n_7\,
      S(3) => \Waveform[6]_INST_0_i_290_n_0\,
      S(2) => \Waveform[6]_INST_0_i_291_n_0\,
      S(1) => \Waveform[6]_INST_0_i_292_n_0\,
      S(0) => \Waveform[6]_INST_0_i_293_n_0\
    );
\Waveform[6]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_4\,
      I1 => \Waveform[10]_INST_0_i_50_n_4\,
      I2 => \Waveform[10]_INST_0_i_51_n_4\,
      I3 => \Waveform[6]_INST_0_i_17_n_0\,
      O => \Waveform[6]_INST_0_i_21_n_0\
    );
\Waveform[6]_INST_0_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_214_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_214_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_214_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_214_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_294_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_295_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_296_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_214_n_4\,
      O(2) => \Waveform[6]_INST_0_i_214_n_5\,
      O(1) => \Waveform[6]_INST_0_i_214_n_6\,
      O(0) => \Waveform[6]_INST_0_i_214_n_7\,
      S(3) => \Waveform[6]_INST_0_i_297_n_0\,
      S(2) => \Waveform[6]_INST_0_i_298_n_0\,
      S(1) => \Waveform[6]_INST_0_i_299_n_0\,
      S(0) => \Waveform[6]_INST_0_i_300_n_0\
    );
\Waveform[6]_INST_0_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_215_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_215_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_215_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_301_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_302_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_303_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_215_n_4\,
      O(2) => \Waveform[6]_INST_0_i_215_n_5\,
      O(1) => \Waveform[6]_INST_0_i_215_n_6\,
      O(0) => \Waveform[6]_INST_0_i_215_n_7\,
      S(3) => \Waveform[6]_INST_0_i_304_n_0\,
      S(2) => \Waveform[6]_INST_0_i_305_n_0\,
      S(1) => \Waveform[6]_INST_0_i_306_n_0\,
      S(0) => \Waveform[6]_INST_0_i_307_n_0\
    );
\Waveform[6]_INST_0_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_216_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_216_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_216_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_308_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_309_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_310_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_216_n_4\,
      O(2) => \Waveform[6]_INST_0_i_216_n_5\,
      O(1) => \Waveform[6]_INST_0_i_216_n_6\,
      O(0) => \Waveform[6]_INST_0_i_216_n_7\,
      S(3) => \Waveform[6]_INST_0_i_311_n_0\,
      S(2) => \Waveform[6]_INST_0_i_312_n_0\,
      S(1) => \Waveform[6]_INST_0_i_313_n_0\,
      S(0) => \Waveform[6]_INST_0_i_314_n_0\
    );
\Waveform[6]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_217_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_217_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_217_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_315_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_316_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_317_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_217_n_4\,
      O(2) => \Waveform[6]_INST_0_i_217_n_5\,
      O(1) => \Waveform[6]_INST_0_i_217_n_6\,
      O(0) => \Waveform[6]_INST_0_i_217_n_7\,
      S(3) => \Waveform[6]_INST_0_i_318_n_0\,
      S(2) => \Waveform[6]_INST_0_i_319_n_0\,
      S(1) => \Waveform[6]_INST_0_i_320_n_0\,
      S(0) => \Waveform[6]_INST_0_i_321_n_0\
    );
\Waveform[6]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_218_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_218_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_218_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_322_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_323_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_324_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_218_n_4\,
      O(2) => \Waveform[6]_INST_0_i_218_n_5\,
      O(1) => \Waveform[6]_INST_0_i_218_n_6\,
      O(0) => \Waveform[6]_INST_0_i_218_n_7\,
      S(3) => \Waveform[6]_INST_0_i_325_n_0\,
      S(2) => \Waveform[6]_INST_0_i_326_n_0\,
      S(1) => \Waveform[6]_INST_0_i_327_n_0\,
      S(0) => \Waveform[6]_INST_0_i_328_n_0\
    );
\Waveform[6]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_219_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_219_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_219_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_329_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_330_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_331_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_219_n_4\,
      O(2) => \Waveform[6]_INST_0_i_219_n_5\,
      O(1) => \Waveform[6]_INST_0_i_219_n_6\,
      O(0) => \Waveform[6]_INST_0_i_219_n_7\,
      S(3) => \Waveform[6]_INST_0_i_332_n_0\,
      S(2) => \Waveform[6]_INST_0_i_333_n_0\,
      S(1) => \Waveform[6]_INST_0_i_334_n_0\,
      S(0) => \Waveform[6]_INST_0_i_335_n_0\
    );
\Waveform[6]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_5\,
      I1 => \Waveform[10]_INST_0_i_50_n_5\,
      I2 => \Waveform[10]_INST_0_i_51_n_5\,
      I3 => \Waveform[6]_INST_0_i_18_n_0\,
      O => \Waveform[6]_INST_0_i_22_n_0\
    );
\Waveform[6]_INST_0_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_220_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_220_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_220_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_220_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_336_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_337_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_338_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_220_n_4\,
      O(2) => \Waveform[6]_INST_0_i_220_n_5\,
      O(1) => \Waveform[6]_INST_0_i_220_n_6\,
      O(0) => \Waveform[6]_INST_0_i_220_n_7\,
      S(3) => \Waveform[6]_INST_0_i_339_n_0\,
      S(2) => \Waveform[6]_INST_0_i_340_n_0\,
      S(1) => \Waveform[6]_INST_0_i_341_n_0\,
      S(0) => \Waveform[6]_INST_0_i_342_n_0\
    );
\Waveform[6]_INST_0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_221_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_221_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_221_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_343_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_344_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_345_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_221_n_4\,
      O(2) => \Waveform[6]_INST_0_i_221_n_5\,
      O(1) => \Waveform[6]_INST_0_i_221_n_6\,
      O(0) => \Waveform[6]_INST_0_i_221_n_7\,
      S(3) => \Waveform[6]_INST_0_i_346_n_0\,
      S(2) => \Waveform[6]_INST_0_i_347_n_0\,
      S(1) => \Waveform[6]_INST_0_i_348_n_0\,
      S(0) => \Waveform[6]_INST_0_i_349_n_0\
    );
\Waveform[6]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_222_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_222_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_222_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_350_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_351_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_352_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_222_n_4\,
      O(2) => \Waveform[6]_INST_0_i_222_n_5\,
      O(1) => \Waveform[6]_INST_0_i_222_n_6\,
      O(0) => \Waveform[6]_INST_0_i_222_n_7\,
      S(3) => \Waveform[6]_INST_0_i_353_n_0\,
      S(2) => \Waveform[6]_INST_0_i_354_n_0\,
      S(1) => \Waveform[6]_INST_0_i_355_n_0\,
      S(0) => \Waveform[6]_INST_0_i_356_n_0\
    );
\Waveform[6]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_6\,
      I1 => \Waveform[10]_INST_0_i_50_n_6\,
      I2 => \Waveform[10]_INST_0_i_51_n_6\,
      I3 => \Waveform[6]_INST_0_i_19_n_0\,
      O => \Waveform[6]_INST_0_i_23_n_0\
    );
\Waveform[6]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_7\,
      I1 => \Waveform[10]_INST_0_i_50_n_7\,
      I2 => \Waveform[10]_INST_0_i_51_n_7\,
      I3 => \Waveform[6]_INST_0_i_20_n_0\,
      O => \Waveform[6]_INST_0_i_24_n_0\
    );
\Waveform[6]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_5\,
      I1 => \Waveform[10]_INST_0_i_53_n_5\,
      I2 => \Waveform[10]_INST_0_i_54_n_5\,
      O => \Waveform[6]_INST_0_i_25_n_0\
    );
\Waveform[6]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(2),
      I1 => \channels[50].waveform\(2),
      I2 => \channels[51].waveform\(2),
      O => \Waveform[6]_INST_0_i_259_n_0\
    );
\Waveform[6]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_6\,
      I1 => \Waveform[10]_INST_0_i_53_n_6\,
      I2 => \Waveform[10]_INST_0_i_54_n_6\,
      O => \Waveform[6]_INST_0_i_26_n_0\
    );
\Waveform[6]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(1),
      I1 => \channels[50].waveform\(1),
      I2 => \channels[51].waveform\(1),
      O => \Waveform[6]_INST_0_i_260_n_0\
    );
\Waveform[6]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[49].waveform\(0),
      I1 => \channels[50].waveform\(0),
      I2 => \channels[51].waveform\(0),
      O => \Waveform[6]_INST_0_i_261_n_0\
    );
\Waveform[6]_INST_0_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(3),
      I1 => \channels[50].waveform\(3),
      I2 => \channels[51].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_259_n_0\,
      O => \Waveform[6]_INST_0_i_262_n_0\
    );
\Waveform[6]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(2),
      I1 => \channels[50].waveform\(2),
      I2 => \channels[51].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_260_n_0\,
      O => \Waveform[6]_INST_0_i_263_n_0\
    );
\Waveform[6]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[49].waveform\(1),
      I1 => \channels[50].waveform\(1),
      I2 => \channels[51].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_261_n_0\,
      O => \Waveform[6]_INST_0_i_264_n_0\
    );
\Waveform[6]_INST_0_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[49].waveform\(0),
      I1 => \channels[50].waveform\(0),
      I2 => \channels[51].waveform\(0),
      O => \Waveform[6]_INST_0_i_265_n_0\
    );
\Waveform[6]_INST_0_i_266\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(2),
      I1 => \channels[53].waveform\(2),
      I2 => \channels[54].waveform\(2),
      O => \Waveform[6]_INST_0_i_266_n_0\
    );
\Waveform[6]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(1),
      I1 => \channels[53].waveform\(1),
      I2 => \channels[54].waveform\(1),
      O => \Waveform[6]_INST_0_i_267_n_0\
    );
\Waveform[6]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[52].waveform\(0),
      I1 => \channels[53].waveform\(0),
      I2 => \channels[54].waveform\(0),
      O => \Waveform[6]_INST_0_i_268_n_0\
    );
\Waveform[6]_INST_0_i_269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(3),
      I1 => \channels[53].waveform\(3),
      I2 => \channels[54].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_266_n_0\,
      O => \Waveform[6]_INST_0_i_269_n_0\
    );
\Waveform[6]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_7\,
      I1 => \Waveform[10]_INST_0_i_53_n_7\,
      I2 => \Waveform[10]_INST_0_i_54_n_7\,
      O => \Waveform[6]_INST_0_i_27_n_0\
    );
\Waveform[6]_INST_0_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(2),
      I1 => \channels[53].waveform\(2),
      I2 => \channels[54].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_267_n_0\,
      O => \Waveform[6]_INST_0_i_270_n_0\
    );
\Waveform[6]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[52].waveform\(1),
      I1 => \channels[53].waveform\(1),
      I2 => \channels[54].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_268_n_0\,
      O => \Waveform[6]_INST_0_i_271_n_0\
    );
\Waveform[6]_INST_0_i_272\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[52].waveform\(0),
      I1 => \channels[53].waveform\(0),
      I2 => \channels[54].waveform\(0),
      O => \Waveform[6]_INST_0_i_272_n_0\
    );
\Waveform[6]_INST_0_i_273\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(2),
      I1 => \channels[56].waveform\(2),
      I2 => \channels[57].waveform\(2),
      O => \Waveform[6]_INST_0_i_273_n_0\
    );
\Waveform[6]_INST_0_i_274\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(1),
      I1 => \channels[56].waveform\(1),
      I2 => \channels[57].waveform\(1),
      O => \Waveform[6]_INST_0_i_274_n_0\
    );
\Waveform[6]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[55].waveform\(0),
      I1 => \channels[56].waveform\(0),
      I2 => \channels[57].waveform\(0),
      O => \Waveform[6]_INST_0_i_275_n_0\
    );
\Waveform[6]_INST_0_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(3),
      I1 => \channels[56].waveform\(3),
      I2 => \channels[57].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_273_n_0\,
      O => \Waveform[6]_INST_0_i_276_n_0\
    );
\Waveform[6]_INST_0_i_277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(2),
      I1 => \channels[56].waveform\(2),
      I2 => \channels[57].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_274_n_0\,
      O => \Waveform[6]_INST_0_i_277_n_0\
    );
\Waveform[6]_INST_0_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[55].waveform\(1),
      I1 => \channels[56].waveform\(1),
      I2 => \channels[57].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_275_n_0\,
      O => \Waveform[6]_INST_0_i_278_n_0\
    );
\Waveform[6]_INST_0_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[55].waveform\(0),
      I1 => \channels[56].waveform\(0),
      I2 => \channels[57].waveform\(0),
      O => \Waveform[6]_INST_0_i_279_n_0\
    );
\Waveform[6]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_4\,
      I1 => \Waveform[6]_INST_0_i_53_n_4\,
      I2 => \Waveform[6]_INST_0_i_54_n_4\,
      O => \Waveform[6]_INST_0_i_28_n_0\
    );
\Waveform[6]_INST_0_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(2),
      I1 => \channels[59].waveform\(2),
      I2 => \channels[60].waveform\(2),
      O => \Waveform[6]_INST_0_i_280_n_0\
    );
\Waveform[6]_INST_0_i_281\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(1),
      I1 => \channels[59].waveform\(1),
      I2 => \channels[60].waveform\(1),
      O => \Waveform[6]_INST_0_i_281_n_0\
    );
\Waveform[6]_INST_0_i_282\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[58].waveform\(0),
      I1 => \channels[59].waveform\(0),
      I2 => \channels[60].waveform\(0),
      O => \Waveform[6]_INST_0_i_282_n_0\
    );
\Waveform[6]_INST_0_i_283\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(3),
      I1 => \channels[59].waveform\(3),
      I2 => \channels[60].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_280_n_0\,
      O => \Waveform[6]_INST_0_i_283_n_0\
    );
\Waveform[6]_INST_0_i_284\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(2),
      I1 => \channels[59].waveform\(2),
      I2 => \channels[60].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_281_n_0\,
      O => \Waveform[6]_INST_0_i_284_n_0\
    );
\Waveform[6]_INST_0_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[58].waveform\(1),
      I1 => \channels[59].waveform\(1),
      I2 => \channels[60].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_282_n_0\,
      O => \Waveform[6]_INST_0_i_285_n_0\
    );
\Waveform[6]_INST_0_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[58].waveform\(0),
      I1 => \channels[59].waveform\(0),
      I2 => \channels[60].waveform\(0),
      O => \Waveform[6]_INST_0_i_286_n_0\
    );
\Waveform[6]_INST_0_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(2),
      I1 => \channels[62].waveform\(2),
      I2 => \channels[63].waveform\(2),
      O => \Waveform[6]_INST_0_i_287_n_0\
    );
\Waveform[6]_INST_0_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(1),
      I1 => \channels[62].waveform\(1),
      I2 => \channels[63].waveform\(1),
      O => \Waveform[6]_INST_0_i_288_n_0\
    );
\Waveform[6]_INST_0_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[61].waveform\(0),
      I1 => \channels[62].waveform\(0),
      I2 => \channels[63].waveform\(0),
      O => \Waveform[6]_INST_0_i_289_n_0\
    );
\Waveform[6]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_4\,
      I1 => \Waveform[10]_INST_0_i_53_n_4\,
      I2 => \Waveform[10]_INST_0_i_54_n_4\,
      I3 => \Waveform[6]_INST_0_i_25_n_0\,
      O => \Waveform[6]_INST_0_i_29_n_0\
    );
\Waveform[6]_INST_0_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(3),
      I1 => \channels[62].waveform\(3),
      I2 => \channels[63].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_287_n_0\,
      O => \Waveform[6]_INST_0_i_290_n_0\
    );
\Waveform[6]_INST_0_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(2),
      I1 => \channels[62].waveform\(2),
      I2 => \channels[63].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_288_n_0\,
      O => \Waveform[6]_INST_0_i_291_n_0\
    );
\Waveform[6]_INST_0_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[61].waveform\(1),
      I1 => \channels[62].waveform\(1),
      I2 => \channels[63].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_289_n_0\,
      O => \Waveform[6]_INST_0_i_292_n_0\
    );
\Waveform[6]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[61].waveform\(0),
      I1 => \channels[62].waveform\(0),
      I2 => \channels[63].waveform\(0),
      O => \Waveform[6]_INST_0_i_293_n_0\
    );
\Waveform[6]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(2),
      I1 => \channels[23].waveform\(2),
      I2 => \channels[24].waveform\(2),
      O => \Waveform[6]_INST_0_i_294_n_0\
    );
\Waveform[6]_INST_0_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(1),
      I1 => \channels[23].waveform\(1),
      I2 => \channels[24].waveform\(1),
      O => \Waveform[6]_INST_0_i_295_n_0\
    );
\Waveform[6]_INST_0_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[22].waveform\(0),
      I1 => \channels[23].waveform\(0),
      I2 => \channels[24].waveform\(0),
      O => \Waveform[6]_INST_0_i_296_n_0\
    );
\Waveform[6]_INST_0_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(3),
      I1 => \channels[23].waveform\(3),
      I2 => \channels[24].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_294_n_0\,
      O => \Waveform[6]_INST_0_i_297_n_0\
    );
\Waveform[6]_INST_0_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(2),
      I1 => \channels[23].waveform\(2),
      I2 => \channels[24].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_295_n_0\,
      O => \Waveform[6]_INST_0_i_298_n_0\
    );
\Waveform[6]_INST_0_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[22].waveform\(1),
      I1 => \channels[23].waveform\(1),
      I2 => \channels[24].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_296_n_0\,
      O => \Waveform[6]_INST_0_i_299_n_0\
    );
\Waveform[6]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_7\,
      I1 => \Waveform[6]_INST_0_i_11_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_4\,
      I3 => \Waveform[6]_INST_0_i_13_n_4\,
      I4 => \Waveform[6]_INST_0_i_14_n_4\,
      O => \Waveform[6]_INST_0_i_3_n_0\
    );
\Waveform[6]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_5\,
      I1 => \Waveform[10]_INST_0_i_53_n_5\,
      I2 => \Waveform[10]_INST_0_i_54_n_5\,
      I3 => \Waveform[6]_INST_0_i_26_n_0\,
      O => \Waveform[6]_INST_0_i_30_n_0\
    );
\Waveform[6]_INST_0_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[22].waveform\(0),
      I1 => \channels[23].waveform\(0),
      I2 => \channels[24].waveform\(0),
      O => \Waveform[6]_INST_0_i_300_n_0\
    );
\Waveform[6]_INST_0_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(2),
      I1 => \channels[26].waveform\(2),
      I2 => \channels[27].waveform\(2),
      O => \Waveform[6]_INST_0_i_301_n_0\
    );
\Waveform[6]_INST_0_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(1),
      I1 => \channels[26].waveform\(1),
      I2 => \channels[27].waveform\(1),
      O => \Waveform[6]_INST_0_i_302_n_0\
    );
\Waveform[6]_INST_0_i_303\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[25].waveform\(0),
      I1 => \channels[26].waveform\(0),
      I2 => \channels[27].waveform\(0),
      O => \Waveform[6]_INST_0_i_303_n_0\
    );
\Waveform[6]_INST_0_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(3),
      I1 => \channels[26].waveform\(3),
      I2 => \channels[27].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_301_n_0\,
      O => \Waveform[6]_INST_0_i_304_n_0\
    );
\Waveform[6]_INST_0_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(2),
      I1 => \channels[26].waveform\(2),
      I2 => \channels[27].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_302_n_0\,
      O => \Waveform[6]_INST_0_i_305_n_0\
    );
\Waveform[6]_INST_0_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[25].waveform\(1),
      I1 => \channels[26].waveform\(1),
      I2 => \channels[27].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_303_n_0\,
      O => \Waveform[6]_INST_0_i_306_n_0\
    );
\Waveform[6]_INST_0_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[25].waveform\(0),
      I1 => \channels[26].waveform\(0),
      I2 => \channels[27].waveform\(0),
      O => \Waveform[6]_INST_0_i_307_n_0\
    );
\Waveform[6]_INST_0_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(2),
      I1 => \channels[29].waveform\(2),
      I2 => \channels[30].waveform\(2),
      O => \Waveform[6]_INST_0_i_308_n_0\
    );
\Waveform[6]_INST_0_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(1),
      I1 => \channels[29].waveform\(1),
      I2 => \channels[30].waveform\(1),
      O => \Waveform[6]_INST_0_i_309_n_0\
    );
\Waveform[6]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_6\,
      I1 => \Waveform[10]_INST_0_i_53_n_6\,
      I2 => \Waveform[10]_INST_0_i_54_n_6\,
      I3 => \Waveform[6]_INST_0_i_27_n_0\,
      O => \Waveform[6]_INST_0_i_31_n_0\
    );
\Waveform[6]_INST_0_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[28].waveform\(0),
      I1 => \channels[29].waveform\(0),
      I2 => \channels[30].waveform\(0),
      O => \Waveform[6]_INST_0_i_310_n_0\
    );
\Waveform[6]_INST_0_i_311\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(3),
      I1 => \channels[29].waveform\(3),
      I2 => \channels[30].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_308_n_0\,
      O => \Waveform[6]_INST_0_i_311_n_0\
    );
\Waveform[6]_INST_0_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(2),
      I1 => \channels[29].waveform\(2),
      I2 => \channels[30].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_309_n_0\,
      O => \Waveform[6]_INST_0_i_312_n_0\
    );
\Waveform[6]_INST_0_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[28].waveform\(1),
      I1 => \channels[29].waveform\(1),
      I2 => \channels[30].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_310_n_0\,
      O => \Waveform[6]_INST_0_i_313_n_0\
    );
\Waveform[6]_INST_0_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[28].waveform\(0),
      I1 => \channels[29].waveform\(0),
      I2 => \channels[30].waveform\(0),
      O => \Waveform[6]_INST_0_i_314_n_0\
    );
\Waveform[6]_INST_0_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(2),
      I1 => \channels[32].waveform\(2),
      I2 => \channels[33].waveform\(2),
      O => \Waveform[6]_INST_0_i_315_n_0\
    );
\Waveform[6]_INST_0_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(1),
      I1 => \channels[32].waveform\(1),
      I2 => \channels[33].waveform\(1),
      O => \Waveform[6]_INST_0_i_316_n_0\
    );
\Waveform[6]_INST_0_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[31].waveform\(0),
      I1 => \channels[32].waveform\(0),
      I2 => \channels[33].waveform\(0),
      O => \Waveform[6]_INST_0_i_317_n_0\
    );
\Waveform[6]_INST_0_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(3),
      I1 => \channels[32].waveform\(3),
      I2 => \channels[33].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_315_n_0\,
      O => \Waveform[6]_INST_0_i_318_n_0\
    );
\Waveform[6]_INST_0_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(2),
      I1 => \channels[32].waveform\(2),
      I2 => \channels[33].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_316_n_0\,
      O => \Waveform[6]_INST_0_i_319_n_0\
    );
\Waveform[6]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_7\,
      I1 => \Waveform[10]_INST_0_i_53_n_7\,
      I2 => \Waveform[10]_INST_0_i_54_n_7\,
      I3 => \Waveform[6]_INST_0_i_28_n_0\,
      O => \Waveform[6]_INST_0_i_32_n_0\
    );
\Waveform[6]_INST_0_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[31].waveform\(1),
      I1 => \channels[32].waveform\(1),
      I2 => \channels[33].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_317_n_0\,
      O => \Waveform[6]_INST_0_i_320_n_0\
    );
\Waveform[6]_INST_0_i_321\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[31].waveform\(0),
      I1 => \channels[32].waveform\(0),
      I2 => \channels[33].waveform\(0),
      O => \Waveform[6]_INST_0_i_321_n_0\
    );
\Waveform[6]_INST_0_i_322\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(2),
      I1 => \channels[35].waveform\(2),
      I2 => \channels[36].waveform\(2),
      O => \Waveform[6]_INST_0_i_322_n_0\
    );
\Waveform[6]_INST_0_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(1),
      I1 => \channels[35].waveform\(1),
      I2 => \channels[36].waveform\(1),
      O => \Waveform[6]_INST_0_i_323_n_0\
    );
\Waveform[6]_INST_0_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[34].waveform\(0),
      I1 => \channels[35].waveform\(0),
      I2 => \channels[36].waveform\(0),
      O => \Waveform[6]_INST_0_i_324_n_0\
    );
\Waveform[6]_INST_0_i_325\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(3),
      I1 => \channels[35].waveform\(3),
      I2 => \channels[36].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_322_n_0\,
      O => \Waveform[6]_INST_0_i_325_n_0\
    );
\Waveform[6]_INST_0_i_326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(2),
      I1 => \channels[35].waveform\(2),
      I2 => \channels[36].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_323_n_0\,
      O => \Waveform[6]_INST_0_i_326_n_0\
    );
\Waveform[6]_INST_0_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[34].waveform\(1),
      I1 => \channels[35].waveform\(1),
      I2 => \channels[36].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_324_n_0\,
      O => \Waveform[6]_INST_0_i_327_n_0\
    );
\Waveform[6]_INST_0_i_328\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[34].waveform\(0),
      I1 => \channels[35].waveform\(0),
      I2 => \channels[36].waveform\(0),
      O => \Waveform[6]_INST_0_i_328_n_0\
    );
\Waveform[6]_INST_0_i_329\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(2),
      I1 => \channels[38].waveform\(2),
      I2 => \channels[39].waveform\(2),
      O => \Waveform[6]_INST_0_i_329_n_0\
    );
\Waveform[6]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_5\,
      I1 => \Waveform[10]_INST_0_i_56_n_5\,
      I2 => \Waveform[10]_INST_0_i_57_n_5\,
      O => \Waveform[6]_INST_0_i_33_n_0\
    );
\Waveform[6]_INST_0_i_330\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(1),
      I1 => \channels[38].waveform\(1),
      I2 => \channels[39].waveform\(1),
      O => \Waveform[6]_INST_0_i_330_n_0\
    );
\Waveform[6]_INST_0_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[37].waveform\(0),
      I1 => \channels[38].waveform\(0),
      I2 => \channels[39].waveform\(0),
      O => \Waveform[6]_INST_0_i_331_n_0\
    );
\Waveform[6]_INST_0_i_332\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(3),
      I1 => \channels[38].waveform\(3),
      I2 => \channels[39].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_329_n_0\,
      O => \Waveform[6]_INST_0_i_332_n_0\
    );
\Waveform[6]_INST_0_i_333\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(2),
      I1 => \channels[38].waveform\(2),
      I2 => \channels[39].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_330_n_0\,
      O => \Waveform[6]_INST_0_i_333_n_0\
    );
\Waveform[6]_INST_0_i_334\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[37].waveform\(1),
      I1 => \channels[38].waveform\(1),
      I2 => \channels[39].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_331_n_0\,
      O => \Waveform[6]_INST_0_i_334_n_0\
    );
\Waveform[6]_INST_0_i_335\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[37].waveform\(0),
      I1 => \channels[38].waveform\(0),
      I2 => \channels[39].waveform\(0),
      O => \Waveform[6]_INST_0_i_335_n_0\
    );
\Waveform[6]_INST_0_i_336\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(2),
      I1 => \channels[41].waveform\(2),
      I2 => \channels[42].waveform\(2),
      O => \Waveform[6]_INST_0_i_336_n_0\
    );
\Waveform[6]_INST_0_i_337\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(1),
      I1 => \channels[41].waveform\(1),
      I2 => \channels[42].waveform\(1),
      O => \Waveform[6]_INST_0_i_337_n_0\
    );
\Waveform[6]_INST_0_i_338\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[40].waveform\(0),
      I1 => \channels[41].waveform\(0),
      I2 => \channels[42].waveform\(0),
      O => \Waveform[6]_INST_0_i_338_n_0\
    );
\Waveform[6]_INST_0_i_339\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(3),
      I1 => \channels[41].waveform\(3),
      I2 => \channels[42].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_336_n_0\,
      O => \Waveform[6]_INST_0_i_339_n_0\
    );
\Waveform[6]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_6\,
      I1 => \Waveform[10]_INST_0_i_56_n_6\,
      I2 => \Waveform[10]_INST_0_i_57_n_6\,
      O => \Waveform[6]_INST_0_i_34_n_0\
    );
\Waveform[6]_INST_0_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(2),
      I1 => \channels[41].waveform\(2),
      I2 => \channels[42].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_337_n_0\,
      O => \Waveform[6]_INST_0_i_340_n_0\
    );
\Waveform[6]_INST_0_i_341\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[40].waveform\(1),
      I1 => \channels[41].waveform\(1),
      I2 => \channels[42].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_338_n_0\,
      O => \Waveform[6]_INST_0_i_341_n_0\
    );
\Waveform[6]_INST_0_i_342\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[40].waveform\(0),
      I1 => \channels[41].waveform\(0),
      I2 => \channels[42].waveform\(0),
      O => \Waveform[6]_INST_0_i_342_n_0\
    );
\Waveform[6]_INST_0_i_343\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(2),
      I1 => \channels[44].waveform\(2),
      I2 => \channels[45].waveform\(2),
      O => \Waveform[6]_INST_0_i_343_n_0\
    );
\Waveform[6]_INST_0_i_344\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(1),
      I1 => \channels[44].waveform\(1),
      I2 => \channels[45].waveform\(1),
      O => \Waveform[6]_INST_0_i_344_n_0\
    );
\Waveform[6]_INST_0_i_345\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[43].waveform\(0),
      I1 => \channels[44].waveform\(0),
      I2 => \channels[45].waveform\(0),
      O => \Waveform[6]_INST_0_i_345_n_0\
    );
\Waveform[6]_INST_0_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(3),
      I1 => \channels[44].waveform\(3),
      I2 => \channels[45].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_343_n_0\,
      O => \Waveform[6]_INST_0_i_346_n_0\
    );
\Waveform[6]_INST_0_i_347\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(2),
      I1 => \channels[44].waveform\(2),
      I2 => \channels[45].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_344_n_0\,
      O => \Waveform[6]_INST_0_i_347_n_0\
    );
\Waveform[6]_INST_0_i_348\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[43].waveform\(1),
      I1 => \channels[44].waveform\(1),
      I2 => \channels[45].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_345_n_0\,
      O => \Waveform[6]_INST_0_i_348_n_0\
    );
\Waveform[6]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[43].waveform\(0),
      I1 => \channels[44].waveform\(0),
      I2 => \channels[45].waveform\(0),
      O => \Waveform[6]_INST_0_i_349_n_0\
    );
\Waveform[6]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_7\,
      I1 => \Waveform[10]_INST_0_i_56_n_7\,
      I2 => \Waveform[10]_INST_0_i_57_n_7\,
      O => \Waveform[6]_INST_0_i_35_n_0\
    );
\Waveform[6]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(2),
      I1 => \channels[47].waveform\(2),
      I2 => \channels[48].waveform\(2),
      O => \Waveform[6]_INST_0_i_350_n_0\
    );
\Waveform[6]_INST_0_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(1),
      I1 => \channels[47].waveform\(1),
      I2 => \channels[48].waveform\(1),
      O => \Waveform[6]_INST_0_i_351_n_0\
    );
\Waveform[6]_INST_0_i_352\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[46].waveform\(0),
      I1 => \channels[47].waveform\(0),
      I2 => \channels[48].waveform\(0),
      O => \Waveform[6]_INST_0_i_352_n_0\
    );
\Waveform[6]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(3),
      I1 => \channels[47].waveform\(3),
      I2 => \channels[48].waveform\(3),
      I3 => \Waveform[6]_INST_0_i_350_n_0\,
      O => \Waveform[6]_INST_0_i_353_n_0\
    );
\Waveform[6]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(2),
      I1 => \channels[47].waveform\(2),
      I2 => \channels[48].waveform\(2),
      I3 => \Waveform[6]_INST_0_i_351_n_0\,
      O => \Waveform[6]_INST_0_i_354_n_0\
    );
\Waveform[6]_INST_0_i_355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[46].waveform\(1),
      I1 => \channels[47].waveform\(1),
      I2 => \channels[48].waveform\(1),
      I3 => \Waveform[6]_INST_0_i_352_n_0\,
      O => \Waveform[6]_INST_0_i_355_n_0\
    );
\Waveform[6]_INST_0_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channels[46].waveform\(0),
      I1 => \channels[47].waveform\(0),
      I2 => \channels[48].waveform\(0),
      O => \Waveform[6]_INST_0_i_356_n_0\
    );
\Waveform[6]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_4\,
      I1 => \Waveform[6]_INST_0_i_56_n_4\,
      I2 => \Waveform[6]_INST_0_i_57_n_4\,
      O => \Waveform[6]_INST_0_i_36_n_0\
    );
\Waveform[6]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_4\,
      I1 => \Waveform[10]_INST_0_i_56_n_4\,
      I2 => \Waveform[10]_INST_0_i_57_n_4\,
      I3 => \Waveform[6]_INST_0_i_33_n_0\,
      O => \Waveform[6]_INST_0_i_37_n_0\
    );
\Waveform[6]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_5\,
      I1 => \Waveform[10]_INST_0_i_56_n_5\,
      I2 => \Waveform[10]_INST_0_i_57_n_5\,
      I3 => \Waveform[6]_INST_0_i_34_n_0\,
      O => \Waveform[6]_INST_0_i_38_n_0\
    );
\Waveform[6]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_6\,
      I1 => \Waveform[10]_INST_0_i_56_n_6\,
      I2 => \Waveform[10]_INST_0_i_57_n_6\,
      I3 => \Waveform[6]_INST_0_i_35_n_0\,
      O => \Waveform[6]_INST_0_i_39_n_0\
    );
\Waveform[6]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_4\,
      I1 => \Waveform[6]_INST_0_i_16_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_5\,
      I3 => \Waveform[6]_INST_0_i_13_n_5\,
      I4 => \Waveform[6]_INST_0_i_14_n_5\,
      O => \Waveform[6]_INST_0_i_4_n_0\
    );
\Waveform[6]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_7\,
      I1 => \Waveform[10]_INST_0_i_56_n_7\,
      I2 => \Waveform[10]_INST_0_i_57_n_7\,
      I3 => \Waveform[6]_INST_0_i_36_n_0\,
      O => \Waveform[6]_INST_0_i_40_n_0\
    );
\Waveform[6]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_5\,
      I1 => \Waveform[10]_INST_0_i_59_n_5\,
      I2 => \Waveform[10]_INST_0_i_60_n_5\,
      O => \Waveform[6]_INST_0_i_41_n_0\
    );
\Waveform[6]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_6\,
      I1 => \Waveform[10]_INST_0_i_59_n_6\,
      I2 => \Waveform[10]_INST_0_i_60_n_6\,
      O => \Waveform[6]_INST_0_i_42_n_0\
    );
\Waveform[6]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_7\,
      I1 => \Waveform[10]_INST_0_i_59_n_7\,
      I2 => \Waveform[10]_INST_0_i_60_n_7\,
      O => \Waveform[6]_INST_0_i_43_n_0\
    );
\Waveform[6]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_4\,
      I1 => \Waveform[6]_INST_0_i_59_n_4\,
      I2 => \Waveform[6]_INST_0_i_60_n_4\,
      O => \Waveform[6]_INST_0_i_44_n_0\
    );
\Waveform[6]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_4\,
      I1 => \Waveform[10]_INST_0_i_59_n_4\,
      I2 => \Waveform[10]_INST_0_i_60_n_4\,
      I3 => \Waveform[6]_INST_0_i_41_n_0\,
      O => \Waveform[6]_INST_0_i_45_n_0\
    );
\Waveform[6]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_5\,
      I1 => \Waveform[10]_INST_0_i_59_n_5\,
      I2 => \Waveform[10]_INST_0_i_60_n_5\,
      I3 => \Waveform[6]_INST_0_i_42_n_0\,
      O => \Waveform[6]_INST_0_i_46_n_0\
    );
\Waveform[6]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_6\,
      I1 => \Waveform[10]_INST_0_i_59_n_6\,
      I2 => \Waveform[10]_INST_0_i_60_n_6\,
      I3 => \Waveform[6]_INST_0_i_43_n_0\,
      O => \Waveform[6]_INST_0_i_47_n_0\
    );
\Waveform[6]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_7\,
      I1 => \Waveform[10]_INST_0_i_59_n_7\,
      I2 => \Waveform[10]_INST_0_i_60_n_7\,
      I3 => \Waveform[6]_INST_0_i_44_n_0\,
      O => \Waveform[6]_INST_0_i_48_n_0\
    );
\Waveform[6]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_64_n_0\,
      O(3) => \Waveform[6]_INST_0_i_49_n_4\,
      O(2) => \Waveform[6]_INST_0_i_49_n_5\,
      O(1) => \Waveform[6]_INST_0_i_49_n_6\,
      O(0) => \Waveform[6]_INST_0_i_49_n_7\,
      S(3) => \Waveform[6]_INST_0_i_65_n_0\,
      S(2) => \Waveform[6]_INST_0_i_66_n_0\,
      S(1) => \Waveform[6]_INST_0_i_67_n_0\,
      S(0) => \Waveform[6]_INST_0_i_68_n_0\
    );
\Waveform[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_1_n_0\,
      I1 => \Waveform[10]_INST_0_i_16_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_4\,
      I3 => \Waveform[10]_INST_0_i_14_n_5\,
      I4 => \Waveform[10]_INST_0_i_13_n_5\,
      I5 => \Waveform[10]_INST_0_i_12_n_5\,
      O => \Waveform[6]_INST_0_i_5_n_0\
    );
\Waveform[6]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_72_n_0\,
      O(3) => \Waveform[6]_INST_0_i_50_n_4\,
      O(2) => \Waveform[6]_INST_0_i_50_n_5\,
      O(1) => \Waveform[6]_INST_0_i_50_n_6\,
      O(0) => \Waveform[6]_INST_0_i_50_n_7\,
      S(3) => \Waveform[6]_INST_0_i_73_n_0\,
      S(2) => \Waveform[6]_INST_0_i_74_n_0\,
      S(1) => \Waveform[6]_INST_0_i_75_n_0\,
      S(0) => \Waveform[6]_INST_0_i_76_n_0\
    );
\Waveform[6]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_80_n_0\,
      O(3) => \Waveform[6]_INST_0_i_51_n_4\,
      O(2) => \Waveform[6]_INST_0_i_51_n_5\,
      O(1) => \Waveform[6]_INST_0_i_51_n_6\,
      O(0) => \Waveform[6]_INST_0_i_51_n_7\,
      S(3) => \Waveform[6]_INST_0_i_81_n_0\,
      S(2) => \Waveform[6]_INST_0_i_82_n_0\,
      S(1) => \Waveform[6]_INST_0_i_83_n_0\,
      S(0) => \Waveform[6]_INST_0_i_84_n_0\
    );
\Waveform[6]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_88_n_0\,
      O(3) => \Waveform[6]_INST_0_i_52_n_4\,
      O(2) => \Waveform[6]_INST_0_i_52_n_5\,
      O(1) => \Waveform[6]_INST_0_i_52_n_6\,
      O(0) => \Waveform[6]_INST_0_i_52_n_7\,
      S(3) => \Waveform[6]_INST_0_i_89_n_0\,
      S(2) => \Waveform[6]_INST_0_i_90_n_0\,
      S(1) => \Waveform[6]_INST_0_i_91_n_0\,
      S(0) => \Waveform[6]_INST_0_i_92_n_0\
    );
\Waveform[6]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_96_n_0\,
      O(3) => \Waveform[6]_INST_0_i_53_n_4\,
      O(2) => \Waveform[6]_INST_0_i_53_n_5\,
      O(1) => \Waveform[6]_INST_0_i_53_n_6\,
      O(0) => \Waveform[6]_INST_0_i_53_n_7\,
      S(3) => \Waveform[6]_INST_0_i_97_n_0\,
      S(2) => \Waveform[6]_INST_0_i_98_n_0\,
      S(1) => \Waveform[6]_INST_0_i_99_n_0\,
      S(0) => \Waveform[6]_INST_0_i_100_n_0\
    );
\Waveform[6]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_104_n_0\,
      O(3) => \Waveform[6]_INST_0_i_54_n_4\,
      O(2) => \Waveform[6]_INST_0_i_54_n_5\,
      O(1) => \Waveform[6]_INST_0_i_54_n_6\,
      O(0) => \Waveform[6]_INST_0_i_54_n_7\,
      S(3) => \Waveform[6]_INST_0_i_105_n_0\,
      S(2) => \Waveform[6]_INST_0_i_106_n_0\,
      S(1) => \Waveform[6]_INST_0_i_107_n_0\,
      S(0) => \Waveform[6]_INST_0_i_108_n_0\
    );
\Waveform[6]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_112_n_0\,
      O(3) => \Waveform[6]_INST_0_i_55_n_4\,
      O(2) => \Waveform[6]_INST_0_i_55_n_5\,
      O(1) => \Waveform[6]_INST_0_i_55_n_6\,
      O(0) => \Waveform[6]_INST_0_i_55_n_7\,
      S(3) => \Waveform[6]_INST_0_i_113_n_0\,
      S(2) => \Waveform[6]_INST_0_i_114_n_0\,
      S(1) => \Waveform[6]_INST_0_i_115_n_0\,
      S(0) => \Waveform[6]_INST_0_i_116_n_0\
    );
\Waveform[6]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_120_n_0\,
      O(3) => \Waveform[6]_INST_0_i_56_n_4\,
      O(2) => \Waveform[6]_INST_0_i_56_n_5\,
      O(1) => \Waveform[6]_INST_0_i_56_n_6\,
      O(0) => \Waveform[6]_INST_0_i_56_n_7\,
      S(3) => \Waveform[6]_INST_0_i_121_n_0\,
      S(2) => \Waveform[6]_INST_0_i_122_n_0\,
      S(1) => \Waveform[6]_INST_0_i_123_n_0\,
      S(0) => \Waveform[6]_INST_0_i_124_n_0\
    );
\Waveform[6]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_128_n_0\,
      O(3) => \Waveform[6]_INST_0_i_57_n_4\,
      O(2) => \Waveform[6]_INST_0_i_57_n_5\,
      O(1) => \Waveform[6]_INST_0_i_57_n_6\,
      O(0) => \Waveform[6]_INST_0_i_57_n_7\,
      S(3) => \Waveform[6]_INST_0_i_129_n_0\,
      S(2) => \Waveform[6]_INST_0_i_130_n_0\,
      S(1) => \Waveform[6]_INST_0_i_131_n_0\,
      S(0) => \Waveform[6]_INST_0_i_132_n_0\
    );
\Waveform[6]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_136_n_0\,
      O(3) => \Waveform[6]_INST_0_i_58_n_4\,
      O(2) => \Waveform[6]_INST_0_i_58_n_5\,
      O(1) => \Waveform[6]_INST_0_i_58_n_6\,
      O(0) => \Waveform[6]_INST_0_i_58_n_7\,
      S(3) => \Waveform[6]_INST_0_i_137_n_0\,
      S(2) => \Waveform[6]_INST_0_i_138_n_0\,
      S(1) => \Waveform[6]_INST_0_i_139_n_0\,
      S(0) => \Waveform[6]_INST_0_i_140_n_0\
    );
\Waveform[6]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_144_n_0\,
      O(3) => \Waveform[6]_INST_0_i_59_n_4\,
      O(2) => \Waveform[6]_INST_0_i_59_n_5\,
      O(1) => \Waveform[6]_INST_0_i_59_n_6\,
      O(0) => \Waveform[6]_INST_0_i_59_n_7\,
      S(3) => \Waveform[6]_INST_0_i_145_n_0\,
      S(2) => \Waveform[6]_INST_0_i_146_n_0\,
      S(1) => \Waveform[6]_INST_0_i_147_n_0\,
      S(0) => \Waveform[6]_INST_0_i_148_n_0\
    );
\Waveform[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_2_n_0\,
      I1 => \Waveform[6]_INST_0_i_9_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_5\,
      I3 => \Waveform[10]_INST_0_i_14_n_6\,
      I4 => \Waveform[10]_INST_0_i_13_n_6\,
      I5 => \Waveform[10]_INST_0_i_12_n_6\,
      O => \Waveform[6]_INST_0_i_6_n_0\
    );
\Waveform[6]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_152_n_0\,
      O(3) => \Waveform[6]_INST_0_i_60_n_4\,
      O(2) => \Waveform[6]_INST_0_i_60_n_5\,
      O(1) => \Waveform[6]_INST_0_i_60_n_6\,
      O(0) => \Waveform[6]_INST_0_i_60_n_7\,
      S(3) => \Waveform[6]_INST_0_i_153_n_0\,
      S(2) => \Waveform[6]_INST_0_i_154_n_0\,
      S(1) => \Waveform[6]_INST_0_i_155_n_0\,
      S(0) => \Waveform[6]_INST_0_i_156_n_0\
    );
\Waveform[6]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(6),
      I1 => \channels[5].waveform\(6),
      I2 => \channels[6].waveform\(6),
      O => \Waveform[6]_INST_0_i_61_n_0\
    );
\Waveform[6]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(5),
      I1 => \channels[5].waveform\(5),
      I2 => \channels[6].waveform\(5),
      O => \Waveform[6]_INST_0_i_62_n_0\
    );
\Waveform[6]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(4),
      I1 => \channels[5].waveform\(4),
      I2 => \channels[6].waveform\(4),
      O => \Waveform[6]_INST_0_i_63_n_0\
    );
\Waveform[6]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[4].waveform\(3),
      I1 => \channels[5].waveform\(3),
      I2 => \channels[6].waveform\(3),
      O => \Waveform[6]_INST_0_i_64_n_0\
    );
\Waveform[6]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(7),
      I1 => \channels[5].waveform\(7),
      I2 => \channels[6].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_61_n_0\,
      O => \Waveform[6]_INST_0_i_65_n_0\
    );
\Waveform[6]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(6),
      I1 => \channels[5].waveform\(6),
      I2 => \channels[6].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_62_n_0\,
      O => \Waveform[6]_INST_0_i_66_n_0\
    );
\Waveform[6]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(5),
      I1 => \channels[5].waveform\(5),
      I2 => \channels[6].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_63_n_0\,
      O => \Waveform[6]_INST_0_i_67_n_0\
    );
\Waveform[6]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[4].waveform\(4),
      I1 => \channels[5].waveform\(4),
      I2 => \channels[6].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_64_n_0\,
      O => \Waveform[6]_INST_0_i_68_n_0\
    );
\Waveform[6]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(6),
      I1 => \channels[8].waveform\(6),
      I2 => \channels[9].waveform\(6),
      O => \Waveform[6]_INST_0_i_69_n_0\
    );
\Waveform[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_3_n_0\,
      I1 => \Waveform[6]_INST_0_i_10_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_6\,
      I3 => \Waveform[10]_INST_0_i_14_n_7\,
      I4 => \Waveform[10]_INST_0_i_13_n_7\,
      I5 => \Waveform[10]_INST_0_i_12_n_7\,
      O => \Waveform[6]_INST_0_i_7_n_0\
    );
\Waveform[6]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(5),
      I1 => \channels[8].waveform\(5),
      I2 => \channels[9].waveform\(5),
      O => \Waveform[6]_INST_0_i_70_n_0\
    );
\Waveform[6]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(4),
      I1 => \channels[8].waveform\(4),
      I2 => \channels[9].waveform\(4),
      O => \Waveform[6]_INST_0_i_71_n_0\
    );
\Waveform[6]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[7].waveform\(3),
      I1 => \channels[8].waveform\(3),
      I2 => \channels[9].waveform\(3),
      O => \Waveform[6]_INST_0_i_72_n_0\
    );
\Waveform[6]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(7),
      I1 => \channels[8].waveform\(7),
      I2 => \channels[9].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_69_n_0\,
      O => \Waveform[6]_INST_0_i_73_n_0\
    );
\Waveform[6]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(6),
      I1 => \channels[8].waveform\(6),
      I2 => \channels[9].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_70_n_0\,
      O => \Waveform[6]_INST_0_i_74_n_0\
    );
\Waveform[6]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(5),
      I1 => \channels[8].waveform\(5),
      I2 => \channels[9].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_71_n_0\,
      O => \Waveform[6]_INST_0_i_75_n_0\
    );
\Waveform[6]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[7].waveform\(4),
      I1 => \channels[8].waveform\(4),
      I2 => \channels[9].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_72_n_0\,
      O => \Waveform[6]_INST_0_i_76_n_0\
    );
\Waveform[6]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(6),
      I1 => \channels[11].waveform\(6),
      I2 => \channels[12].waveform\(6),
      O => \Waveform[6]_INST_0_i_77_n_0\
    );
\Waveform[6]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(5),
      I1 => \channels[11].waveform\(5),
      I2 => \channels[12].waveform\(5),
      O => \Waveform[6]_INST_0_i_78_n_0\
    );
\Waveform[6]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(4),
      I1 => \channels[11].waveform\(4),
      I2 => \channels[12].waveform\(4),
      O => \Waveform[6]_INST_0_i_79_n_0\
    );
\Waveform[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_4_n_0\,
      I1 => \Waveform[6]_INST_0_i_11_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_7\,
      I3 => \Waveform[6]_INST_0_i_14_n_4\,
      I4 => \Waveform[6]_INST_0_i_13_n_4\,
      I5 => \Waveform[6]_INST_0_i_12_n_4\,
      O => \Waveform[6]_INST_0_i_8_n_0\
    );
\Waveform[6]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channels[10].waveform\(3),
      I1 => \channels[11].waveform\(3),
      I2 => \channels[12].waveform\(3),
      O => \Waveform[6]_INST_0_i_80_n_0\
    );
\Waveform[6]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(7),
      I1 => \channels[11].waveform\(7),
      I2 => \channels[12].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_77_n_0\,
      O => \Waveform[6]_INST_0_i_81_n_0\
    );
\Waveform[6]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(6),
      I1 => \channels[11].waveform\(6),
      I2 => \channels[12].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_78_n_0\,
      O => \Waveform[6]_INST_0_i_82_n_0\
    );
\Waveform[6]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(5),
      I1 => \channels[11].waveform\(5),
      I2 => \channels[12].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_79_n_0\,
      O => \Waveform[6]_INST_0_i_83_n_0\
    );
\Waveform[6]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channels[10].waveform\(4),
      I1 => \channels[11].waveform\(4),
      I2 => \channels[12].waveform\(4),
      I3 => \Waveform[6]_INST_0_i_80_n_0\,
      O => \Waveform[6]_INST_0_i_84_n_0\
    );
\Waveform[6]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_5\,
      I1 => \Waveform[10]_INST_0_i_194_n_5\,
      I2 => \Waveform[10]_INST_0_i_195_n_5\,
      O => \Waveform[6]_INST_0_i_85_n_0\
    );
\Waveform[6]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_6\,
      I1 => \Waveform[10]_INST_0_i_194_n_6\,
      I2 => \Waveform[10]_INST_0_i_195_n_6\,
      O => \Waveform[6]_INST_0_i_86_n_0\
    );
\Waveform[6]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_7\,
      I1 => \Waveform[10]_INST_0_i_194_n_7\,
      I2 => \Waveform[10]_INST_0_i_195_n_7\,
      O => \Waveform[6]_INST_0_i_87_n_0\
    );
\Waveform[6]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_193_n_4\,
      I1 => \Waveform[6]_INST_0_i_194_n_4\,
      I2 => \Waveform[6]_INST_0_i_195_n_4\,
      O => \Waveform[6]_INST_0_i_88_n_0\
    );
\Waveform[6]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_4\,
      I1 => \Waveform[10]_INST_0_i_194_n_4\,
      I2 => \Waveform[10]_INST_0_i_195_n_4\,
      I3 => \Waveform[6]_INST_0_i_85_n_0\,
      O => \Waveform[6]_INST_0_i_89_n_0\
    );
\Waveform[6]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_5\,
      I1 => \Waveform[10]_INST_0_i_14_n_5\,
      I2 => \Waveform[10]_INST_0_i_13_n_5\,
      O => \Waveform[6]_INST_0_i_9_n_0\
    );
\Waveform[6]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_5\,
      I1 => \Waveform[10]_INST_0_i_194_n_5\,
      I2 => \Waveform[10]_INST_0_i_195_n_5\,
      I3 => \Waveform[6]_INST_0_i_86_n_0\,
      O => \Waveform[6]_INST_0_i_90_n_0\
    );
\Waveform[6]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_6\,
      I1 => \Waveform[10]_INST_0_i_194_n_6\,
      I2 => \Waveform[10]_INST_0_i_195_n_6\,
      I3 => \Waveform[6]_INST_0_i_87_n_0\,
      O => \Waveform[6]_INST_0_i_91_n_0\
    );
\Waveform[6]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_193_n_7\,
      I1 => \Waveform[10]_INST_0_i_194_n_7\,
      I2 => \Waveform[10]_INST_0_i_195_n_7\,
      I3 => \Waveform[6]_INST_0_i_88_n_0\,
      O => \Waveform[6]_INST_0_i_92_n_0\
    );
\Waveform[6]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_5\,
      I1 => \Waveform[10]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(6),
      O => \Waveform[6]_INST_0_i_93_n_0\
    );
\Waveform[6]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_6\,
      I1 => \Waveform[10]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(5),
      O => \Waveform[6]_INST_0_i_94_n_0\
    );
\Waveform[6]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_7\,
      I1 => \Waveform[10]_INST_0_i_200_n_7\,
      I2 => \channels[0].waveform\(4),
      O => \Waveform[6]_INST_0_i_95_n_0\
    );
\Waveform[6]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_199_n_4\,
      I1 => \Waveform[6]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(3),
      O => \Waveform[6]_INST_0_i_96_n_0\
    );
\Waveform[6]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_4\,
      I1 => \Waveform[10]_INST_0_i_200_n_4\,
      I2 => \channels[0].waveform\(7),
      I3 => \Waveform[6]_INST_0_i_93_n_0\,
      O => \Waveform[6]_INST_0_i_97_n_0\
    );
\Waveform[6]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_5\,
      I1 => \Waveform[10]_INST_0_i_200_n_5\,
      I2 => \channels[0].waveform\(6),
      I3 => \Waveform[6]_INST_0_i_94_n_0\,
      O => \Waveform[6]_INST_0_i_98_n_0\
    );
\Waveform[6]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_199_n_6\,
      I1 => \Waveform[10]_INST_0_i_200_n_6\,
      I2 => \channels[0].waveform\(5),
      I3 => \Waveform[6]_INST_0_i_95_n_0\,
      O => \Waveform[6]_INST_0_i_99_n_0\
    );
\channels[0].channel0\: entity work.system_Synth_0_0_Channel
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(13 downto 8),
      \BusPAddr[11]\ => \channels[0].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[9].channel0_n_29\,
      BusPReady_reg_1 => \channels[28].channel0_n_27\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[0].channel0_n_26\,
      O(1) => \Waveform[22]_INST_0_i_338_n_4\,
      O(0) => \Waveform[22]_INST_0_i_338_n_5\,
      S(0) => \channels[0].channel0_n_0\,
      \Waveform[22]_INST_0_i_72\(1) => \Waveform[22]_INST_0_i_337_n_4\,
      \Waveform[22]_INST_0_i_72\(0) => \Waveform[22]_INST_0_i_337_n_5\,
      \channels[0].waveform\(23 downto 0) => \channels[0].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \counter_reg[23]\(0) => \channels[0].channel0_n_27\,
      \increment_reg[0]_0\ => \channels[4].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[33].channel0_n_27\,
      \increment_reg[0]_2\ => \channels[6].channel0_n_26\,
      \increment_reg[0]_3\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_4\ => \channels[5].channel0_n_24\,
      \wavetype_reg[0]_0\ => \channels[8].channel0_n_25\,
      \wavetype_reg[0]_1\ => \channels[28].channel0_n_29\
    );
\channels[10].channel0\: entity work.\system_Synth_0_0_Channel__parameterized9\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 0) => BusPAddr(11 downto 7),
      \BusPAddr[10]\ => \channels[10].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[11].channel0_n_26\,
      BusPReady_reg_1 => \channels[9].channel0_n_28\,
      BusPReady_reg_2 => \channels[9].channel0_n_25\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[10].channel0_n_24\,
      \channels[10].waveform\(23 downto 0) => \channels[10].waveform\(23 downto 0),
      \channels[11].waveform\(0) => \channels[11].waveform\(23),
      \channels[12].waveform\(0) => \channels[12].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[35].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[6].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[11].channel0_n_24\,
      \increment_reg[0]_3\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_4\ => \channels[5].channel0_n_24\,
      \wavetype_reg[0]_0\ => \channels[7].channel0_n_25\,
      \wavetype_reg[0]_1\ => \channels[28].channel0_n_29\
    );
\channels[11].channel0\: entity work.\system_Synth_0_0_Channel__parameterized10\
     port map (
      BusClock => BusClock,
      BusPAddr(17 downto 16) => BusPAddr(31 downto 30),
      BusPAddr(15 downto 0) => BusPAddr(22 downto 7),
      \BusPAddr[19]\ => \channels[11].channel0_n_28\,
      \BusPAddr[31]\ => \channels[11].channel0_n_27\,
      BusPAddr_10_sp_1 => \channels[11].channel0_n_26\,
      BusPAddr_11_sp_1 => \channels[11].channel0_n_24\,
      BusPAddr_12_sp_1 => \channels[11].channel0_n_29\,
      BusPAddr_15_sp_1 => \channels[11].channel0_n_30\,
      BusPAddr_7_sp_1 => \channels[11].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[3].channel0_n_26\,
      BusPReady_reg_1 => \channels[9].channel0_n_28\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPReady_reg_3 => \channels[9].channel0_n_29\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[11].waveform\(23 downto 0) => \channels[11].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[7].channel0_n_25\,
      \increment_reg[0]_2\ => \channels[28].channel0_n_26\,
      \increment_reg[0]_3\ => \channels[28].channel0_n_27\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\
    );
\channels[12].channel0\: entity work.\system_Synth_0_0_Channel__parameterized11\
     port map (
      BusClock => BusClock,
      BusPAddr(6 downto 1) => BusPAddr(13 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[11]\ => \channels[12].channel0_n_27\,
      \BusPAddr[13]\ => \channels[12].channel0_n_26\,
      \BusPAddr[13]_0\ => \channels[12].channel0_n_29\,
      \BusPAddr[8]\ => \channels[12].channel0_n_28\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[12].channel0_n_25\,
      S(0) => \channels[12].channel0_n_0\,
      \channels[10].waveform\(1 downto 0) => \channels[10].waveform\(23 downto 22),
      \channels[11].waveform\(1 downto 0) => \channels[11].waveform\(23 downto 22),
      \channels[12].waveform\(23 downto 0) => \channels[12].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[14].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[46].channel0_n_27\,
      \wavetype_reg[1]_1\ => \channels[46].channel0_n_0\
    );
\channels[13].channel0\: entity work.\system_Synth_0_0_Channel__parameterized12\
     port map (
      BusClock => BusClock,
      BusPAddr(2 downto 1) => BusPAddr(9 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[8]\ => \channels[13].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[12].channel0_n_26\,
      BusPReady_reg_1 => \channels[12].channel0_n_27\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[13].channel0_n_24\,
      \channels[13].waveform\(23 downto 0) => \channels[13].waveform\(23 downto 0),
      \channels[14].waveform\(0) => \channels[14].waveform\(23),
      \channels[15].waveform\(0) => \channels[15].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[14].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[12].channel0_n_29\
    );
\channels[14].channel0\: entity work.\system_Synth_0_0_Channel__parameterized13\
     port map (
      BusClock => BusClock,
      BusPAddr(6 downto 1) => BusPAddr(13 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[12]\ => \channels[14].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[12].channel0_n_26\,
      BusPReady_reg_1 => \channels[46].channel0_n_1\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[14].waveform\(23 downto 0) => \channels[14].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[46].channel0_n_0\,
      \increment_reg[0]_1\ => \channels[46].channel0_n_27\,
      \wavetype_reg[1]_0\ => \channels[12].channel0_n_29\
    );
\channels[15].channel0\: entity work.\system_Synth_0_0_Channel__parameterized14\
     port map (
      BusClock => BusClock,
      BusPAddr(2 downto 1) => BusPAddr(9 downto 8),
      BusPAddr(0) => BusPAddr(2),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[12].channel0_n_26\,
      BusPReady_reg_1 => \channels[12].channel0_n_27\,
      BusPReady_reg_2 => \channels[3].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[15].channel0_n_25\,
      S(0) => \channels[15].channel0_n_0\,
      \channels[13].waveform\(1 downto 0) => \channels[13].waveform\(23 downto 22),
      \channels[14].waveform\(1 downto 0) => \channels[14].waveform\(23 downto 22),
      \channels[15].waveform\(23 downto 0) => \channels[15].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[14].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[12].channel0_n_29\
    );
\channels[16].channel0\: entity work.\system_Synth_0_0_Channel__parameterized15\
     port map (
      BusClock => BusClock,
      BusPAddr(6 downto 1) => BusPAddr(13 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[11]\ => \channels[16].channel0_n_25\,
      \BusPAddr[13]\ => \channels[16].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[12].channel0_n_28\,
      BusPReady_reg_1 => \channels[12].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[16].channel0_n_24\,
      \channels[16].waveform\(23 downto 0) => \channels[16].waveform\(23 downto 0),
      \channels[17].waveform\(0) => \channels[17].waveform\(23),
      \channels[18].waveform\(0) => \channels[18].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[18].channel0_n_26\,
      \wavetype_reg[1]_0\ => \channels[46].channel0_n_27\,
      \wavetype_reg[1]_1\ => \channels[46].channel0_n_0\
    );
\channels[17].channel0\: entity work.\system_Synth_0_0_Channel__parameterized16\
     port map (
      BusClock => BusClock,
      BusPAddr(2 downto 1) => BusPAddr(9 downto 8),
      BusPAddr(0) => BusPAddr(2),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[13].channel0_n_25\,
      BusPReady_reg_1 => \channels[12].channel0_n_26\,
      BusPReady_reg_2 => \channels[16].channel0_n_25\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[17].waveform\(23 downto 0) => \channels[17].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[18].channel0_n_26\,
      \wavetype_reg[1]_0\ => \channels[16].channel0_n_26\
    );
\channels[18].channel0\: entity work.\system_Synth_0_0_Channel__parameterized17\
     port map (
      BusClock => BusClock,
      BusPAddr(6 downto 1) => BusPAddr(13 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[12]\ => \channels[18].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[12].channel0_n_26\,
      BusPReady_reg_1 => \channels[16].channel0_n_25\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[18].channel0_n_25\,
      S(0) => \channels[18].channel0_n_0\,
      \channels[16].waveform\(1 downto 0) => \channels[16].waveform\(23 downto 22),
      \channels[17].waveform\(1 downto 0) => \channels[17].waveform\(23 downto 22),
      \channels[18].waveform\(23 downto 0) => \channels[18].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[46].channel0_n_0\,
      \increment_reg[0]_1\ => \channels[46].channel0_n_27\,
      \wavetype_reg[1]_0\ => \channels[16].channel0_n_26\
    );
\channels[19].channel0\: entity work.\system_Synth_0_0_Channel__parameterized18\
     port map (
      BusClock => BusClock,
      BusPAddr(2 downto 1) => BusPAddr(9 downto 8),
      BusPAddr(0) => BusPAddr(2),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[3].channel0_n_26\,
      BusPReady_reg_1 => \channels[12].channel0_n_26\,
      BusPReady_reg_2 => \channels[16].channel0_n_25\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[19].channel0_n_24\,
      \channels[19].waveform\(23 downto 0) => \channels[19].waveform\(23 downto 0),
      \channels[20].waveform\(0) => \channels[20].waveform\(23),
      \channels[21].waveform\(0) => \channels[21].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[18].channel0_n_26\,
      \wavetype_reg[1]_0\ => \channels[16].channel0_n_26\
    );
\channels[1].channel0\: entity work.\system_Synth_0_0_Channel__parameterized0\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 1) => BusPAddr(13 downto 11),
      BusPAddr(0) => BusPAddr(8),
      \BusPAddr[12]\ => \channels[1].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[0].channel0_n_25\,
      BusPReady_reg_1 => \channels[33].channel0_n_27\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPReady_reg_3 => \channels[9].channel0_n_29\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[1].channel0_n_24\,
      \channels[1].waveform\(23 downto 0) => \channels[1].waveform\(23 downto 0),
      \channels[2].waveform\(0) => \channels[2].waveform\(23),
      \channels[3].waveform\(0) => \channels[3].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[9].channel0_n_27\,
      \increment_reg[0]_2\ => \channels[28].channel0_n_25\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\
    );
\channels[20].channel0\: entity work.\system_Synth_0_0_Channel__parameterized19\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(12 downto 7),
      \BusPAddr[10]\ => \channels[20].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[26].channel0_n_27\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[20].waveform\(23 downto 0) => \channels[20].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[23].channel0_n_28\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[21].channel0\: entity work.\system_Synth_0_0_Channel__parameterized20\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(12 downto 7),
      \BusPAddr[12]\ => \channels[21].channel0_n_26\,
      \BusPAddr[9]\ => \channels[21].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[26].channel0_n_27\,
      BusPReady_reg_1 => \channels[22].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[21].channel0_n_27\,
      S(0) => \channels[21].channel0_n_0\,
      \channels[19].waveform\(1 downto 0) => \channels[19].waveform\(23 downto 22),
      \channels[20].waveform\(1 downto 0) => \channels[20].waveform\(23 downto 22),
      \channels[21].waveform\(23 downto 0) => \channels[21].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[23].channel0_n_28\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[22].channel0\: entity work.\system_Synth_0_0_Channel__parameterized21\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(12 downto 7),
      \BusPAddr[10]\ => \channels[22].channel0_n_24\,
      \BusPAddr[11]\ => \channels[22].channel0_n_25\,
      \BusPAddr[12]\ => \channels[22].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[26].channel0_n_27\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[22].channel0_n_27\,
      \channels[22].waveform\(23 downto 0) => \channels[22].waveform\(23 downto 0),
      \channels[23].waveform\(0) => \channels[23].waveform\(23),
      \channels[24].waveform\(0) => \channels[24].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[23].channel0_n_28\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[23].channel0\: entity work.\system_Synth_0_0_Channel__parameterized22\
     port map (
      BusClock => BusClock,
      BusPAddr(17 downto 16) => BusPAddr(31 downto 30),
      BusPAddr(15 downto 0) => BusPAddr(18 downto 3),
      \BusPAddr[30]\ => \channels[23].channel0_n_0\,
      BusPAddr_11_sp_1 => \channels[23].channel0_n_26\,
      BusPAddr_13_sp_1 => \channels[23].channel0_n_27\,
      BusPAddr_6_sp_1 => \channels[23].channel0_n_28\,
      BusPAddr_8_sp_1 => \channels[23].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[26].channel0_n_28\,
      BusPReady_reg_1 => \channels[5].channel0_n_24\,
      BusPReady_reg_2 => \channels[50].channel0_n_28\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[23].waveform\(23 downto 0) => \channels[23].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[50].channel0_n_27\,
      \wavetype_reg[1]_1\ => \channels[26].channel0_n_30\
    );
\channels[24].channel0\: entity work.\system_Synth_0_0_Channel__parameterized23\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(10 downto 7),
      \BusPAddr[8]\ => \channels[24].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[26].channel0_n_27\,
      BusPReady_reg_1 => \channels[26].channel0_n_28\,
      BusPReady_reg_2 => \channels[8].channel0_n_0\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[24].channel0_n_26\,
      S(0) => \channels[24].channel0_n_0\,
      \channels[22].waveform\(1 downto 0) => \channels[22].waveform\(23 downto 22),
      \channels[23].waveform\(1 downto 0) => \channels[23].waveform\(23 downto 22),
      \channels[24].waveform\(23 downto 0) => \channels[24].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[26].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[23].channel0_n_28\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[25].channel0\: entity work.\system_Synth_0_0_Channel__parameterized24\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(12 downto 7),
      \BusPAddr[10]\ => \channels[25].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[26].channel0_n_27\,
      BusPReady_reg_1 => \channels[33].channel0_n_27\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[25].channel0_n_25\,
      \channels[25].waveform\(23 downto 0) => \channels[25].waveform\(23 downto 0),
      \channels[26].waveform\(0) => \channels[26].waveform\(23),
      \channels[27].waveform\(0) => \channels[27].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[26].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[23].channel0_n_28\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[26].channel0\: entity work.\system_Synth_0_0_Channel__parameterized25\
     port map (
      BusClock => BusClock,
      BusPAddr(11 downto 10) => BusPAddr(31 downto 30),
      BusPAddr(9 downto 3) => BusPAddr(13 downto 7),
      BusPAddr(2 downto 0) => BusPAddr(2 downto 0),
      \BusPAddr[0]_0\ => \channels[26].channel0_n_30\,
      \BusPAddr[12]\ => \channels[26].channel0_n_29\,
      \BusPAddr[31]\ => \channels[26].channel0_n_26\,
      \BusPAddr[31]_0\ => \channels[26].channel0_n_27\,
      BusPAddr_0_sp_1 => \channels[26].channel0_n_24\,
      BusPAddr_11_sp_1 => \channels[26].channel0_n_28\,
      BusPAddr_8_sp_1 => \channels[26].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_27\,
      BusPReady_reg_1 => \channels[50].channel0_n_28\,
      BusPSel => BusPSel,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[26].waveform\(23 downto 0) => \channels[26].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_28\
    );
\channels[27].channel0\: entity work.\system_Synth_0_0_Channel__parameterized26\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(12 downto 7),
      \BusPAddr[10]\ => \channels[27].channel0_n_26\,
      \BusPAddr[12]\ => \channels[27].channel0_n_0\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[23].channel0_n_27\,
      BusPReady_reg_1 => \channels[23].channel0_n_0\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[27].channel0_n_27\,
      S(0) => \channels[27].channel0_n_1\,
      \channels[25].waveform\(1 downto 0) => \channels[25].waveform\(23 downto 22),
      \channels[26].waveform\(1 downto 0) => \channels[26].waveform\(23 downto 22),
      \channels[27].waveform\(23 downto 0) => \channels[27].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[26].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[23].channel0_n_28\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[28].channel0\: entity work.\system_Synth_0_0_Channel__parameterized27\
     port map (
      BusClock => BusClock,
      BusPAddr(22 downto 10) => BusPAddr(31 downto 19),
      BusPAddr(9 downto 3) => BusPAddr(14 downto 8),
      BusPAddr(2 downto 0) => BusPAddr(2 downto 0),
      \BusPAddr[23]\ => \channels[28].channel0_n_28\,
      \BusPAddr[26]\ => \channels[28].channel0_n_26\,
      \BusPAddr[30]\ => \channels[28].channel0_n_27\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[5].channel0_n_24\,
      BusPReady_reg_1 => \channels[11].channel0_n_27\,
      BusPReady_reg_2 => \channels[26].channel0_n_28\,
      BusPReady_reg_3 => \channels[9].channel0_n_29\,
      BusPSel => BusPSel,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      BusPWrite_0 => \channels[28].channel0_n_25\,
      BusPWrite_1 => \channels[28].channel0_n_29\,
      DI(0) => \channels[28].channel0_n_24\,
      \channels[28].waveform\(23 downto 0) => \channels[28].waveform\(23 downto 0),
      \channels[29].waveform\(0) => \channels[29].waveform\(23),
      \channels[30].waveform\(0) => \channels[30].waveform\(23),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[4].channel0_n_27\,
      \wavetype_reg[1]_1\ => \channels[11].channel0_n_30\
    );
\channels[29].channel0\: entity work.\system_Synth_0_0_Channel__parameterized28\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 1) => BusPAddr(13 downto 11),
      BusPAddr(0) => BusPAddr(8),
      \BusPAddr[8]\ => \channels[29].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[37].channel0_n_25\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[29].waveform\(23 downto 0) => \channels[29].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[21].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[26].channel0_n_26\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[2].channel0\: entity work.\system_Synth_0_0_Channel__parameterized1\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(12 downto 9),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[3].channel0_n_26\,
      BusPReady_reg_1 => \channels[9].channel0_n_28\,
      BusPReady_reg_2 => \channels[9].channel0_n_29\,
      BusPReady_reg_3 => \channels[11].channel0_n_27\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[2].waveform\(23 downto 0) => \channels[2].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[35].channel0_n_24\,
      \increment_reg[0]_2\ => \channels[6].channel0_n_26\,
      \increment_reg[0]_3\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_4\ => \channels[5].channel0_n_24\,
      \wavetype_reg[0]_0\ => \channels[10].channel0_n_25\,
      \wavetype_reg[0]_1\ => \channels[28].channel0_n_29\
    );
\channels[30].channel0\: entity work.\system_Synth_0_0_Channel__parameterized29\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(13 downto 8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[30].channel0_n_25\,
      S(0) => \channels[30].channel0_n_0\,
      \channels[28].waveform\(1 downto 0) => \channels[28].waveform\(23 downto 22),
      \channels[29].waveform\(1 downto 0) => \channels[29].waveform\(23 downto 22),
      \channels[30].waveform\(23 downto 0) => \channels[30].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[22].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[26].channel0_n_26\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[31].channel0\: entity work.\system_Synth_0_0_Channel__parameterized30\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(13),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[29].channel0_n_24\,
      BusPReady_reg_2 => \channels[6].channel0_n_27\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[31].channel0_n_24\,
      \channels[31].waveform\(23 downto 0) => \channels[31].waveform\(23 downto 0),
      \channels[32].waveform\(0) => \channels[32].waveform\(23),
      \channels[33].waveform\(0) => \channels[33].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[26].channel0_n_26\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[32].channel0\: entity work.\system_Synth_0_0_Channel__parameterized31\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 4) => BusPAddr(31 downto 30),
      BusPAddr(3 downto 1) => BusPAddr(13 downto 11),
      BusPAddr(0) => BusPAddr(8),
      \BusPAddr[30]\ => \channels[32].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[5].channel0_n_24\,
      BusPReady_reg_1 => \channels[33].channel0_n_27\,
      BusPReady_reg_2 => \channels[50].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[32].waveform\(23 downto 0) => \channels[32].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[50].channel0_n_28\,
      \wavetype_reg[1]_0\ => \channels[24].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_27\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[33].channel0\: entity work.\system_Synth_0_0_Channel__parameterized32\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 1) => BusPAddr(12 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[10]\ => \channels[33].channel0_n_27\,
      \BusPAddr[12]\ => \channels[33].channel0_n_29\,
      BusPEnable => BusPEnable,
      BusPEnable_0 => \channels[33].channel0_n_28\,
      BusPSel => BusPSel,
      BusPSel_0 => \channels[33].channel0_n_26\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[33].channel0_n_25\,
      S(0) => \channels[33].channel0_n_0\,
      \channels[31].waveform\(1 downto 0) => \channels[31].waveform\(23 downto 22),
      \channels[32].waveform\(1 downto 0) => \channels[32].waveform\(23 downto 22),
      \channels[33].waveform\(23 downto 0) => \channels[33].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype[1]_i_3__17\ => \channels[63].channel0_n_32\,
      \wavetype[1]_i_3__17_0\ => \channels[63].channel0_n_31\,
      \wavetype[1]_i_3__17_1\ => \channels[63].channel0_n_30\,
      \wavetype[1]_i_3__17_2\ => \channels[63].channel0_n_29\,
      \wavetype[1]_i_3__17_3\ => \channels[63].channel0_n_28\,
      \wavetype_reg[1]_0\ => \channels[39].channel0_n_26\
    );
\channels[34].channel0\: entity work.\system_Synth_0_0_Channel__parameterized33\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[10]\ => \channels[34].channel0_n_25\,
      \BusPAddr[8]\ => \channels[34].channel0_n_26\,
      BusPReady_reg_0 => \channels[35].channel0_n_24\,
      BusPReady_reg_1 => \channels[33].channel0_n_26\,
      BusPReady_reg_2 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[34].channel0_n_24\,
      \channels[34].waveform\(23 downto 0) => \channels[34].waveform\(23 downto 0),
      \channels[35].waveform\(0) => \channels[35].waveform\(23),
      \channels[36].waveform\(0) => \channels[36].waveform\(23),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[38].channel0_n_24\
    );
\channels[35].channel0\: entity work.\system_Synth_0_0_Channel__parameterized34\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[9]\ => \channels[35].channel0_n_24\,
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[35].waveform\(23 downto 0) => \channels[35].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[39].channel0_n_26\
    );
\channels[36].channel0\: entity work.\system_Synth_0_0_Channel__parameterized35\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[9]\ => \channels[36].channel0_n_26\,
      BusPReady_reg_0 => \channels[37].channel0_n_25\,
      BusPReady_reg_1 => \channels[33].channel0_n_26\,
      BusPReady_reg_2 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[36].channel0_n_25\,
      S(0) => \channels[36].channel0_n_0\,
      \channels[34].waveform\(1 downto 0) => \channels[34].waveform\(23 downto 22),
      \channels[35].waveform\(1 downto 0) => \channels[35].waveform\(23 downto 22),
      \channels[36].waveform\(23 downto 0) => \channels[36].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[38].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[34].channel0_n_26\
    );
\channels[37].channel0\: entity work.\system_Synth_0_0_Channel__parameterized36\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[9]\ => \channels[37].channel0_n_25\,
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[37].channel0_n_24\,
      \channels[37].waveform\(23 downto 0) => \channels[37].waveform\(23 downto 0),
      \channels[38].waveform\(0) => \channels[38].waveform\(23),
      \channels[39].waveform\(0) => \channels[39].waveform\(23),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[39].channel0_n_26\
    );
\channels[38].channel0\: entity work.\system_Synth_0_0_Channel__parameterized37\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[6]\ => \channels[38].channel0_n_24\,
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[6].channel0_n_27\,
      BusPReady_reg_2 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[38].waveform\(23 downto 0) => \channels[38].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[62].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[33].channel0_n_29\
    );
\channels[39].channel0\: entity work.\system_Synth_0_0_Channel__parameterized38\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[8]\ => \channels[39].channel0_n_26\,
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[39].channel0_n_25\,
      S(0) => \channels[39].channel0_n_0\,
      \channels[37].waveform\(1 downto 0) => \channels[37].waveform\(23 downto 22),
      \channels[38].waveform\(1 downto 0) => \channels[38].waveform\(23 downto 22),
      \channels[39].waveform\(23 downto 0) => \channels[39].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[6].channel0_n_27\,
      \wavetype_reg[1]_1\ => \channels[62].channel0_n_26\,
      \wavetype_reg[1]_2\ => \channels[33].channel0_n_29\
    );
\channels[3].channel0\: entity work.\system_Synth_0_0_Channel__parameterized2\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(11 downto 8),
      \BusPAddr[8]\ => \channels[3].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[8].channel0_n_26\,
      BusPReady_reg_1 => \channels[9].channel0_n_28\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[3].channel0_n_25\,
      S(0) => \channels[3].channel0_n_0\,
      \channels[1].waveform\(1 downto 0) => \channels[1].waveform\(23 downto 22),
      \channels[2].waveform\(1 downto 0) => \channels[2].waveform\(23 downto 22),
      \channels[3].waveform\(23 downto 0) => \channels[3].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[11].channel0_n_25\,
      \increment_reg[0]_2\ => \channels[28].channel0_n_25\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\
    );
\channels[40].channel0\: entity work.\system_Synth_0_0_Channel__parameterized39\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_27\,
      BusPReady_reg_2 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[40].channel0_n_24\,
      \channels[40].waveform\(23 downto 0) => \channels[40].waveform\(23 downto 0),
      \channels[41].waveform\(0) => \channels[41].waveform\(23),
      \channels[42].waveform\(0) => \channels[42].waveform\(23),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[38].channel0_n_24\
    );
\channels[41].channel0\: entity work.\system_Synth_0_0_Channel__parameterized40\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[41].waveform\(23 downto 0) => \channels[41].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[33].channel0_n_27\,
      \wavetype_reg[1]_1\ => \channels[45].channel0_n_26\
    );
\channels[42].channel0\: entity work.\system_Synth_0_0_Channel__parameterized41\
     port map (
      BusClock => BusClock,
      BusPAddr(2) => BusPAddr(11),
      BusPAddr(1) => BusPAddr(8),
      BusPAddr(0) => BusPAddr(2),
      BusPReady_reg_0 => \channels[35].channel0_n_24\,
      BusPReady_reg_1 => \channels[33].channel0_n_26\,
      BusPReady_reg_2 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[42].channel0_n_25\,
      S(0) => \channels[42].channel0_n_0\,
      \channels[40].waveform\(1 downto 0) => \channels[40].waveform\(23 downto 22),
      \channels[41].waveform\(1 downto 0) => \channels[41].waveform\(23 downto 22),
      \channels[42].waveform\(23 downto 0) => \channels[42].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[38].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[34].channel0_n_25\,
      \wavetype_reg[1]_2\ => \channels[44].channel0_n_24\
    );
\channels[43].channel0\: entity work.\system_Synth_0_0_Channel__parameterized42\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[43].channel0_n_24\,
      \channels[43].waveform\(23 downto 0) => \channels[43].waveform\(23 downto 0),
      \channels[44].waveform\(0) => \channels[44].waveform\(23),
      \channels[45].waveform\(0) => \channels[45].waveform\(23),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[35].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[45].channel0_n_26\
    );
\channels[44].channel0\: entity work.\system_Synth_0_0_Channel__parameterized43\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[11]\ => \channels[44].channel0_n_24\,
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[44].waveform\(23 downto 0) => \channels[44].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[38].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[36].channel0_n_26\
    );
\channels[45].channel0\: entity work.\system_Synth_0_0_Channel__parameterized44\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 1) => BusPAddr(11 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[8]\ => \channels[45].channel0_n_26\,
      BusPReady_reg_0 => \channels[33].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_28\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[45].channel0_n_25\,
      S(0) => \channels[45].channel0_n_0\,
      \channels[43].waveform\(1 downto 0) => \channels[43].waveform\(23 downto 22),
      \channels[44].waveform\(1 downto 0) => \channels[44].waveform\(23 downto 22),
      \channels[45].waveform\(23 downto 0) => \channels[45].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[37].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[62].channel0_n_26\,
      \wavetype_reg[1]_2\ => \channels[33].channel0_n_29\
    );
\channels[46].channel0\: entity work.\system_Synth_0_0_Channel__parameterized45\
     port map (
      BusClock => BusClock,
      BusPAddr(31 downto 0) => BusPAddr(31 downto 0),
      BusPAddr_15_sp_1 => \channels[46].channel0_n_0\,
      BusPAddr_3_sp_1 => \channels[46].channel0_n_27\,
      BusPAddr_8_sp_1 => \channels[46].channel0_n_1\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[46].channel0_n_26\,
      \channels[46].waveform\(23 downto 0) => \channels[46].waveform\(23 downto 0),
      \channels[47].waveform\(0) => \channels[47].waveform\(23),
      \channels[48].waveform\(0) => \channels[48].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[33].channel0_n_28\
    );
\channels[47].channel0\: entity work.\system_Synth_0_0_Channel__parameterized46\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 1) => BusPAddr(13 downto 11),
      BusPAddr(0) => BusPAddr(8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[5].channel0_n_24\,
      BusPReady_reg_1 => \channels[50].channel0_n_26\,
      BusPReady_reg_2 => \channels[6].channel0_n_27\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[47].waveform\(23 downto 0) => \channels[47].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[50].channel0_n_28\,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[32].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[48].channel0\: entity work.\system_Synth_0_0_Channel__parameterized47\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(11),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[8].channel0_n_0\,
      BusPReady_reg_2 => \channels[56].channel0_n_26\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[48].channel0_n_25\,
      S(0) => \channels[48].channel0_n_0\,
      \channels[46].waveform\(1 downto 0) => \channels[46].waveform\(23 downto 22),
      \channels[47].waveform\(1 downto 0) => \channels[47].waveform\(23 downto 22),
      \channels[48].waveform\(23 downto 0) => \channels[48].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[24].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[49].channel0\: entity work.\system_Synth_0_0_Channel__parameterized48\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(13 downto 8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[49].channel0_n_24\,
      \channels[49].waveform\(23 downto 0) => \channels[49].waveform\(23 downto 0),
      \channels[50].waveform\(0) => \channels[50].waveform\(23),
      \channels[51].waveform\(0) => \channels[51].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[25].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[4].channel0\: entity work.\system_Synth_0_0_Channel__parameterized3\
     port map (
      BusClock => BusClock,
      BusPAddr(4 downto 0) => BusPAddr(11 downto 7),
      \BusPAddr[11]\ => \channels[4].channel0_n_26\,
      \BusPAddr[7]\ => \channels[4].channel0_n_27\,
      \BusPAddr[8]\ => \channels[4].channel0_n_0\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[0].channel0_n_25\,
      BusPReady_reg_1 => \channels[1].channel0_n_25\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[4].channel0_n_25\,
      \channels[4].waveform\(23 downto 0) => \channels[4].waveform\(23 downto 0),
      \channels[5].waveform\(0) => \channels[5].waveform\(23),
      \channels[6].waveform\(0) => \channels[6].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[7].channel0_n_25\,
      \increment_reg[0]_2\ => \channels[11].channel0_n_29\,
      \increment_reg[0]_3\ => \channels[11].channel0_n_30\,
      \increment_reg[0]_4\ => \channels[28].channel0_n_26\,
      \increment_reg[0]_5\ => \channels[11].channel0_n_28\,
      \increment_reg[0]_6\ => \channels[28].channel0_n_27\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\
    );
\channels[50].channel0\: entity work.\system_Synth_0_0_Channel__parameterized49\
     port map (
      BusClock => BusClock,
      BusPAddr(23 downto 0) => BusPAddr(31 downto 8),
      \BusPAddr[12]_0\ => \channels[50].channel0_n_25\,
      \BusPAddr[29]\ => \channels[50].channel0_n_27\,
      BusPAddr_12_sp_1 => \channels[50].channel0_n_24\,
      BusPAddr_14_sp_1 => \channels[50].channel0_n_28\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPSel_0 => \channels[50].channel0_n_26\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[50].waveform\(23 downto 0) => \channels[50].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[26].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[28].channel0_n_27\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[51].channel0\: entity work.\system_Synth_0_0_Channel__parameterized50\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(9 downto 8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_25\,
      BusPReady_reg_1 => \channels[50].channel0_n_26\,
      BusPReady_reg_2 => \channels[56].channel0_n_26\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[51].channel0_n_25\,
      S(0) => \channels[51].channel0_n_0\,
      \channels[49].waveform\(1 downto 0) => \channels[49].waveform\(23 downto 22),
      \channels[50].waveform\(1 downto 0) => \channels[50].waveform\(23 downto 22),
      \channels[51].waveform\(23 downto 0) => \channels[51].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[27].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[52].channel0\: entity work.\system_Synth_0_0_Channel__parameterized51\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(11),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[50].channel0_n_25\,
      BusPReady_reg_2 => \channels[12].channel0_n_28\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[52].channel0_n_24\,
      \channels[52].waveform\(23 downto 0) => \channels[52].waveform\(23 downto 0),
      \channels[53].waveform\(0) => \channels[53].waveform\(23),
      \channels[54].waveform\(0) => \channels[54].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[20].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[53].channel0\: entity work.\system_Synth_0_0_Channel__parameterized52\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(13),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[21].channel0_n_26\,
      BusPReady_reg_2 => \channels[22].channel0_n_26\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[53].waveform\(23 downto 0) => \channels[53].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[21].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[54].channel0\: entity work.\system_Synth_0_0_Channel__parameterized53\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(13 downto 8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[54].channel0_n_25\,
      S(0) => \channels[54].channel0_n_0\,
      \channels[52].waveform\(1 downto 0) => \channels[52].waveform\(23 downto 22),
      \channels[53].waveform\(1 downto 0) => \channels[53].waveform\(23 downto 22),
      \channels[54].waveform\(23 downto 0) => \channels[54].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[22].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[55].channel0\: entity work.\system_Synth_0_0_Channel__parameterized54\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(13),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[26].channel0_n_28\,
      BusPReady_reg_2 => \channels[22].channel0_n_25\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[55].channel0_n_24\,
      \channels[55].waveform\(23 downto 0) => \channels[55].waveform\(23 downto 0),
      \channels[56].waveform\(0) => \channels[56].waveform\(23),
      \channels[57].waveform\(0) => \channels[57].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[23].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_24\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[56].channel0\: entity work.\system_Synth_0_0_Channel__parameterized55\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 4) => BusPAddr(31 downto 30),
      BusPAddr(3 downto 1) => BusPAddr(13 downto 11),
      BusPAddr(0) => BusPAddr(8),
      \BusPAddr[11]\ => \channels[56].channel0_n_25\,
      \BusPAddr[12]\ => \channels[56].channel0_n_0\,
      \BusPAddr[13]\ => \channels[56].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[33].channel0_n_27\,
      BusPReady_reg_1 => \channels[50].channel0_n_26\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[56].waveform\(23 downto 0) => \channels[56].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[24].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[50].channel0_n_27\,
      \wavetype_reg[1]_2\ => \channels[50].channel0_n_28\,
      \wavetype_reg[1]_3\ => \channels[26].channel0_n_30\
    );
\channels[57].channel0\: entity work.\system_Synth_0_0_Channel__parameterized56\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[33].channel0_n_27\,
      BusPReady_reg_2 => \channels[56].channel0_n_0\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[57].channel0_n_25\,
      S(0) => \channels[57].channel0_n_0\,
      \channels[55].waveform\(1 downto 0) => \channels[55].waveform\(23 downto 22),
      \channels[56].waveform\(1 downto 0) => \channels[56].waveform\(23 downto 22),
      \channels[57].waveform\(23 downto 0) => \channels[57].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[25].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[56].channel0_n_25\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[58].channel0\: entity work.\system_Synth_0_0_Channel__parameterized57\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(11),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[26].channel0_n_29\,
      BusPReady_reg_2 => \channels[56].channel0_n_26\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[58].channel0_n_24\,
      \channels[58].waveform\(23 downto 0) => \channels[58].waveform\(23 downto 0),
      \channels[59].waveform\(0) => \channels[59].waveform\(23),
      \channels[60].waveform\(0) => \channels[60].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[26].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[56].channel0_n_25\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[59].channel0\: entity work.\system_Synth_0_0_Channel__parameterized58\
     port map (
      BusClock => BusClock,
      BusPAddr(5 downto 0) => BusPAddr(13 downto 8),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[27].channel0_n_0\,
      BusPReady_reg_2 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[59].waveform\(23 downto 0) => \channels[59].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[27].channel0_n_26\,
      \wavetype_reg[1]_1\ => \channels[56].channel0_n_25\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[5].channel0\: entity work.\system_Synth_0_0_Channel__parameterized4\
     port map (
      BusClock => BusClock,
      BusPAddr(7 downto 0) => BusPAddr(10 downto 3),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[0].channel0_n_25\,
      BusPReady_reg_1 => \channels[6].channel0_n_27\,
      BusPReady_reg_2 => \channels[4].channel0_n_0\,
      BusPReady_reg_3 => \channels[1].channel0_n_25\,
      BusPSel => BusPSel,
      BusPSel_0 => \channels[5].channel0_n_24\,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[5].waveform\(23 downto 0) => \channels[5].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[4].channel0_n_26\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\,
      \wavetype_reg[1]_0\ => \channels[7].channel0_n_25\
    );
\channels[60].channel0\: entity work.\system_Synth_0_0_Channel__parameterized59\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(10),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[12].channel0_n_28\,
      BusPReady_reg_2 => \channels[56].channel0_n_0\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[60].channel0_n_25\,
      S(0) => \channels[60].channel0_n_0\,
      \channels[58].waveform\(1 downto 0) => \channels[58].waveform\(23 downto 22),
      \channels[59].waveform\(1 downto 0) => \channels[59].waveform\(23 downto 22),
      \channels[60].waveform\(23 downto 0) => \channels[60].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[20].channel0_n_24\,
      \wavetype_reg[1]_1\ => \channels[56].channel0_n_25\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[61].channel0\: entity work.\system_Synth_0_0_Channel__parameterized60\
     port map (
      BusClock => BusClock,
      BusPAddr(0) => BusPAddr(10),
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[50].channel0_n_26\,
      BusPReady_reg_1 => \channels[13].channel0_n_25\,
      BusPReady_reg_2 => \channels[56].channel0_n_0\,
      BusPReady_reg_3 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[61].channel0_n_24\,
      \channels[61].waveform\(23 downto 0) => \channels[61].waveform\(23 downto 0),
      \channels[62].waveform\(0) => \channels[62].waveform\(23),
      \channels[63].waveform\(0) => \channels[63].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[26].channel0_n_24\,
      \wavetype_reg[1]_0\ => \channels[21].channel0_n_25\,
      \wavetype_reg[1]_1\ => \channels[56].channel0_n_25\,
      \wavetype_reg[1]_2\ => \channels[26].channel0_n_30\
    );
\channels[62].channel0\: entity work.\system_Synth_0_0_Channel__parameterized61\
     port map (
      BusClock => BusClock,
      BusPAddr(9) => BusPAddr(11),
      BusPAddr(8 downto 0) => BusPAddr(8 downto 0),
      BusPAddr_3_sp_1 => \channels[62].channel0_n_25\,
      BusPAddr_6_sp_1 => \channels[62].channel0_n_26\,
      BusPEnable => BusPEnable,
      \BusPReadData_reg[0]_0\ => \channels[62].channel0_n_50\,
      \BusPReadData_reg[10]_0\ => \channels[62].channel0_n_40\,
      \BusPReadData_reg[11]_0\ => \channels[62].channel0_n_39\,
      \BusPReadData_reg[12]_0\ => \channels[62].channel0_n_38\,
      \BusPReadData_reg[13]_0\ => \channels[62].channel0_n_37\,
      \BusPReadData_reg[14]_0\ => \channels[62].channel0_n_36\,
      \BusPReadData_reg[15]_0\ => \channels[62].channel0_n_35\,
      \BusPReadData_reg[16]_0\ => \channels[62].channel0_n_34\,
      \BusPReadData_reg[17]_0\ => \channels[62].channel0_n_33\,
      \BusPReadData_reg[18]_0\ => \channels[62].channel0_n_32\,
      \BusPReadData_reg[19]_0\ => \channels[62].channel0_n_31\,
      \BusPReadData_reg[1]_0\ => \channels[62].channel0_n_49\,
      \BusPReadData_reg[20]_0\ => \channels[62].channel0_n_30\,
      \BusPReadData_reg[21]_0\ => \channels[62].channel0_n_29\,
      \BusPReadData_reg[22]_0\ => \channels[62].channel0_n_28\,
      \BusPReadData_reg[23]_0\ => \channels[62].channel0_n_27\,
      \BusPReadData_reg[2]_0\ => \channels[62].channel0_n_48\,
      \BusPReadData_reg[2]_1\ => \channels[44].channel0_n_24\,
      \BusPReadData_reg[3]_0\ => \channels[62].channel0_n_47\,
      \BusPReadData_reg[4]_0\ => \channels[62].channel0_n_46\,
      \BusPReadData_reg[5]_0\ => \channels[62].channel0_n_45\,
      \BusPReadData_reg[6]_0\ => \channels[62].channel0_n_44\,
      \BusPReadData_reg[7]_0\ => \channels[62].channel0_n_43\,
      \BusPReadData_reg[8]_0\ => \channels[62].channel0_n_42\,
      \BusPReadData_reg[9]_0\ => \channels[62].channel0_n_41\,
      BusPReady_reg_0 => \channels[62].channel0_n_0\,
      BusPSel => BusPSel,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[62].waveform\(23 downto 0) => \channels[62].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \wavetype_reg[1]_0\ => \channels[63].channel0_n_27\
    );
\channels[63].channel0\: entity work.\system_Synth_0_0_Channel__parameterized62\
     port map (
      BusClock => BusClock,
      BusPAddr(24 downto 1) => BusPAddr(31 downto 8),
      BusPAddr(0) => BusPAddr(2),
      \BusPAddr[26]\ => \channels[63].channel0_n_31\,
      \BusPAddr[29]\ => \channels[63].channel0_n_32\,
      BusPAddr_12_sp_1 => \channels[63].channel0_n_27\,
      BusPAddr_14_sp_1 => \channels[63].channel0_n_28\,
      BusPAddr_18_sp_1 => \channels[63].channel0_n_29\,
      BusPAddr_22_sp_1 => \channels[63].channel0_n_30\,
      BusPEnable => BusPEnable,
      \BusPReadData_reg[0]_0\ => \channels[63].channel0_n_56\,
      \BusPReadData_reg[10]_0\ => \channels[63].channel0_n_46\,
      \BusPReadData_reg[11]_0\ => \channels[63].channel0_n_45\,
      \BusPReadData_reg[12]_0\ => \channels[63].channel0_n_44\,
      \BusPReadData_reg[13]_0\ => \channels[63].channel0_n_43\,
      \BusPReadData_reg[14]_0\ => \channels[63].channel0_n_42\,
      \BusPReadData_reg[15]_0\ => \channels[63].channel0_n_41\,
      \BusPReadData_reg[16]_0\ => \channels[63].channel0_n_40\,
      \BusPReadData_reg[17]_0\ => \channels[63].channel0_n_39\,
      \BusPReadData_reg[18]_0\ => \channels[63].channel0_n_38\,
      \BusPReadData_reg[19]_0\ => \channels[63].channel0_n_37\,
      \BusPReadData_reg[1]_0\ => \channels[63].channel0_n_55\,
      \BusPReadData_reg[20]_0\ => \channels[63].channel0_n_36\,
      \BusPReadData_reg[21]_0\ => \channels[63].channel0_n_35\,
      \BusPReadData_reg[22]_0\ => \channels[63].channel0_n_34\,
      \BusPReadData_reg[23]_0\ => \channels[63].channel0_n_33\,
      \BusPReadData_reg[2]_0\ => \channels[63].channel0_n_54\,
      \BusPReadData_reg[2]_1\ => \channels[62].channel0_n_25\,
      \BusPReadData_reg[3]_0\ => \channels[63].channel0_n_53\,
      \BusPReadData_reg[4]_0\ => \channels[63].channel0_n_52\,
      \BusPReadData_reg[5]_0\ => \channels[63].channel0_n_51\,
      \BusPReadData_reg[6]_0\ => \channels[63].channel0_n_50\,
      \BusPReadData_reg[7]_0\ => \channels[63].channel0_n_49\,
      \BusPReadData_reg[8]_0\ => \channels[63].channel0_n_48\,
      \BusPReadData_reg[9]_0\ => \channels[63].channel0_n_47\,
      BusPReady => BusPReady,
      BusPReady_0 => \channels[62].channel0_n_0\,
      BusPSel => BusPSel,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[63].channel0_n_25\,
      S(0) => \channels[63].channel0_n_0\,
      \channels[61].waveform\(1 downto 0) => \channels[61].waveform\(23 downto 22),
      \channels[62].waveform\(1 downto 0) => \channels[62].waveform\(23 downto 22),
      \channels[63].waveform\(23 downto 0) => \channels[63].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_26\
    );
\channels[6].channel0\: entity work.\system_Synth_0_0_Channel__parameterized5\
     port map (
      BusClock => BusClock,
      BusPAddr(10 downto 0) => BusPAddr(10 downto 0),
      BusPAddr_7_sp_1 => \channels[6].channel0_n_26\,
      BusPAddr_9_sp_1 => \channels[6].channel0_n_27\,
      BusPReady_reg_0 => \channels[0].channel0_n_25\,
      BusPReady_reg_1 => \channels[1].channel0_n_25\,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[6].channel0_n_25\,
      S(0) => \channels[6].channel0_n_0\,
      \channels[4].waveform\(1 downto 0) => \channels[4].waveform\(23 downto 22),
      \channels[5].waveform\(1 downto 0) => \channels[5].waveform\(23 downto 22),
      \channels[6].waveform\(23 downto 0) => \channels[6].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_2\ => \channels[5].channel0_n_24\
    );
\channels[7].channel0\: entity work.\system_Synth_0_0_Channel__parameterized6\
     port map (
      BusClock => BusClock,
      BusPAddr(7 downto 0) => BusPAddr(10 downto 3),
      BusPAddr_4_sp_1 => \channels[7].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[6].channel0_n_27\,
      BusPReady_reg_1 => \channels[5].channel0_n_24\,
      BusPReady_reg_2 => \channels[1].channel0_n_25\,
      BusPReady_reg_3 => \channels[0].channel0_n_25\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[7].channel0_n_24\,
      \channels[7].waveform\(23 downto 0) => \channels[7].waveform\(23 downto 0),
      \channels[8].waveform\(0) => \channels[8].waveform\(23),
      \channels[9].waveform\(0) => \channels[9].waveform\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[4].channel0_n_26\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\
    );
\channels[8].channel0\: entity work.\system_Synth_0_0_Channel__parameterized7\
     port map (
      BusClock => BusClock,
      BusPAddr(8 downto 7) => BusPAddr(31 downto 30),
      BusPAddr(6 downto 0) => BusPAddr(13 downto 7),
      \BusPAddr[31]\ => \channels[8].channel0_n_26\,
      \BusPAddr[9]\ => \channels[8].channel0_n_25\,
      BusPAddr_8_sp_1 => \channels[8].channel0_n_0\,
      BusPEnable => BusPEnable,
      BusPReady_reg_0 => \channels[1].channel0_n_25\,
      BusPReady_reg_1 => \channels[9].channel0_n_29\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      \channels[8].waveform\(23 downto 0) => \channels[8].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[33].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[6].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[11].channel0_n_24\,
      \increment_reg[0]_3\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_4\ => \channels[5].channel0_n_24\,
      \wavetype_reg[0]_0\ => \channels[7].channel0_n_25\,
      \wavetype_reg[0]_1\ => \channels[28].channel0_n_29\
    );
\channels[9].channel0\: entity work.\system_Synth_0_0_Channel__parameterized8\
     port map (
      BusClock => BusClock,
      BusPAddr(10) => BusPAddr(29),
      BusPAddr(9 downto 8) => BusPAddr(26 downto 25),
      BusPAddr(7 downto 0) => BusPAddr(14 downto 7),
      \BusPAddr[13]\ => \channels[9].channel0_n_28\,
      \BusPAddr[29]\ => \channels[9].channel0_n_29\,
      BusPAddr_10_sp_1 => \channels[9].channel0_n_27\,
      BusPAddr_9_sp_1 => \channels[9].channel0_n_25\,
      BusPEnable => BusPEnable,
      \BusPReady_i_2__30\ => \channels[11].channel0_n_28\,
      \BusPReady_i_2__30_0\ => \channels[11].channel0_n_30\,
      \BusPReady_i_2__30_1\ => \channels[28].channel0_n_28\,
      BusPReady_reg_0 => \channels[8].channel0_n_26\,
      BusPReady_reg_1 => \channels[5].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[9].channel0_n_26\,
      S(0) => \channels[9].channel0_n_0\,
      \channels[7].waveform\(1 downto 0) => \channels[7].waveform\(23 downto 22),
      \channels[8].waveform\(1 downto 0) => \channels[8].waveform\(23 downto 22),
      \channels[9].waveform\(23 downto 0) => \channels[9].waveform\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[11].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[28].channel0_n_25\,
      \increment_reg[0]_2\ => \channels[7].channel0_n_25\,
      \wavetype_reg[0]_0\ => \channels[28].channel0_n_29\
    );
\clkdiv[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\clkdiv[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[0]\,
      I1 => \clkdiv_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\clkdiv[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[0]\,
      I1 => \clkdiv_reg_n_0_[1]\,
      I2 => clkdiv_reg(2),
      O => p_0_in(2)
    );
\clkdiv[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[1]\,
      I1 => \clkdiv_reg_n_0_[0]\,
      I2 => clkdiv_reg(2),
      I3 => clkdiv_reg(3),
      O => p_0_in(3)
    );
\clkdiv[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clkdiv_reg(2),
      I1 => \clkdiv_reg_n_0_[0]\,
      I2 => \clkdiv_reg_n_0_[1]\,
      I3 => clkdiv_reg(3),
      I4 => clkdiv_reg(4),
      O => p_0_in(4)
    );
\clkdiv[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clkdiv_reg(3),
      I1 => \clkdiv_reg_n_0_[1]\,
      I2 => \clkdiv_reg_n_0_[0]\,
      I3 => clkdiv_reg(2),
      I4 => clkdiv_reg(4),
      I5 => clkdiv_reg(5),
      O => p_0_in(5)
    );
\clkdiv[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => clkdiv_reg(6),
      I1 => clkdiv_reg(5),
      I2 => clkdiv_reg(2),
      I3 => clkdiv_reg(3),
      I4 => clkdiv_reg(4),
      O => clear
    );
\clkdiv[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clkdiv[6]_i_3_n_0\,
      I1 => clkdiv_reg(5),
      I2 => clkdiv_reg(6),
      O => p_0_in(6)
    );
\clkdiv[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clkdiv_reg(4),
      I1 => clkdiv_reg(2),
      I2 => \clkdiv_reg_n_0_[0]\,
      I3 => \clkdiv_reg_n_0_[1]\,
      I4 => clkdiv_reg(3),
      O => \clkdiv[6]_i_3_n_0\
    );
\clkdiv_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(0),
      Q => \clkdiv_reg_n_0_[0]\,
      R => clear
    );
\clkdiv_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(1),
      Q => \clkdiv_reg_n_0_[1]\,
      R => clear
    );
\clkdiv_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(2),
      Q => clkdiv_reg(2),
      R => clear
    );
\clkdiv_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(3),
      Q => clkdiv_reg(3),
      R => clear
    );
\clkdiv_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(4),
      Q => clkdiv_reg(4),
      R => clear
    );
\clkdiv_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(5),
      Q => clkdiv_reg(5),
      R => clear
    );
\clkdiv_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(6),
      Q => clkdiv_reg(6),
      R => clear
    );
clock1MHz_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => clkdiv_reg(4),
      I1 => clkdiv_reg(3),
      I2 => clkdiv_reg(2),
      I3 => clkdiv_reg(5),
      I4 => clkdiv_reg(6),
      I5 => clock1MHz,
      O => clock1MHz_i_1_n_0
    );
clock1MHz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => clock1MHz_i_1_n_0,
      Q => clock1MHz,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0 is
  port (
    Clock100MHz : in STD_LOGIC;
    Waveform : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPReadData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPWrite : in STD_LOGIC;
    BusPReady : out STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPError : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_Synth_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_Synth_0_0 : entity is "system_Synth_0_0,Synth,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_Synth_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_Synth_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_Synth_0_0 : entity is "Synth,Vivado 2020.1";
end system_Synth_0_0;

architecture STRUCTURE of system_Synth_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^buspreaddata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  BusPError <= \<const0>\;
  BusPReadData(31) <= \<const0>\;
  BusPReadData(30) <= \<const0>\;
  BusPReadData(29) <= \<const0>\;
  BusPReadData(28) <= \<const0>\;
  BusPReadData(27) <= \<const0>\;
  BusPReadData(26) <= \<const0>\;
  BusPReadData(25) <= \<const0>\;
  BusPReadData(24) <= \<const0>\;
  BusPReadData(23 downto 0) <= \^buspreaddata\(23 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.system_Synth_0_0_Synth
     port map (
      BusClock => BusClock,
      BusPAddr(31 downto 0) => BusPAddr(31 downto 0),
      BusPEnable => BusPEnable,
      BusPReadData(23 downto 0) => \^buspreaddata\(23 downto 0),
      BusPReady => BusPReady,
      BusPSel => BusPSel,
      BusPWrite => BusPWrite,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Clock100MHz => Clock100MHz,
      Waveform(23 downto 0) => Waveform(23 downto 0)
    );
end STRUCTURE;
