*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Dec  9 2023 10:40:12
*************************************************
parsing config file: /home/gio/Prefetcher-Research-Project/config/bingo.ini

trace_0 /home/gio/Prefetcher-Research-Project/traces/638.imagick_s-10316B.champsimtrace.xz
adding L2C_PREFETCHER: Bingo
Initialize SHIP state
warmup_instructions 1000000
simulation_instructions 5000000
champsim_seed 317
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 550
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 2
decode_width 2
exec_width 2
lq_width 1
sq_width 1
retire_width 5
scheduler_size 1
branch_mispredict_penalty 1
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 1024
itlb_way 1024
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 0

dtlb_set 1024
dtlb_way 1024
dtlb_rq_size 32
dtlb_wq_size 32
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 0

stlb_set 1024
stlb_way 1024
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 0

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 32
l1i_mshr_size 8
l1i_latency 4

l1d_size 8
l1d_set 16
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 5

l2c_size 32
l2c_set 64
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 16
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 4
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 1

bingo_region_size 2048
bingo_pattern_len 32
bingo_pc_width 16
bingo_min_addr_width 5
bingo_max_addr_width 16
bingo_ft_size 64
bingo_at_size 128
bingo_pht_size 4096
bingo_pht_ways 16
bingo_pf_streamer_size 128
bingo_debug_level 0
bingo_l1d_thresh 1.01
bingo_l2c_thresh 0.8
bingo_llc_thresh 0.05
bingo_pc_address_fill_level L2


Heartbeat CPU  0 instructions:    1000000 cycles:    1189645 heartbeat IPC: 0.84059 cumulative IPC: 0.84059 (Simulation time: 0 hr 0 min 4 sec) 

Warmup complete CPU  0 instructions:    1000001 cycles:    1189646 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU  0 instructions:    2000000 cycles:   10267549 heartbeat IPC: 0.11016 cumulative IPC: 0.11016 (Simulation time: 0 hr 0 min 10 sec) 
Heartbeat CPU  0 instructions:    3000000 cycles:   19306482 heartbeat IPC: 0.11063 cumulative IPC: 0.11039 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   28339638 heartbeat IPC: 0.11070 cumulative IPC: 0.11050 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU  0 instructions:    5000000 cycles:   37373949 heartbeat IPC: 0.11069 cumulative IPC: 0.11055 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU  0 instructions:    6000000 cycles:   46407914 heartbeat IPC: 0.11069 cumulative IPC: 0.11057 (Simulation time: 0 hr 0 min 36 sec) 
Finished CPU 0 instructions: 5000000 cycles: 45218276 cumulative IPC: 0.11057 (Simulation time: 0 hr 0 min 36 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 5000000
Core_0_cycles 45218276
Core_0_IPC 0.11057

Core_0_branch_prediction_accuracy 99.69799
Core_0_branch_MPKI 0.31260
Core_0_average_ROB_occupancy_at_mispredict 253.76072

Core_0_L1D_total_access 863255
Core_0_L1D_total_hit 818747
Core_0_L1D_total_miss 44508
Core_0_L1D_loads 863003
Core_0_L1D_load_hit 818525
Core_0_L1D_load_miss 44478
Core_0_L1D_RFOs 252
Core_0_L1D_RFO_hit 222
Core_0_L1D_RFO_miss 30
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 20.07167

Core_0_L1D_rq_access 863003
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 0
Core_0_L1D_rq_to_cache 863003
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 252
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 0
Core_0_L1D_wq_to_cache 252
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 45320
Core_0_L1D_acc_level_0 45320
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 4643849
Core_0_L1I_total_hit 4643849
Core_0_L1I_total_miss 0
Core_0_L1I_loads 4643849
Core_0_L1I_load_hit 4643849
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency -nan

Core_0_L1I_rq_access 5000001
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 356152
Core_0_L1I_rq_to_cache 4643849
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 45320
Core_0_L1I_acc_level_0 45320
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 82439
Core_0_L2C_total_hit 37070
Core_0_L2C_total_miss 45369
Core_0_L2C_loads 44478
Core_0_L2C_load_hit 36998
Core_0_L2C_load_miss 7480
Core_0_L2C_RFOs 30
Core_0_L2C_RFO_hit 0
Core_0_L2C_RFO_miss 30
Core_0_L2C_prefetches 37859
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 37859
Core_0_L2C_writebacks 72
Core_0_L2C_writeback_hit 72
Core_0_L2C_writeback_miss 0
Core_0_L2C_prefetch_requested 49679
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 49679
Core_0_L2C_prefetch_filled 42191
Core_0_L2C_prefetch_useful 41201
Core_0_L2C_prefetch_useless 938
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 30.15420

Core_0_L2C_rq_access 44508
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 44508
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 72
Core_0_L2C_wq_forward 0
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 72
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 49679
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 49679
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 45320
Core_0_L2C_acc_level_0 44150
Core_0_L2C_acc_level_1 665
Core_0_L2C_acc_level_2 174
Core_0_L2C_acc_level_3 82
Core_0_L2C_acc_level_4 48
Core_0_L2C_acc_level_5 80
Core_0_L2C_acc_level_6 21
Core_0_L2C_acc_level_7 18
Core_0_L2C_acc_level_8 20
Core_0_L2C_acc_level_9 62

Core_0_LLC_total_access 52193
Core_0_LLC_total_hit 51891
Core_0_LLC_total_miss 302
Core_0_LLC_loads 7480
Core_0_LLC_load_hit 7471
Core_0_LLC_load_miss 9
Core_0_LLC_RFOs 30
Core_0_LLC_RFO_hit 28
Core_0_LLC_RFO_miss 2
Core_0_LLC_prefetches 44611
Core_0_LLC_prefetch_hit 44320
Core_0_LLC_prefetch_miss 291
Core_0_LLC_writebacks 72
Core_0_LLC_writeback_hit 72
Core_0_LLC_writeback_miss 0
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 1768
Core_0_LLC_prefetch_useful 1106
Core_0_LLC_prefetch_useless 0
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 38.23179

Core_0_LLC_rq_access 7510
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 7510
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 72
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 72
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 49679
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 49679
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 45321
Core_0_LLC_acc_level_0 45294
Core_0_LLC_acc_level_1 11
Core_0_LLC_acc_level_2 9
Core_0_LLC_acc_level_3 0
Core_0_LLC_acc_level_4 0
Core_0_LLC_acc_level_5 7
Core_0_LLC_acc_level_6 0
Core_0_LLC_acc_level_7 0
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 0

Core_0_major_page_fault 0
Core_0_minor_page_fault 172

[Bingo] PHT Access: 3289
[Bingo] PHT Hit PC+Addr: 1349
[Bingo] PHT Hit PC+Offs: 1713
[Bingo] PHT Miss: 227
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0.00000
[Bingo] L2 Prefetch per Region: 14.77890
[Bingo] L3 Prefetch per Region: 2.44546
[Bingo] No Prefetch per Region: 14.77564
[Bingo] Number of Voters Mean: 14.44250
[Bingo] Number of Voters SD: 3.83767

Channel_0_RQ_row_buffer_hit 109
Channel_0_RQ_row_buffer_miss 193
Channel_0_WQ_row_buffer_hit 0
Channel_0_WQ_row_buffer_miss 0
Channel_0_WQ_full 0
Channel_0_dbus_congested 0

avg_congested_cycle 0

DRAM_bw_pochs 181281
DRAM_bw_level_0 181281
DRAM_bw_level_1 0
DRAM_bw_level_2 0
DRAM_bw_level_3 0
