
*** Running vivado
    with args -log Uart_ETH_smartconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_smartconnect_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_smartconnect_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 509.492 ; gain = 100.395
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_smartconnect_0_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/synth/Uart_ETH_smartconnect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_NFQSI8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:7569]
INFO: [Synth 8-638] synthesizing module 'bd_5544_one_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_5544_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_one_0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_5544_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_psr_aclk_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_5544_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_psr_aclk_0' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_5544_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_NFQSI8' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:7569]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1BYGAA3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:7703]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00e_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_157/synth/bd_5544_m00e_0.sv:60]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00e_0' (25#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_157/synth/bd_5544_m00e_0.sv:60]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1BYGAA3' (26#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:7703]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1Y5ZRJB' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:8074]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00arn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_152/synth/bd_5544_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (32#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (35#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00arn_0' (41#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_152/synth/bd_5544_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00awn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_154/synth/bd_5544_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00awn_0' (42#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_154/synth/bd_5544_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00bn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_156/synth/bd_5544_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (42#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (42#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00bn_0' (43#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_156/synth/bd_5544_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00rn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_153/synth/bd_5544_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (43#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00rn_0' (44#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_153/synth/bd_5544_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00wn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_155/synth/bd_5544_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00wn_0' (45#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_155/synth/bd_5544_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1Y5ZRJB' (46#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:8074]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00s2a_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_151/synth/bd_5544_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00s2a_0' (48#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_151/synth/bd_5544_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_5544_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00a2s_0' (50#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_5544_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_DBF1U0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:8379]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_5544_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00mmu_0' (54#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_5544_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_5544_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00sic_0' (57#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_5544_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_5544_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00tr_0' (60#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_5544_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_DBF1U0' (61#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:8379]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_G657GY' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:8984]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_5544_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (61#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (61#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_0' (62#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_5544_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_5544_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_0' (63#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_5544_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_5544_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (63#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_0' (64#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_5544_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_5544_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (65#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_0' (66#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_5544_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_5544_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (68#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_0' (69#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_5544_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_G657GY' (70#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:8984]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_5544_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01a2s_0' (71#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_5544_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1E3H4NW' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:9280]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_5544_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01mmu_0' (72#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_5544_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_5544_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01sic_0' (73#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_5544_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_5544_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01tr_0' (74#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_5544_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1E3H4NW' (75#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:9280]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1AEXTNO' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:9885]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_5544_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_1' (76#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_5544_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_5544_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_1' (77#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_5544_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_5544_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_1' (78#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_5544_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_5544_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_1' (79#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_5544_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_5544_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_1' (80#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_5544_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1AEXTNO' (81#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:9885]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_5544_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02a2s_0' (82#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_5544_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_1HXVISH' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:10181]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_5544_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02mmu_0' (83#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_5544_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_5544_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02sic_0' (84#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_5544_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_5544_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02tr_0' (85#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_5544_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_1HXVISH' (86#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:10181]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_1OT5DBZ' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:10786]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_5544_sarn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_2' (87#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_5544_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_5544_sawn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_2' (88#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_5544_sawn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_5544_sbn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_2' (89#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_5544_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_5544_srn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_2' (90#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_5544_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_5544_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_2' (91#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_5544_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_1OT5DBZ' (92#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:10786]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_5544_s03a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03a2s_0' (93#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_5544_s03a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's03_entry_pipeline_imp_OQ2XBP' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:11082]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_5544_s03mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03mmu_0' (94#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_5544_s03mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_5544_s03sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03sic_0' (95#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_5544_s03sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_5544_s03tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03tr_0' (96#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_5544_s03tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's03_entry_pipeline_imp_OQ2XBP' (97#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:11082]
INFO: [Synth 8-638] synthesizing module 's03_nodes_imp_JGPTQH' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:11687]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_5544_sarn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_3' (98#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_5544_sarn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_5544_sawn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_3' (99#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_5544_sawn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_5544_sbn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_3' (100#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_5544_sbn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_5544_srn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_3' (101#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_5544_srn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_5544_swn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_3' (102#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_5544_swn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 's03_nodes_imp_JGPTQH' (103#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:11687]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s04a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_5544_s04a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s04a2s_0' (104#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_5544_s04a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's04_entry_pipeline_imp_D7SYAJ' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:11983]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s04mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_5544_s04mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s04mmu_0' (105#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_5544_s04mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s04sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_5544_s04sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s04sic_0' (106#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_5544_s04sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s04tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_5544_s04tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s04tr_0' (107#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_5544_s04tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's04_entry_pipeline_imp_D7SYAJ' (108#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:11983]
INFO: [Synth 8-638] synthesizing module 's04_nodes_imp_9YS64P' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:12588]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_5544_sarn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_4' (109#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_5544_sarn_4.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_5544_sawn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_4' (110#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_5544_sawn_4.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_5544_sbn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_4' (111#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_5544_sbn_4.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_5544_srn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_4' (112#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_5544_srn_4.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_5544_swn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_4' (113#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_5544_swn_4.sv:58]
INFO: [Synth 8-256] done synthesizing module 's04_nodes_imp_9YS64P' (114#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:12588]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s05a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_5544_s05a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s05a2s_0' (115#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_5544_s05a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's05_entry_pipeline_imp_1E65IZ3' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:12884]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s05mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_5544_s05mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s05mmu_0' (116#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_5544_s05mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s05sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_5544_s05sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s05sic_0' (117#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_5544_s05sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s05tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_5544_s05tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s05tr_0' (118#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_5544_s05tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's05_entry_pipeline_imp_1E65IZ3' (119#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:12884]
INFO: [Synth 8-638] synthesizing module 's05_nodes_imp_1GYSADB' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13489]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_5' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_5544_sarn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_5' (120#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_5544_sarn_5.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_5' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_5544_sawn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_5' (121#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_5544_sawn_5.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_5' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_5544_sbn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_5' (122#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_5544_sbn_5.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_5' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_5544_srn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_5' (123#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_5544_srn_5.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_5' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_5544_swn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_5' (124#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_5544_swn_5.sv:58]
INFO: [Synth 8-256] done synthesizing module 's05_nodes_imp_1GYSADB' (125#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13489]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s06a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_64/synth/bd_5544_s06a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s06a2s_0' (126#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_64/synth/bd_5544_s06a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's06_entry_pipeline_imp_1HVUZXU' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13785]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s06mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_61/synth/bd_5544_s06mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s06mmu_0' (127#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_61/synth/bd_5544_s06mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s06sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_63/synth/bd_5544_s06sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s06sic_0' (128#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_63/synth/bd_5544_s06sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s06tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_62/synth/bd_5544_s06tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s06tr_0' (129#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_62/synth/bd_5544_s06tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's06_entry_pipeline_imp_1HVUZXU' (130#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13785]
INFO: [Synth 8-638] synthesizing module 's06_nodes_imp_1HZ1DB8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:14390]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_6' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_65/synth/bd_5544_sarn_6.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_6' (131#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_65/synth/bd_5544_sarn_6.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_6' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_67/synth/bd_5544_sawn_6.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_6' (132#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_67/synth/bd_5544_sawn_6.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_6' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_69/synth/bd_5544_sbn_6.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_6' (133#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_69/synth/bd_5544_sbn_6.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_6' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_66/synth/bd_5544_srn_6.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_6' (134#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_66/synth/bd_5544_srn_6.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_6' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_68/synth/bd_5544_swn_6.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_6' (135#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_68/synth/bd_5544_swn_6.sv:58]
INFO: [Synth 8-256] done synthesizing module 's06_nodes_imp_1HZ1DB8' (136#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:14390]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s07a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_73/synth/bd_5544_s07a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s07a2s_0' (137#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_73/synth/bd_5544_s07a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's07_entry_pipeline_imp_ORS78M' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:14686]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s07mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_70/synth/bd_5544_s07mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s07mmu_0' (138#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_70/synth/bd_5544_s07mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s07sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_72/synth/bd_5544_s07sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s07sic_0' (139#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_72/synth/bd_5544_s07sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s07tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_71/synth/bd_5544_s07tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s07tr_0' (140#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_71/synth/bd_5544_s07tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's07_entry_pipeline_imp_ORS78M' (141#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:14686]
INFO: [Synth 8-638] synthesizing module 's07_nodes_imp_QIBD8Y' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:15291]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_7' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_74/synth/bd_5544_sarn_7.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_7' (142#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_74/synth/bd_5544_sarn_7.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_7' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_76/synth/bd_5544_sawn_7.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_7' (143#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_76/synth/bd_5544_sawn_7.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_7' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_78/synth/bd_5544_sbn_7.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_7' (144#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_78/synth/bd_5544_sbn_7.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_7' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_75/synth/bd_5544_srn_7.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_7' (145#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_75/synth/bd_5544_srn_7.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_7' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_77/synth/bd_5544_swn_7.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_7' (146#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_77/synth/bd_5544_swn_7.sv:58]
INFO: [Synth 8-256] done synthesizing module 's07_nodes_imp_QIBD8Y' (147#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:15291]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s08a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_82/synth/bd_5544_s08a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s08a2s_0' (148#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_82/synth/bd_5544_s08a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's08_entry_pipeline_imp_D49N3I' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:15587]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s08mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_79/synth/bd_5544_s08mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s08mmu_0' (149#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_79/synth/bd_5544_s08mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s08sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_81/synth/bd_5544_s08sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s08sic_0' (150#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_81/synth/bd_5544_s08sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s08tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_80/synth/bd_5544_s08tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s08tr_0' (151#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_80/synth/bd_5544_s08tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's08_entry_pipeline_imp_D49N3I' (152#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:15587]
INFO: [Synth 8-638] synthesizing module 's08_nodes_imp_2J3E3O' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:16192]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_83/synth/bd_5544_sarn_8.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_8' (153#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_83/synth/bd_5544_sarn_8.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_85/synth/bd_5544_sawn_8.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_8' (154#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_85/synth/bd_5544_sawn_8.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_87/synth/bd_5544_sbn_8.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_8' (155#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_87/synth/bd_5544_sbn_8.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_84/synth/bd_5544_srn_8.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_8' (156#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_84/synth/bd_5544_srn_8.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_8' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_86/synth/bd_5544_swn_8.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_8' (157#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_86/synth/bd_5544_swn_8.sv:58]
INFO: [Synth 8-256] done synthesizing module 's08_nodes_imp_2J3E3O' (158#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:16192]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s09a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_91/synth/bd_5544_s09a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s09a2s_0' (159#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_91/synth/bd_5544_s09a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's09_entry_pipeline_imp_1E00HDM' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:16488]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s09mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_88/synth/bd_5544_s09mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s09mmu_0' (160#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_88/synth/bd_5544_s09mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s09sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_90/synth/bd_5544_s09sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s09sic_0' (161#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_90/synth/bd_5544_s09sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s09tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_89/synth/bd_5544_s09tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s09tr_0' (162#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_89/synth/bd_5544_s09tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's09_entry_pipeline_imp_1E00HDM' (163#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:16488]
INFO: [Synth 8-638] synthesizing module 's09_nodes_imp_15305SI' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:17093]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_9' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_92/synth/bd_5544_sarn_9.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_9' (164#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_92/synth/bd_5544_sarn_9.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_9' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_94/synth/bd_5544_sawn_9.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_9' (165#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_94/synth/bd_5544_sawn_9.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_9' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_96/synth/bd_5544_sbn_9.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_9' (166#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_96/synth/bd_5544_sbn_9.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_9' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_93/synth/bd_5544_srn_9.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_9' (167#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_93/synth/bd_5544_srn_9.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_9' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_95/synth/bd_5544_swn_9.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_9' (168#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_95/synth/bd_5544_swn_9.sv:58]
INFO: [Synth 8-256] done synthesizing module 's09_nodes_imp_15305SI' (169#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:17093]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s10a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_100/synth/bd_5544_s10a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s10a2s_0' (170#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_100/synth/bd_5544_s10a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's10_entry_pipeline_imp_1CILS1B' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:17389]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s10mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_97/synth/bd_5544_s10mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s10mmu_0' (171#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_97/synth/bd_5544_s10mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s10sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_99/synth/bd_5544_s10sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s10sic_0' (172#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_99/synth/bd_5544_s10sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s10tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_98/synth/bd_5544_s10tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s10tr_0' (173#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_98/synth/bd_5544_s10tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's10_entry_pipeline_imp_1CILS1B' (174#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:17389]
INFO: [Synth 8-638] synthesizing module 's10_nodes_imp_10JVF22' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:17994]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_10' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_101/synth/bd_5544_sarn_10.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_10' (175#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_101/synth/bd_5544_sarn_10.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_10' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_103/synth/bd_5544_sawn_10.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_10' (176#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_103/synth/bd_5544_sawn_10.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_10' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_105/synth/bd_5544_sbn_10.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_10' (177#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_105/synth/bd_5544_sbn_10.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_10' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_102/synth/bd_5544_srn_10.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_10' (178#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_102/synth/bd_5544_srn_10.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_10' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_104/synth/bd_5544_swn_10.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_10' (179#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_104/synth/bd_5544_swn_10.sv:58]
INFO: [Synth 8-256] done synthesizing module 's10_nodes_imp_10JVF22' (180#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:17994]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s11a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_109/synth/bd_5544_s11a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s11a2s_0' (181#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_109/synth/bd_5544_s11a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's11_entry_pipeline_imp_EVZ4SB' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:18290]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s11mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_106/synth/bd_5544_s11mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s11mmu_0' (182#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_106/synth/bd_5544_s11mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s11sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_108/synth/bd_5544_s11sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s11sic_0' (183#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_108/synth/bd_5544_s11sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s11tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_107/synth/bd_5544_s11tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s11tr_0' (184#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_107/synth/bd_5544_s11tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's11_entry_pipeline_imp_EVZ4SB' (185#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:18290]
INFO: [Synth 8-638] synthesizing module 's11_nodes_imp_8INYQ4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:18895]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_11' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_110/synth/bd_5544_sarn_11.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_11' (186#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_110/synth/bd_5544_sarn_11.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_11' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_112/synth/bd_5544_sawn_11.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_11' (187#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_112/synth/bd_5544_sawn_11.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_11' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_114/synth/bd_5544_sbn_11.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_11' (188#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_114/synth/bd_5544_sbn_11.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_11' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_111/synth/bd_5544_srn_11.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_11' (189#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_111/synth/bd_5544_srn_11.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_11' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_113/synth/bd_5544_swn_11.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_11' (190#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_113/synth/bd_5544_swn_11.sv:58]
INFO: [Synth 8-256] done synthesizing module 's11_nodes_imp_8INYQ4' (191#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:18895]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s12a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_118/synth/bd_5544_s12a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s12a2s_0' (192#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_118/synth/bd_5544_s12a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's12_entry_pipeline_imp_IO9B5Y' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:19191]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s12mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_115/synth/bd_5544_s12mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s12mmu_0' (193#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_115/synth/bd_5544_s12mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s12sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_117/synth/bd_5544_s12sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s12sic_0' (194#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_117/synth/bd_5544_s12sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s12tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_116/synth/bd_5544_s12tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s12tr_0' (195#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_116/synth/bd_5544_s12tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's12_entry_pipeline_imp_IO9B5Y' (196#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:19191]
INFO: [Synth 8-638] synthesizing module 's12_nodes_imp_RF4387' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:19796]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_12' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_119/synth/bd_5544_sarn_12.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_12' (197#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_119/synth/bd_5544_sarn_12.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_12' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_121/synth/bd_5544_sawn_12.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_12' (198#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_121/synth/bd_5544_sawn_12.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_12' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_123/synth/bd_5544_sbn_12.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_12' (199#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_123/synth/bd_5544_sbn_12.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_12' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_120/synth/bd_5544_srn_12.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_12' (200#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_120/synth/bd_5544_srn_12.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_12' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_122/synth/bd_5544_swn_12.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_12' (201#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_122/synth/bd_5544_swn_12.sv:58]
INFO: [Synth 8-256] done synthesizing module 's12_nodes_imp_RF4387' (202#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:19796]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s13a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_127/synth/bd_5544_s13a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s13a2s_0' (203#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_127/synth/bd_5544_s13a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's13_entry_pipeline_imp_1O00BGY' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:20092]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s13mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_124/synth/bd_5544_s13mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s13mmu_0' (204#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_124/synth/bd_5544_s13mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s13sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_126/synth/bd_5544_s13sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s13sic_0' (205#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_126/synth/bd_5544_s13sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s13tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_125/synth/bd_5544_s13tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s13tr_0' (206#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_125/synth/bd_5544_s13tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's13_entry_pipeline_imp_1O00BGY' (207#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:20092]
INFO: [Synth 8-638] synthesizing module 's13_nodes_imp_1YZR9R5' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:20697]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_13' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_128/synth/bd_5544_sarn_13.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_13' (208#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_128/synth/bd_5544_sarn_13.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_13' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_130/synth/bd_5544_sawn_13.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_13' (209#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_130/synth/bd_5544_sawn_13.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_13' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_132/synth/bd_5544_sbn_13.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_13' (210#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_132/synth/bd_5544_sbn_13.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_13' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_129/synth/bd_5544_srn_13.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_13' (211#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_129/synth/bd_5544_srn_13.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_13' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_131/synth/bd_5544_swn_13.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_13' (212#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_131/synth/bd_5544_swn_13.sv:58]
INFO: [Synth 8-256] done synthesizing module 's13_nodes_imp_1YZR9R5' (213#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:20697]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s14a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_136/synth/bd_5544_s14a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s14a2s_0' (214#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_136/synth/bd_5544_s14a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's14_entry_pipeline_imp_1CFB9A4' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:20993]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s14mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_133/synth/bd_5544_s14mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s14mmu_0' (215#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_133/synth/bd_5544_s14mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s14sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_135/synth/bd_5544_s14sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s14sic_0' (216#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_135/synth/bd_5544_s14sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s14tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_134/synth/bd_5544_s14tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s14tr_0' (217#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_134/synth/bd_5544_s14tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's14_entry_pipeline_imp_1CFB9A4' (218#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:20993]
INFO: [Synth 8-638] synthesizing module 's14_nodes_imp_16QX9EP' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:21598]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_14' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_137/synth/bd_5544_sarn_14.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_14' (219#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_137/synth/bd_5544_sarn_14.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_14' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_139/synth/bd_5544_sawn_14.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_14' (220#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_139/synth/bd_5544_sawn_14.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_14' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_141/synth/bd_5544_sbn_14.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_14' (221#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_141/synth/bd_5544_sbn_14.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_14' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_138/synth/bd_5544_srn_14.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_14' (222#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_138/synth/bd_5544_srn_14.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_14' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_140/synth/bd_5544_swn_14.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_14' (223#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_140/synth/bd_5544_swn_14.sv:58]
INFO: [Synth 8-256] done synthesizing module 's14_nodes_imp_16QX9EP' (224#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:21598]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s15a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_145/synth/bd_5544_s15a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s15a2s_0' (225#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_145/synth/bd_5544_s15a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's15_entry_pipeline_imp_EYYELK' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:21894]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s15mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_142/synth/bd_5544_s15mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s15mmu_0' (226#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_142/synth/bd_5544_s15mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s15sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_144/synth/bd_5544_s15sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s15sic_0' (227#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_144/synth/bd_5544_s15sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s15tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_143/synth/bd_5544_s15tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s15tr_0' (228#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_143/synth/bd_5544_s15tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's15_entry_pipeline_imp_EYYELK' (229#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:21894]
INFO: [Synth 8-638] synthesizing module 's15_nodes_imp_1Z4S5Z' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:22499]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_15' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_146/synth/bd_5544_sarn_15.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_15' (230#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_146/synth/bd_5544_sarn_15.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_15' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_148/synth/bd_5544_sawn_15.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_15' (231#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_148/synth/bd_5544_sawn_15.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_15' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_150/synth/bd_5544_sbn_15.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_15' (232#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_150/synth/bd_5544_sbn_15.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_15' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_147/synth/bd_5544_srn_15.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_15' (233#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_147/synth/bd_5544_srn_15.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_15' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_149/synth/bd_5544_swn_15.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_15' (234#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_149/synth/bd_5544_swn_15.sv:58]
INFO: [Synth 8-256] done synthesizing module 's15_nodes_imp_1Z4S5Z' (235#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:22499]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_MNYMME' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:22795]
INFO: [Synth 8-638] synthesizing module 'bd_5544_arsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_5544_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_arsw_0' (238#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_5544_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_awsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_5544_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_awsw_0' (239#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_5544_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_bsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_5544_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_bsw_0' (240#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_5544_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_rsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_5544_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_rsw_0' (241#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_5544_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_wsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_5544_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_wsw_0' (242#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_5544_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_MNYMME' (243#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:22795]
INFO: [Synth 8-256] done synthesizing module 'bd_5544' (244#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_smartconnect_0_0' (245#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/synth/Uart_ETH_smartconnect_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 884.535 ; gain = 475.438
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 884.535 ; gain = 475.438
INFO: [Device 21-403] Loading part xc7z020clg400-1
write_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4015.637 ; gain = 304.598
Constraint Validation Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 4015.637 ; gain = 304.598
Finished Constraint Validation : Time (s): cpu = 00:04:57 ; elapsed = 00:05:07 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:57 ; elapsed = 00:05:07 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:57 ; elapsed = 00:05:07 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:10 ; elapsed = 00:05:21 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:18 ; elapsed = 00:06:54 . Memory (MB): peak = 4015.637 ; gain = 3606.539
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             | RAM32M x 29    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             | RAM32M x 29    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 33              | RAM32M x 6     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 33              | RAM32M x 6     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[7].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[8].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[9].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[10].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[11].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[12].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[13].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[14].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[15].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 109             | RAM32M x 19    | 
|\s15_nodes/s15_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s15_nodes/s15_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s15_nodes/s15_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s15_nodes/s15_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s15_nodes/s15_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s15_nodes/s15_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s15_nodes/s15_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s15_nodes/s15_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s15_nodes/s15_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s15_nodes/s15_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s14_nodes/s14_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s14_nodes/s14_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s14_nodes/s14_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s14_nodes/s14_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s14_nodes/s14_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s14_nodes/s14_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s14_nodes/s14_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s14_nodes/s14_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s14_nodes/s14_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s14_nodes/s14_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s12_nodes/s12_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s12_nodes/s12_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s12_nodes/s12_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s12_nodes/s12_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s12_nodes/s12_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s12_nodes/s12_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s12_nodes/s12_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s12_nodes/s12_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s12_nodes/s12_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s12_nodes/s12_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s13_nodes/s13_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s13_nodes/s13_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s13_nodes/s13_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s13_nodes/s13_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s13_nodes/s13_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s13_nodes/s13_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s13_nodes/s13_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s13_nodes/s13_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s13_nodes/s13_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s13_nodes/s13_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s08_nodes/s08_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s08_nodes/s08_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s08_nodes/s08_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s08_nodes/s08_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s08_nodes/s08_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s08_nodes/s08_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s08_nodes/s08_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s08_nodes/s08_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s08_nodes/s08_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s08_nodes/s08_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s10_nodes/s10_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s10_nodes/s10_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s10_nodes/s10_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s10_nodes/s10_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s10_nodes/s10_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s10_nodes/s10_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s10_nodes/s10_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s10_nodes/s10_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s10_nodes/s10_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s10_nodes/s10_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s07_nodes/s07_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s07_nodes/s07_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s07_nodes/s07_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s07_nodes/s07_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s07_nodes/s07_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s07_nodes/s07_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s07_nodes/s07_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s07_nodes/s07_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s07_nodes/s07_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s07_nodes/s07_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s06_nodes/s06_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s06_nodes/s06_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s06_nodes/s06_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s06_nodes/s06_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s06_nodes/s06_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s06_nodes/s06_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s06_nodes/s06_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s06_nodes/s06_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s06_nodes/s06_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s06_nodes/s06_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s09_nodes/s09_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s09_nodes/s09_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s09_nodes/s09_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s09_nodes/s09_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s09_nodes/s09_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s09_nodes/s09_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s09_nodes/s09_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s09_nodes/s09_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s09_nodes/s09_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s09_nodes/s09_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s05_nodes/s05_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s05_nodes/s05_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s05_nodes/s05_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s05_nodes/s05_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s05_nodes/s05_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s05_nodes/s05_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s05_nodes/s05_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s05_nodes/s05_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s05_nodes/s05_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s05_nodes/s05_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s04_nodes/s04_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s04_nodes/s04_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s04_nodes/s04_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s04_nodes/s04_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s04_nodes/s04_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s04_nodes/s04_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s04_nodes/s04_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s04_nodes/s04_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s04_nodes/s04_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s04_nodes/s04_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s11_nodes/s11_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s11_nodes/s11_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s11_nodes/s11_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s11_nodes/s11_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s11_nodes/s11_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s11_nodes/s11_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s11_nodes/s11_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s11_nodes/s11_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s11_nodes/s11_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s11_nodes/s11_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s03_nodes/s03_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s03_nodes/s03_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s03_nodes/s03_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M x 25    | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 43              | RAM32M x 8     | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 121             | RAM32M x 21    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:31 ; elapsed = 00:07:07 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Timing Optimization : Time (s): cpu = 00:07:18 ; elapsed = 00:07:55 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Technology Mapping : Time (s): cpu = 00:07:49 ; elapsed = 00:08:33 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished IO Insertion : Time (s): cpu = 00:07:57 ; elapsed = 00:08:42 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Renaming Generated Instances : Time (s): cpu = 00:07:58 ; elapsed = 00:08:42 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:13 ; elapsed = 00:08:58 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Renaming Generated Ports : Time (s): cpu = 00:08:13 ; elapsed = 00:08:58 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Handling Custom Attributes : Time (s): cpu = 00:08:16 ; elapsed = 00:09:00 . Memory (MB): peak = 4015.637 ; gain = 3606.539
Finished Renaming Generated Nets : Time (s): cpu = 00:08:16 ; elapsed = 00:09:01 . Memory (MB): peak = 4015.637 ; gain = 3606.539

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |  1035|
|3     |LUT2     |  3378|
|4     |LUT3     |  1989|
|5     |LUT4     |  6912|
|6     |LUT5     |  2410|
|7     |LUT6     |  7196|
|8     |MUXF7    |   808|
|9     |MUXF8    |   381|
|10    |RAM16X1D |    16|
|11    |RAM32M   |  1760|
|12    |RAM32X1D |    35|
|13    |SRL16    |     1|
|14    |SRLC32E  |   276|
|15    |FDR      |     4|
|16    |FDRE     | 19094|
|17    |FDSE     |   653|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:08:16 ; elapsed = 00:09:01 . Memory (MB): peak = 4015.637 ; gain = 3606.539
synth_design: Time (s): cpu = 00:08:51 ; elapsed = 00:09:41 . Memory (MB): peak = 4015.637 ; gain = 3614.301
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4015.637 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4015.637 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4015.637 ; gain = 0.000
