// Seed: 3667763129
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4
);
  always @(posedge id_1) begin
    id_2 <= id_1 + 1'b0;
  end
endmodule
`endcelldefine
