AuthorID,Author,Date,Content,Attachments,Reactions
"1261384380417445909","GitHubber#4612","2025-04-14T14:38:11.3860000+00:00","Joined the server.","",""
"169786952432746498","mithro_","2025-04-14T14:52:34.7130000+00:00","Testing?","",""
"492702620759228416","mattvenn","2025-04-14T14:54:06.2950000+00:00","hey!","",""
"169786952432746498","mithro_","2025-04-14T14:54:23.6470000+00:00","Slowly getting things set up","",""
"169786952432746498","mithro_","2025-04-14T14:54:37.4540000+00:00","Should have a new website up with a whole bunch more information within a day or two","","ðŸ‘ (2),â¤ï¸ (2)"
"1184268085822238821","saladchap","2025-04-14T16:15:08.6330000+00:00","Hello","",""
"329773739061411861","_mwelling_","2025-04-14T16:58:02.9180000+00:00","ðŸ‘‹","",""
"323371864074485771","mole99","2025-04-14T17:38:09.9980000+00:00","Hi all ðŸ‘‹","",""
"169786952432746498","mithro_","2025-04-15T02:22:12.7650000+00:00","A better website should now be up at https://wafer.space","",""
"329773739061411861","_mwelling_","2025-04-15T03:33:19.8020000+00:00","The icon at the top of the page links to https://snowlake-jekyll-v2.pages.dev/","",""
"329773739061411861","_mwelling_","2025-04-15T03:33:44.2070000+00:00","Should probably redirect to home page","",""
"169786952432746498","mithro_","2025-04-15T08:35:07.6310000+00:00","Should be fixed now.","",""
"1071653002986926112","algofoogle","2025-04-15T10:52:58.2380000+00:00","Howdy folks! Good to see you all here ðŸ™‚ @Tim 'mithro' Ansell the website's off to a good start.","","ðŸ‘‹ (3),ðŸ˜‹ (1)"
"270097799637368834","proppy","2025-04-15T18:09:40.7170000+00:00","How's the progress guys?","",""
"169786952432746498","mithro_","2025-04-15T18:27:09.0100000+00:00","Slowly getting there - new website is up at https://wafer.space","",""
"169786952432746498","mithro_","2025-04-15T18:32:05.4650000+00:00","I have an official company in Singapore","",""
"169786952432746498","mithro_","2025-04-16T00:07:52.7090000+00:00","@everyone  - Hey braintrust! I'd like your thoughts on potential wafer.space logos, can you vote @ https://www.freelancer.com/contest/poll-MjU0NTgwNjox","","ðŸš€ (3),ðŸ”¥ (1)"
"1184268085822238821","saladchap","2025-04-16T06:09:46.4500000+00:00","All of them are too rocket ship / outer space - y imo, could be easily interpreted as a space or satellite company rather than asic or wafer fab service","",""
"270097799637368834","proppy","2025-04-16T06:28:57.2150000+00:00","With ""wafer"" as the name and all, I think this really represents what our company logo could be.","general_media/foto-teaser-newsletter-4-martie-Sshutterst-8F5D9.png","â¤ï¸ (1)"
"270097799637368834","proppy","2025-04-16T06:29:56.6030000+00:00","lmk what ya'll think though, let's get some ideas going guys.","",""
"1071653002986926112","algofoogle","2025-04-16T07:40:58.5920000+00:00","I agree with @stuart though Iâ€™m partial to the Saturn-like one, if it perhaps had the flat-bottom of a wafer. Also, now Iâ€™m hungry @proppy ðŸ˜‰","",""
"1184268085822238821","saladchap","2025-04-16T07:52:00.6260000+00:00","I'm AFK so can't do much creativity rn but will do some thinking ðŸ‘Œ","",""
"1071653002986926112","algofoogle","2025-04-16T09:45:02.3440000+00:00","I would normally fire up Illustrator and try a few things but I have been AFK for most of today too so I let ChatGPT try a few things with the planet concept. I'm sharing these ones in case it helps stimulate any other ideas. I wanted it to try progressively morphing the ""floating dice"" from squares to ""stars"" but it wouldn't play ball. If I were to riff on this more, it would be to combine the two right-side ones, merging the ""horizon"" effect (which doubles as a wafer ""flat"" edge) better with the floating dice/stars.","general_media/waferspace-planet-D8C72.png",""
"1184268085822238821","saladchap","2025-04-16T13:05:42.5490000+00:00","Still a bit too outer space-y imo, but I might be suffering bias from TT spasics project","",""
"1184268085822238821","saladchap","2025-04-16T13:06:10.0810000+00:00","","general_media/file_00000000c390620a82672efebef3f333_conv-E0BDC.png",""
"1184268085822238821","saladchap","2025-04-16T13:06:20.2810000+00:00","I'm feeding the gpt robots too","",""
"169786952432746498","mithro_","2025-04-16T16:06:34.9000000+00:00","Round two - https://www.freelancer.com/contest/poll-MjU0NTgwNjoy","",""
"169786952432746498","mithro_","2025-04-16T16:25:08.0300000+00:00","So far the two most popular entries are","",""
"169786952432746498","mithro_","2025-04-16T16:25:27.0970000+00:00","","general_media/67f7bbfcacc55_thumb-760C1.png,general_media/67f82de7e808a_thumb-A242C.png",""
"643551115920670720","digshadow","2025-04-17T16:09:24.8140000+00:00","Left is a bit busy to me","",""
"492702620759228416","mattvenn","2025-04-17T16:58:06.5370000+00:00","how about get rid of the planet and add a notch on the left one","","ðŸ‘ (1)"
"1071653002986926112","algofoogle","2025-04-17T21:44:31.4160000+00:00","Yeah I think that might be an improvement","",""
"169786952432746498","mithro_","2025-05-03T17:52:20.9190000+00:00","Hi everyone! The logo I've ended up going with is the following","",""
"169786952432746498","mithro_","2025-05-03T17:52:56.2900000+00:00","","general_media/Wafer.Space.bw.128x128-F9BAE.png","âœ¨ (4),ðŸš€ (3),â›µ (1)"
"169786952432746498","mithro_","2025-05-12T03:12:50.6320000+00:00","BTW I've started putting together a list of projects and stuff I'm thinking about putting in empty slots on the first shuttle run","",""
"169786952432746498","mithro_","2025-05-12T03:12:52.7290000+00:00","https://docs.google.com/document/d/1kyo9Qcsu0RMXwUS2woMCOvf14YvA0IqpgDkZmIRFZpc/edit?tab=t.0","","ðŸš€ (1)"
"1071653002986926112","algofoogle","2025-05-13T05:31:06.8540000+00:00","Iâ€™m trying to think of wacky ideasâ€¦ maybe some sort of die that is actually a micro-probe array for testing other dice, flip-chip-bed-of-nails? I wonder if thereâ€™s any way you could make a â€œsquishyâ€ interposer to put between such a die and the thing you want to probe","",""
"492702620759228416","mattvenn","2025-05-15T14:10:54.7930000+00:00","how are things going @Tim 'mithro' Ansell ?","",""
"169786952432746498","mithro_","2025-05-15T14:31:03.8850000+00:00","Slowly getting there with everything","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-05-15T14:56:22.5360000+00:00","@Matt Venn - It's been fun to actually get closer to the metal then I have been for a while","",""
"169786952432746498","mithro_","2025-05-15T15:11:53.9370000+00:00","@Matt Venn - Figuring out what the limits are has been interesting, specially things like this table ->","general_media/image-7BDE8.png",""
"596068704471482370","246tnt","2025-05-15T16:00:17.3660000+00:00","What are you trying to compare with that table ðŸ¤”","",""
"596068704471482370","246tnt","2025-05-15T16:01:37.6480000+00:00","It's the number of 3 input AND cells you can put in the same area as an SRAM ... But I'm not sure how that metric is helpful ?","",""
"169786952432746498","mithro_","2025-05-15T16:09:54.9310000+00:00","@tnt - Number of latches (IE 1 bit of storage) to SRAM","",""
"596068704471482370","246tnt","2025-05-15T16:10:29.4230000+00:00","Where did you find a latch in the gf180 standard cell library ? I didn't see one at first glance.","",""
"169786952432746498","mithro_","2025-05-15T16:10:56.6890000+00:00","@tnt -","general_media/image-E6826.png",""
"169786952432746498","mithro_","2025-05-15T16:11:57.4210000+00:00","https://docs.google.com/spreadsheets/d/1__CaMhJ88QpAhJFrScrBWYnRrFHs8kl6nTi9r7uFDIw/edit?gid=498165305#gid=498165305","",""
"596068704471482370","246tnt","2025-05-15T16:11:59.0010000+00:00","Oh, I see, they don't have the same naming scheme.","",""
"596068704471482370","246tnt","2025-05-15T16:12:28.8020000+00:00","I was looking for `dlxxx` for latches but it's named `latq`","",""
"169786952432746498","mithro_","2025-05-15T16:12:38.3900000+00:00","","general_media/image-CF2A4.png",""
"169786952432746498","mithro_","2025-05-15T16:13:03.9790000+00:00","@tnt - Dammit, that was an oversight, seems like they should have been dlxxx","",""
"169786952432746498","mithro_","2025-05-15T16:13:41.7520000+00:00","@tnt - I was looking at how to do a compact standard cell based ""programmable"" mux","",""
"169786952432746498","mithro_","2025-05-15T16:13:43.5680000+00:00","https://docs.google.com/drawings/d/1YEM74jc4aNdtRJ-IsS7GyEP_q4M2Ckr523fqsclLHLc/edit","",""
"169786952432746498","mithro_","2025-05-15T16:14:47.6710000+00:00","```
gf180mcu_fd_sc_mcu7t5v0__mux4_4 -- 21.28 um
gf180mcu_fd_sc_mcu7t5v0__latq_1 -- 11.20 um
```","",""
"169786952432746498","mithro_","2025-05-15T16:16:01.7960000+00:00","Then I discovered the `bufz_4` is also 11.20um in size","",""
"596068704471482370","246tnt","2025-05-15T16:17:43.4090000+00:00","Not sure what you mean exactly by ""programmable mux"" TBH.","",""
"169786952432746498","mithro_","2025-05-15T16:19:04.1390000+00:00","A mux where the input choice is controlled by a storage element","",""
"596068704471482370","246tnt","2025-05-15T16:19:22.4400000+00:00","Ok. So like a FPGA LUT cell basically.","",""
"596068704471482370","246tnt","2025-05-15T16:20:05.9930000+00:00","But your diagram seem to show a serial configuraiton like a shift register ... and you can only do that with actul register (i.e. FFs), you can't make a shift register with latches, that just doesn't work.","",""
"169786952432746498","mithro_","2025-05-15T16:20:59.1450000+00:00","Oh, yeah - I guess you are right","",""
"169786952432746498","mithro_","2025-05-15T16:25:35.8610000+00:00","@tnt - Actually, if you had two enables then it should work, right?","",""
"596068704471482370","246tnt","2025-05-15T16:26:30.8720000+00:00","No. Two consecutive latches will always have the same output.","",""
"596068704471482370","246tnt","2025-05-15T16:26:50.8230000+00:00","Basically two latches with non overlapping enable is one flip-flop ...","",""
"169786952432746498","mithro_","2025-05-15T16:32:51.1960000+00:00","@tnt - If you have Enable A and Enable B, then every ""even numbered latch"" in the chain is connected to Enable A and ever ""old numbered"" latch in the chain is connected to Enable B, then you should be able to pulse Enable A, then Enable B, right?","",""
"596068704471482370","246tnt","2025-05-15T16:35:46.4380000+00:00","Say you pulse Enable A ... all `A` latches now hold the value of the `B` latches before them. Whatever value they used to hold is now gone. So you only have N/2 distinct values in the chain.","",""
"169786952432746498","mithro_","2025-05-15T16:39:08.3370000+00:00","Ahh, yeah","",""
"169786952432746498","mithro_","2025-05-15T16:40:08.7260000+00:00","Having the alternative enables does prevent hold violations between the elements if they where flipflops","",""
"169786952432746498","mithro_","2025-05-15T16:43:41.8650000+00:00","What is it that the AI's always say when you point out that there stuff is borked? ðŸ˜›","",""
"169786952432746498","mithro_","2025-05-15T16:50:09.3540000+00:00","```
2 * gf180mcu_fd_sc_mcu7t5v0__dffq_1 ~= 1 * gf180mcu_fd_sc_mcu7t5v0__mux4_1 + 1 * gf180mcu_fd_sc_mcu7t5v0__inv_8
```","",""
"169786952432746498","mithro_","2025-05-15T16:54:20.5220000+00:00","I also have yet to understand if the routing I'm drawing is even possible on the technology","",""
"169786952432746498","mithro_","2025-05-15T16:58:23.2570000+00:00","Sadly the numbers don't line up as well....","",""
"169786952432746498","mithro_","2025-05-15T17:01:16.5830000+00:00","Stupid reality screwing up nice theory ðŸ™‚","",""
"169786952432746498","mithro_","2025-05-15T17:11:15.6480000+00:00","","general_media/image-3D558.png",""
"169786952432746498","mithro_","2025-05-15T17:26:52.5040000+00:00","I wonder how the drive strength effects timing and stuff","",""
"169786952432746498","mithro_","2025-05-15T17:31:17.9010000+00:00","I assume that a higher drive strength cell also puts more load on the cell driving it?","",""
"169786952432746498","mithro_","2025-05-15T17:32:01.2000000+00:00","@tnt - I do have your talk with Matt Venn on the Tiny Tapeout multiplexer stuff on my to watch list","",""
"596068704471482370","246tnt","2025-05-15T18:02:08.0060000+00:00","Usually large size buffer like _8 / _12 / _16 will have a progressive build up internally. Like the first stage will be a single transitor inverter, then driving a 4 transistor one then drivingthe final 16 one for instance.","",""
"596068704471482370","246tnt","2025-05-15T18:12:07.2310000+00:00","And  2 clock for FFs is a horrible idea. It doesn't help for hold violations, on the contrary, it's a sure way to have more issues ...","",""
"169786952432746498","mithro_","2025-05-15T23:16:21.1310000+00:00","@tnt - I found these diagrams from a long while back. I think it actually connected back to the N/2 distinct values on the chain issue you pointed out with the latches -- Tim Edwards explained something about how flip flops are kinda of built internally with two latches with one enable driven by an inverted clock signal so both latches are never ""open/passing data"" at the same time. Somehow I've forgotten all the correct details and am super fuzzy on what I'm trying to say here.","general_media/image-C538E.png,general_media/image-412E2.png",""
"169786952432746498","mithro_","2025-05-16T01:19:27.8700000+00:00","Ahh ha","general_media/7a022f70-9594-4233-8ff0-a80683b59b9b-82087.png",""
"596068704471482370","246tnt","2025-05-16T07:44:37.1990000+00:00","Yes, if you construct the FFs ""manually"" using 2 latches, then using two non-overlapping clocks you can make things safer ... assuming you generate those two non overlapping clocks correcly.","",""
"492702620759228416","mattvenn","2025-05-16T08:00:04.8110000+00:00","I'm missing how this relates to an mpw service, can someone explain?","",""
"596068704471482370","246tnt","2025-05-16T09:30:35.1880000+00:00","ðŸ¤·","",""
"492702620759228416","mattvenn","2025-05-16T11:55:48.1090000+00:00","ðŸ˜…","",""
"169786952432746498","mithro_","2025-05-17T17:51:34.1070000+00:00","@Matt Venn - The discussion started at ""Figuring out what the limits are has been interesting""","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-05-17T17:54:34.7620000+00:00","@Matt Venn - All comes back to trying to make sure that I can run the MPW even if not fully full.","","ðŸ‘ (1)"
"443147704126668801","carlfk","2025-05-20T16:30:19.3130000+00:00","what does ""not full"" mean?","",""
"492702620759228416","mattvenn","2025-05-20T16:30:56.4210000+00:00","as in if only 50% of the project slots are sold","",""
"443147704126668801","carlfk","2025-05-20T16:32:36.7320000+00:00","other than money, what would prevent doing a run?","",""
"443147704126668801","carlfk","2025-05-20T16:33:30.8830000+00:00","does more mask detail cost more?","",""
"443147704126668801","carlfk","2025-05-20T16:35:16.6660000+00:00","I would expect blank slots could be filled in with something, like lets make a bunch of similar tests to see how well they line up with simulations","",""
"492702620759228416","mattvenn","2025-05-20T16:38:46.2900000+00:00","If it were me, just the money. How long can I go before I'm broke","",""
"492702620759228416","mattvenn","2025-05-20T16:39:16.8440000+00:00","And yes blank slots can be filled, but high quality projects are rare and take a lot of work","",""
"443147704126668801","carlfk","2025-05-20T16:42:07.9000000+00:00","k - that all fits with what I figured.","",""
"443147704126668801","carlfk","2025-05-20T16:42:56.8760000+00:00","sounds like we should have a bunch of filler projects so the space doesn't go to waste","",""
"1071653002986926112","algofoogle","2025-05-20T20:56:30.1920000+00:00","Totallyâ€¦ get cracking! https://discord.com/channels/1361349522684510449/1361349523724570941/1371324214178611271","",""
"169786952432746498","mithro_","2025-05-26T02:35:03.1890000+00:00","That is what https://docs.google.com/document/d/1kyo9Qcsu0RMXwUS2woMCOvf14YvA0IqpgDkZmIRFZpc/edit?tab=t.0 is all about","",""
"443147704126668801","carlfk","2025-05-26T15:37:52.8170000+00:00","how about:  power rail popper.  a set of decreasing width traces? to see how much power they can really handle compared to what the simulator says","","ðŸ‘ (1)"
"1071653002986926112","algofoogle","2025-05-27T04:09:39.3740000+00:00","I always wanted to try a project like thatâ€¦ a way to test all the things that could go wrong. DRC violations (so long as they donâ€™t violate MR), wrong voltages going to a bunch of devices, chips that could self-destruct (charge pumps?), ESD-unprotected stuffâ€¦ what else?","",""
"169786952432746498","mithro_","2025-05-29T01:08:49.4670000+00:00","@algofoogle (Anton Maurovic) - https://github.com/egorxe/gf180_efuse_compiler","",""
"1071653002986926112","algofoogle","2025-05-29T01:45:22.9800000+00:00","Oh thatâ€™s interesting. Thanks Tim ðŸ™‚ I wonder how reliable the array was on GFMPW0/1. Efabless was always worried about how to produce a safe/reliable eFuse solution for Sky130. I remember fears about things either not popping, or doing so too violently (rupturing laminations or leading to shorts elsewhere)","",""
"169786952432746498","mithro_","2025-05-29T01:46:37.1630000+00:00","I'm sending an email to enquire about the status","",""
"169786952432746498","mithro_","2025-05-29T01:46:52.0560000+00:00","I don't think it ended up being taped out because the efuses require an extra mask layer or something","",""
"270097799637368834","proppy","2025-05-29T06:00:13.8070000+00:00","Looking good guys, keep up the fantastic work!","",""
"270097799637368834","proppy","2025-05-29T06:00:26.1220000+00:00","https://tenor.com/view/cat-cat-meme-funnt-cat-black-cat-sleepy-cat-gif-16409614852005252877","",""
"169786952432746498","mithro_","2025-05-29T21:49:00.4670000+00:00","From the developer of the Efuse Compiler:
```
Here is a history of this Efuse compiler:
1. Originally the compiler was made in haste for the GFMPW-0 run. My chip with a 9 kBit Efuse block was accepted by Efabless, but unfortunately there was no full chip LVS available in Efabless tapeout flow at the time. So I've missed a critical flaw in this chip - VDD & GND stripes in Efuse blocks were not connected to top level power stripes. The only missing thing were vias connecting stripes on Metal5 to stripes on Metal4.
2. After discovering the power issue I thought there would be no hope to verify the Efuse block in this chip so when the chips arrived I tested mostly other parts of the chip. Efuse was dead as expected, but Caravel and some of my digital test structures worked flawlessly with VDD in range from 3 to 8 Volts which amazed me. GF180MCU seems to be a really robust process :).
3. For the GFMPW-1 I've submitted a chip with fixed power connections problem and introduced several small improvements in Efuse macro, but my chip was not selected for the run.
4. As missing top metal vias was the only thing standing between my curiosity and testing Efuse on GFMPW-0 chips, I thought that maybe it's possible to create vias on finished chips somehow. Some time ago I've got a contact of guys from chip testing industry from a friend, and they agreed to create a couple of vias for me.
5. After chip decap and vias creation on two of Efuse subblocks these subblocks miraculously just worked. I had no single write (one time obviously) or read error on all efuse bytes that were powered during several days I've tested this chip.
6. As I thought that accessible GF180 runs would never happen again I kinda lost the motivation in improving the compiler, but now if there is such a possibility I would like to make it useful.
```","",""
"169786952432746498","mithro_","2025-05-29T21:49:33.2730000+00:00","@digshadow","",""
"169786952432746498","mithro_","2025-05-29T21:56:26.7320000+00:00","@digshadow - Should I ask the guy to send us some spare parts for you to look at / play with? 

(BTW Feel to respond to this next week after your conference.)","","ðŸ‘ (1)"
"643551115920670720","digshadow","2025-05-29T22:22:14.4750000+00:00","Yes, I don't really want to think about this right now, but in general I'm up for a lab day next week if you want to image some things","",""
"1071653002986926112","algofoogle","2025-05-30T00:45:04.7390000+00:00","Very cool ðŸ™‚ thanks for following up","",""
"169786952432746498","mithro_","2025-05-31T02:09:38.4740000+00:00","I started documenting my understanding around the GF's 180nm process technologies @ https://bit.ly/ws-gf180","",""
"1030967417268097115","nnod","2025-06-01T18:56:57.8340000+00:00","ðŸ‘‹","","ðŸ‘‹ (2)"
"169786952432746498","mithro_","2025-06-01T19:56:51.6300000+00:00","@Donn - What is the state of GF180MCU support in OpenLane 2?","",""
"169786952432746498","mithro_","2025-06-01T19:59:58.4060000+00:00","If you have any more comments / thoughts / resources on eFuse releated stuff, please put it into the document @ https://bit.ly/ws-gf180mcu-efuses","",""
"1030967417268097115","nnod","2025-06-01T20:31:51.0910000+00:00","Right behind sky130, it's been in the CI forever","",""
"1030967417268097115","nnod","2025-06-01T20:32:47.4510000+00:00","The key is OL2/LibreLane weren't really used for any GFMPW designs so that practical part is missing","",""
"169786952432746498","mithro_","2025-06-01T20:32:50.8470000+00:00","Do you know if people have used it to tape out? I don't recall how the timeline of Openlane 2 and the MPW programs ended going","",""
"1030967417268097115","nnod","2025-06-01T20:33:02.9300000+00:00","I don't believe so, no.","",""
"169786952432746498","mithro_","2025-06-01T20:33:16.7650000+00:00","Okay","",""
"169786952432746498","mithro_","2025-06-01T20:34:01.1150000+00:00","@Donn - BTW volare has been moved / renamed too?","",""
"1030967417268097115","nnod","2025-06-01T20:34:13.0260000+00:00","Yes - https://github.com/fossi-foundation/ciel","",""
"169786952432746498","mithro_","2025-06-01T20:37:59.6760000+00:00","@Donn - Thanks! Also thanks for all your work on these things.","","ðŸ’¯ (1)"
"1071653002986926112","algofoogle","2025-06-01T22:11:00.0340000+00:00","Cheers Tim. Thereâ€™s a typo in that URL BTW: â€œwfâ€ should be â€œwsâ€","",""
"169786952432746498","mithro_","2025-06-01T22:12:28.2700000+00:00","Fixed I think...","",""
"169786952432746498","mithro_","2025-06-11T19:33:01.8140000+00:00","I have wafer.space business cards! The ones on the right have silver foil look on the logo, while the ones on the right are slightly embossed / raised.","general_media/AP1GczPFxSCd9BPckmg6cSsHIpTDO8L0dagWkAoQWa-FEE71.png",""
"169786952432746498","mithro_","2025-06-12T20:28:36.9920000+00:00","Anyone know much about https://ishi-kai.org/openmpw/shuttle/ptc06/2025/05/24/shuttle_ISHI-Kai_OpenMPW-PTC06-2_start.html ?","",""
"169786952432746498","mithro_","2025-06-17T21:06:41.1270000+00:00","This is super cool -> https://www.youtube.com/watch?v=RFPe4FT126M","",""
"220639106915368960","tholin","2025-06-19T09:26:12.6360000+00:00","Hi! I joined recently and I just realized I should maybe introduce myself for those that donâ€™t know me yet. Iâ€™m here because I have a lot of experience with GF180MCU from my three submissions to GFMPW shuttles (one of which was a multi-project die), and a lot of tapeout experience overall.
I want to help however I can, considering how much time Iâ€™ve spent working with gf180. And am also just excited to get to make chips again using this PDK.","","ðŸ‘‹ (2),ðŸŽ‰ (1)"
"220639106915368960","tholin","2025-06-19T12:54:33.0250000+00:00","I may actually be interested in making a custom standard cell library for gf180, just as I have for sky130. I took a look at the 7 track cells in magic, and I see room for improvement, I think.","",""
"220639106915368960","tholin","2025-06-25T10:48:41.4810000+00:00","After a little bit of fighting with gf180mcuâ€™s oddities, I was able to extract, simulate and characterize one of the 7-track standard cells with magic, SPICE and lctime. So it looks like my usual workflow can work here.
Well, ignoring the fact that the output values of my characterization are up to 50% off from whats in the PDKâ€™s liberty files. Still investigating this.","","ðŸ‘ (1)"
"220639106915368960","tholin","2025-07-02T23:54:02.3990000+00:00","I've begun work on a SCL for gf180mcu using 3.3V transistors","",""
"220639106915368960","tholin","2025-07-02T23:56:13.1390000+00:00","I created an inv_2 cell and characterized it using the exact same parameters for input slew and output load as I did for the inv_2 cell in my sky130 SCL and got promising results.","",""
"220639106915368960","tholin","2025-07-02T23:56:37.6430000+00:00","3.3V gf180 is at least as fast as sky130_fd_sc_hd","","ðŸ‘€ (1)"
"220639106915368960","tholin","2025-07-02T23:56:49.4390000+00:00","But most likely faster","",""
"220639106915368960","tholin","2025-07-02T23:57:46.9680000+00:00","It trades punches with my sky130_as_sc_hs SCL, which outperforms fd_sc_hd by a wide margin.","",""
"220639106915368960","tholin","2025-07-03T16:27:46.6280000+00:00","I have all the cells that I need for yosys and OpenLane to do their things, except a D-Flip-Flop. That one is gonna take a bit. I always struggle with them a bit.","general_media/image-D2C91.png","blobclap (4)"
"169786952432746498","mithro_","2025-07-04T17:41:25.6020000+00:00","@Tholin - Awesome work!","",""
"220639106915368960","tholin","2025-07-04T19:14:48.4420000+00:00","DFF done. About to test it all in a flow for the first time. And then its time for an initial commit to GitHub.","","ðŸ‘ (1)"
"220639106915368960","tholin","2025-07-04T19:55:25.3430000+00:00","","general_media/image-62331.png",""
"220639106915368960","tholin","2025-07-04T19:55:29.3500000+00:00","Gimme a minute for the commit","",""
"220639106915368960","tholin","2025-07-04T22:14:43.1080000+00:00","Apologies for the delay. I encountered some DRC errors, but I canâ€™t test my changes because OpenLane continues to use the previous version of the cell layout files. I donâ€™t know where its getting those from, they are long overwritten. Sadly, I donâ€™t remember what I did to fix this issue the last time I had it.","",""
"220639106915368960","tholin","2025-07-05T15:40:41.8910000+00:00","https://github.com/AvalonSemiconductors/gf180mcu_as_sc_mcu7t3v3","",""
"220639106915368960","tholin","2025-07-05T15:41:43.1650000+00:00","And with that, the hardest parts are actually already behind me. The project is now in the ""smooth sailing"" phase where I can just add more combinatorial logic cells in whatever order I like.","","ðŸ‘ (1),ðŸŽ‰ (3)"
"220639106915368960","tholin","2025-07-05T15:42:47.9920000+00:00","And since I've done this before, I can copy my own work from sky130_as_sc_hs","","ðŸ‘ (1)"
"220639106915368960","tholin","2025-07-08T10:45:00.1280000+00:00","Progress on the SCL has been halted for two days now because I added a mux2 cell and even though nothing appears bad in the liberty file, the GL tests fail unless I disable this cell. Yosys is simply synthesizing bad logic when the mux2 is defined. If anyone has any leads on this, please reach out.","",""
"492702620759228416","mattvenn","2025-07-08T10:47:29.8720000+00:00","you could try asking here: https://yosyshq.discourse.group/","",""
"220639106915368960","tholin","2025-07-15T18:45:54.0110000+00:00","Here, ya'll might get a kick out of this.  The AS2650v2 is a custom MCU/CPU I taped out for GFMPW-1 and on one of the test boards for it, I created this demo. I actually did this almost a year ago, I only just bothered to record it.
https://www.youtube.com/watch?v=8YNhw6dvOw4","","ðŸ’¯ (2),ðŸ¦„ (2)"
"220639106915368960","tholin","2025-07-15T18:47:08.9400000+00:00","Audio also generated by the AS2650v2, but recorded directly from the DAC output. That piezzo is...not good.","",""
"329773739061411861","_mwelling_","2025-07-25T17:10:50.6330000+00:00","@Tim 'mithro' Ansell nice seeing you at open sauce... Hopefully I can find a way to contribute to the first wafer.space shuttle.","","ðŸ‘ (1)"
"220639106915368960","tholin","2025-07-26T16:59:47.9910000+00:00","SCL update: ran a flow on a custom RV32IM core with a tweaked config to optimize for delay to see how far I can push it speed-wise and ended with an fmax=105MHz, while retaining the same density as the 7-track 5V cells. If I let the fmax drop and optimize for area, on the other hand, my SCL has a noticably higher density than the 7-track 5V cells.
And this is all before I added most of the aoi combo cells I planned, so this is likely to improve even more as I keep working. I also have to add that this is not a good RISC-V core I'm compiling here. Its something I threw together in a few hours. Architectural improvements could easily throw this past the 150MHz mark right now.","","ðŸ’¯ (1)"
"220639106915368960","tholin","2025-07-26T17:01:47.6030000+00:00","Another note is that I am testing my SCL against RTL from one of my GFMPW-1 submissions, which means it uses caravel_user_project and OpenLane 1. I don't know what the recommended setup for wafer.space will be, but I assume LibreLane and an OpenFrame-equivalent?
I'll still need to test my SCL against LibreLane and see if that also yields performance improvements.","",""
"220639106915368960","tholin","2025-07-26T17:09:47.3470000+00:00","In other news, I've also started collecting ideas on things I can put onto my submission for the first shuttle. I am planning to again do a multi-project die. The ideas list is quite long by now. I will soon pick out a handful of them and start writing up requirements documents so I can start implementation work the moment the deadline becomes known. I can share a bit of this list if anyone else still needs inspiration.","","ðŸ‘ (2)"
"323371864074485771","mole99","2025-07-27T07:30:06.6200000+00:00","I would expect LibreLane to be used for wafer.space submissions. That's where future development takes place, and it already has quite some nice features (and bug fixes) compared to OpenLane 2 (not to mention OL1). Ultimately it depends on the users how they create their layout, but IMO LibreLane should be the recommended path.

There is of course the existing pad frame from the GFMPW shuttles at Efabless, which is going to be used for the first wafer.space shuttle run.

I'm working on an OpenROAD.PadRing step for IHP, which should work for GF as well, since the IO pads are really not that complicated (compared to e.g. sky130...).
This would make it possible for each submission to wafer.space to have a different die area, which would of course require a more sophisticated reticle stitching. I would assume there to be one or two standard sizes to enable cost-effective packaging of the dies (if needed).","",""
"220639106915368960","tholin","2025-07-27T12:59:37.9980000+00:00","When you say using the existing pad frame from GFMPW, does that mean caravel including the management controller? I have my own (not so good) opinions about caravel, but I don't think I'll be able to test my 3.3V SCL effectively without changes to the IO pads, which I already volunteered to look into sometime soon.","",""
"220639106915368960","tholin","2025-07-27T13:22:00.3260000+00:00","TL;DR the existing IO pads are really slow at 3.3V, so pads specifically geared for 3.3V IO voltage (I assume using the low-voltage FET devices instead) is something that is desperately needed.","",""
"323371864074485771","mole99","2025-07-27T13:28:05.0830000+00:00","No, just the pad frame without Caravel. That should work for most submissions. However, if you want to create your own pad frame, feel free to do so. What matters is that the die size stays the same, as that will make the reticle stitching easy.","",""
"492702620759228416","mattvenn","2025-07-27T13:32:22.6150000+00:00","and probably use the same position for the wirebond, otherwise you'll have a much higher NRE for doing packaging","",""
"323371864074485771","mole99","2025-07-27T13:39:53.6410000+00:00","Yes, although I think Tim wants to try CoB where such changes could be more easily accommodated?","",""
"596068704471482370","246tnt","2025-07-27T13:43:25.0750000+00:00","I really don't understand how programming a CoB machine is cheaper than programming a wire bonder for QFN ... the packaging made by swissbit is literally doing CoB since they use a PCB as the substrate , so if you find someone that does CoB cheap, why can't they do the same thing as swissbit ?","",""
"220639106915368960","tholin","2025-07-27T13:51:24.6890000+00:00","I thought wafer.space won't do packaging? Raw dies only?","",""
"220639106915368960","tholin","2025-07-27T13:51:38.9830000+00:00","I was already looking into options for getting dies packaged on my own.","",""
"220639106915368960","tholin","2025-07-27T13:52:38.3560000+00:00","Anyways, yeah, that sounds good. So its basically OpenFrame, but for gf180.","",""
"220639106915368960","tholin","2025-07-27T13:52:50.6180000+00:00","Hmmmm","",""
"220639106915368960","tholin","2025-07-27T13:53:57.8930000+00:00","Yeah, if I make custom IO pads, I can arrange them in the same pattern as is required.","",""
"323371864074485771","mole99","2025-07-27T13:54:46.3060000+00:00","I was thinking more along the lines of doing a few pieces with a manual wire bonder, like you guys did with TT-CoB. That should be enough to verify Tholin's standard cells. Anyway, Tim will have to tell you what he actually has planned for the packaging.","",""
"323371864074485771","mole99","2025-07-27T13:55:45.7870000+00:00","Yeah, kind of OpenFrame but you can change the IO pads.","",""
"220639106915368960","tholin","2025-07-27T13:58:34.4950000+00:00","I still gotta understand how the current IO pads work. I took a look at the files in the PDK, but they're very complicated. So I think I'll have to make it a weekend project just to read into the topic.","",""
"220639106915368960","tholin","2025-07-27T14:04:11.4610000+00:00","Are there any additional files for these sitting in a repo somewhere that are not part of the PDK download? xschem schematic files would be incredibly helpful.","",""
"323371864074485771","mole99","2025-07-27T14:04:31.6950000+00:00","Let us know your progress, I'm interested in that too ðŸ˜€ 
But you're in luck, compared to sky130, the IO pads in gf180mcu seem to be pretty straightforward.","",""
"323371864074485771","mole99","2025-07-27T14:05:36.0810000+00:00","I don't think that schematics exist, same as on sky130. Mitch even created the schematics for some of the IOs in sky130.","",""
"323371864074485771","mole99","2025-07-27T14:07:47.3270000+00:00","You have some functional schematics in the docs: https://gf180mcu-pdk.readthedocs.io/en/latest/IPs/IO/gf180mcu_fd_io/tri_state_1.html","",""
"323371864074485771","mole99","2025-07-27T14:11:41.8620000+00:00","Here is the repository for Mitch's gpiov2 cell on sky130 as a reference: https://github.com/d-m-bailey/sky130_fd_io","",""
"220639106915368960","tholin","2025-07-27T14:15:13.3420000+00:00","One of the cells in the PDK is marked ""gf180mcu_**ef**_io__bi_t"". An efabless engineer created it?","",""
"596068704471482370","246tnt","2025-07-27T14:15:45.4460000+00:00","Yeah, it just exports the `ana` signal they needed for caravel for analog stuff mixed with a digital io ...","",""
"596068704471482370","246tnt","2025-07-27T14:16:00.2410000+00:00","(which is not something that exists in the default io cell)","",""
"220639106915368960","tholin","2025-07-27T15:04:40.4280000+00:00","Ah. Well, that sucks.","",""
"220639106915368960","tholin","2025-07-27T15:05:53.3620000+00:00","But yeah, the functional schematic does look like the simplest possible bi-directional buffer one can build.","",""
"220639106915368960","tholin","2025-07-27T15:06:11.7080000+00:00","The only concern I have is that activating PU and PD at the same time appears to generate a short circuit.","",""
"220639106915368960","tholin","2025-07-27T15:10:26.0070000+00:00","Actually, it appears to have some additional complexity in the form of the slew rate and drive strength control lines on the output buffer and the Schmitt Trigger enable on the input buffer. Wondering if we really need those for most use cases. Definitely a nice-to-have, but not something I can imagine ever needing myself.","",""
"220639106915368960","tholin","2025-07-27T15:25:58.2150000+00:00","Going to build this for now. Nothing fancy. I'll see about experimenting with more advanced features once I get the hang of things.","general_media/image-CCBC8.png","ðŸ‘ (1)"
"323371864074485771","mole99","2025-07-27T16:19:59.1120000+00:00","Just asking because I don't know any better: Is it not possible to just replace the HV transistor with LV transistors directly in the layout of the IO pads?","",""
"220639106915368960","tholin","2025-07-27T16:40:01.8510000+00:00","Technically yes, but the LV transistors obviously have different characteristics than the HV transistors, which concerns me.","",""
"220639106915368960","tholin","2025-07-27T16:40:43.7120000+00:00","I know that there is liberty files with characterizations of the IO pads, which I also need to figure out how to generate.","",""
"220639106915368960","tholin","2025-07-27T17:39:30.4590000+00:00","Iâ€™ve begun reverse-engineering the existing IO pads. Going to record the information in a google doc soon.","",""
"596068704471482370","246tnt","2025-07-27T17:52:40.4870000+00:00","GF180's 5V IO compatibility is one of the thing making that process interesting. So making IO pads that perform properly at 3.3V while maintaining is what's really needed, along with proper separation of IO and core voltages.","",""
"220639106915368960","tholin","2025-07-27T18:00:21.3060000+00:00","The output drivers on the IO pads actually use the even higher voltage 6V FETs","",""
"220639106915368960","tholin","2025-07-27T18:00:33.5450000+00:00","Which explains why they perform ultra poorly at 3.3V","",""
"220639106915368960","tholin","2025-07-27T18:05:57.5930000+00:00","But makes sense. Gives the chips some upwards margin when operating at 5V.","",""
"323371864074485771","mole99","2025-07-27T19:06:59.4710000+00:00","From what I've heard those aren't different devices, but just a different model for a specific W/L. But yeah, they could probably be downsized then.","",""
"220639106915368960","tholin","2025-07-28T23:06:39.7710000+00:00","I present to you: a complete reverse engineering of gf180mcu_fd_io__bi_24t","general_media/image-0579E.png",""
"220639106915368960","tholin","2025-07-28T23:07:04.5330000+00:00","This is a purely ""functional"" schematic. I did not yet record specific device properties like FET width and length.","",""
"220639106915368960","tholin","2025-07-28T23:07:11.5330000+00:00","Turning this into xschem files is next.","",""
"220639106915368960","tholin","2025-07-28T23:07:35.0170000+00:00","Top is the input path, bottom is the output path.","",""
"220639106915368960","tholin","2025-07-28T23:08:00.8630000+00:00","I think there is still a few things I got wrong, but Iâ€™ll tweak them tomorrow.","",""
"220639106915368960","tholin","2025-07-28T23:09:36.3380000+00:00","For my purposes, I technically donâ€™t need to go and make accurate xschem files, but I feel like others will find the information useful.","",""
"220639106915368960","tholin","2025-07-28T23:09:47.5740000+00:00","A couple insights","",""
"220639106915368960","tholin","2025-07-28T23:10:37.6230000+00:00","The concept of having separate IO and core voltages actually seems represented in these cells. There is two power rails, ""VDD/VSS"" and ""DVDD/DVSS"" and a majority of the transistor count here is actually just extensive buffering to translate between the two power domains.","",""
"220639106915368960","tholin","2025-07-28T23:11:11.5600000+00:00","There is also significant amounts of protection diodes on internal signals, which makes no sense to me unless said signals cross power domains.","",""
"220639106915368960","tholin","2025-07-28T23:14:00.5800000+00:00","Iâ€™ve just spent all day staring at Klayout dissecting layouts, so logging off for today.","",""
"323371864074485771","mole99","2025-07-29T05:07:44.4980000+00:00","Nice work!","",""
"323371864074485771","mole99","2025-07-29T05:09:49.1220000+00:00","Yes, the IO cells were designed for separate power domains. However we only got the 5V standard cell library open sourced. Thus the power domains were tied together afaik.","",""
"220639106915368960","tholin","2025-07-29T07:32:31.1220000+00:00","They do not appear to be tied together inside the actual IO cell layout, so if they are, its somewhere else on the chip.","",""
"220639106915368960","tholin","2025-07-29T07:33:24.0130000+00:00","In either case, it doesnâ€™t look difficult to untangle the power domains.","",""
"220639106915368960","tholin","2025-07-29T07:35:16.1440000+00:00","However, the 6V transistors used in the output buffer are really terrible at switching 3.3V onto the pad, which weâ€™ve practically observed as well. But we know that the 5V FETs are snappy enough for logic circuits, even when powered at 3.3V. So, really, the only thing in the IO cell that needs modification is the final pad drivers.","",""
"220639106915368960","tholin","2025-07-29T07:36:23.1540000+00:00","And in particular, youâ€™re looking for something that can do 5V just as well as 3.3V. I have an idea, but let me run some simulations first.","",""
"596068704471482370","246tnt","2025-07-29T08:18:25.2200000+00:00","They are tied together by the actual `dvdd` / `dvss` pad cells.","",""
"596068704471482370","246tnt","2025-07-29T08:19:17.7580000+00:00","But the tracks inside the IO cells that carry `vdd` / `vss` look pretty weak to me. Only ~ 13.5u total width.","",""
"220639106915368960","tholin","2025-07-29T12:49:14.9970000+00:00","Makes sense. vdd/vss is the core voltage and just used to power some buffers. dvdd/dvss is the IO voltage.","",""
"596068704471482370","246tnt","2025-07-29T12:52:42.2280000+00:00","In the other techs you still have decently beefy rails for it since the ring in the IO is used to also feed power to the core. Those rings being wimpy here means the added rings in the core will need to be beefier since they'll have to do the whole job.","",""
"220639106915368960","tholin","2025-07-29T15:54:17.5660000+00:00","Okay, done","general_media/image-00EC8.png",""
"220639106915368960","tholin","2025-07-29T15:59:52.7240000+00:00","https://github.com/89Mods/gf180mcu_io_re/tree/main","",""
"596068704471482370","246tnt","2025-07-29T16:07:03.4870000+00:00","Did you test if it pass LVS against the extraction ?","",""
"220639106915368960","tholin","2025-07-29T16:07:28.5180000+00:00","Nope","",""
"220639106915368960","tholin","2025-07-29T16:08:17.3880000+00:00","I would not know how to do that.","",""
"220639106915368960","tholin","2025-07-29T20:33:22.8060000+00:00","Okay, so, I had the idea of making an IO pad driver that uses transmission gates to re-wire itself and switch between using high-voltage or low-voltage transistors based on the chip's supply voltage. I threw something together in xschem and simulation looks good on that idea.","",""
"596068704471482370","246tnt","2025-07-29T20:47:59.9430000+00:00","huh ?  I have trouble seeing how that would work. Adding a transmission gate in series would surely be worse than using the 5V transistor at 3v3 ...","",""
"220639106915368960","tholin","2025-07-29T20:56:09.9270000+00:00","Not like that","",""
"220639106915368960","tholin","2025-07-29T20:56:13.6440000+00:00","Its easier I just show","",""
"220639106915368960","tholin","2025-07-29T20:56:30.7680000+00:00","","general_media/image-8AD12.png",""
"220639106915368960","tholin","2025-07-29T20:56:59.2110000+00:00","This is simplified. Theoretically, XM5, XM7, XM11 and XM15 could be entire banks of FETs in parallel, just how it is on the actual IO pads.","",""
"220639106915368960","tholin","2025-07-29T20:57:37.3390000+00:00","The transmission gates decide which tansistors get the buffer input signal on their gate, and which are disabled.","",""
"220639106915368960","tholin","2025-07-29T20:57:57.8270000+00:00","For disabled transistors, it is ensured that the potential difference between their gate and body is 0V.","",""
"596068704471482370","246tnt","2025-07-29T20:58:17.5350000+00:00","But you're exposing the 3v3 transistor drain-source to > 3.3V which they are also not rated for.","",""
"220639106915368960","tholin","2025-07-29T20:58:21.7490000+00:00","From what little specs we have on these FETs, this *should* work.","",""
"220639106915368960","tholin","2025-07-29T20:59:12.2790000+00:00","Where does it say that?","",""
"220639106915368960","tholin","2025-07-29T20:59:20.4670000+00:00","I am looking at https://gf180mcu-pdk.readthedocs.io/en/latest/analog/spice/elec_specs/elec_specs_1.html","",""
"596068704471482370","246tnt","2025-07-29T21:00:27.2480000+00:00","Actually you're exposing the gate to 5V. The transistor are symmetrical, no difference between D and S  so when you have the gate at 0V and the ""drain"" at 5V, you have a 5V potential difference between the gate and drain.","",""
"220639106915368960","tholin","2025-07-29T21:02:00.0550000+00:00","Hmm","",""
"220639106915368960","tholin","2025-07-29T21:02:30.9530000+00:00","Do we really have some concrete numbers on what the FETs are able to tolerate?","",""
"220639106915368960","tholin","2025-07-29T21:03:26.1850000+00:00","The closest thing I can see in the docs is `5 Punch-Through Voltage`, which is higher than a 5V difference even for low-voltage FETs.","",""
"596068704471482370","246tnt","2025-07-29T21:05:31.1490000+00:00","No, not really.","",""
"596068704471482370","246tnt","2025-07-29T21:06:02.0450000+00:00","Maybe @Tim 'mithro' Ansell has access to some SOA.","",""
"596068704471482370","246tnt","2025-07-29T21:06:42.1410000+00:00","There is https://gf180mcu-pdk.readthedocs.io/en/latest/analog/spice/elec_specs/elec_specs_5_4.html","",""
"220639106915368960","tholin","2025-07-29T21:06:58.7370000+00:00","I can also just tape it out. Not as a proper IO cell, just that test circuit somewhere on the die. See what happens.","",""
"596068704471482370","246tnt","2025-07-29T21:07:04.5640000+00:00","But by that spec you might as well just use the 3v3 transistor at 5V all the time ðŸ˜…","",""
"220639106915368960","tholin","2025-07-29T21:07:58.3000000+00:00","I mean....we can try.","",""
"220639106915368960","tholin","2025-07-29T21:08:37.4520000+00:00","My plan for the first shuttle here is it to tape out a 3.3V chip using my SCL and custom IO pads for 3.3V operation.","",""
"220639106915368960","tholin","2025-07-29T21:08:54.8070000+00:00","I can sacrifice a few to 5V experiments.","",""
"596068704471482370","246tnt","2025-07-29T21:09:08.8140000+00:00","There is also https://gf180mcu-pdk.readthedocs.io/en/latest/analog/spice/elec_specs/elec_specs_5_5.html","",""
"596068704471482370","246tnt","2025-07-29T21:14:05.3480000+00:00","I don't think they'd immediately die at 5V, I think it's more accelerated degradation and might only show on some percentage of a chip after hundreds or thousands of hours ...","",""
"220639106915368960","tholin","2025-07-29T22:50:33.4770000+00:00","Okay, so, basically, we don't know exactly what'd happen.","",""
"169786952432746498","mithro_","2025-07-29T23:14:28.1860000+00:00","I'm sure someone might but I wouldn't trust their answers until it was verified with a real tape out.","",""
"220639106915368960","tholin","2025-07-31T16:15:29.1460000+00:00","It would be good to have those estimates anyways. But yeah, I can absolutely tape out some test structures.","",""
"220639106915368960","tholin","2025-07-31T16:25:39.3230000+00:00","So, this is kindof an important question for what I wish to do: if customizing the types of IO pads in the pad ring is on the table for wafer.space, does that mean we get access to analog IO (which was frustratingly not a thing on GFMPWs)?","",""
"220639106915368960","tholin","2025-08-01T11:11:59.4730000+00:00","I know there was someone who was yearning for a transmission gate in the 5V 7-track SCL. Well, I made it in both _1 and _2 variants. Iâ€™m not sure how to characterize these, though. lctime canâ€™t do it.","general_media/image-754CB.png,general_media/image-1BB3A.png","ðŸ‘ (2)"
"220639106915368960","tholin","2025-08-01T11:13:46.2040000+00:00","I can characterize the delays from A -> Y when the EN = 1, ENB = 0. But I cannot characterize the turn on/off delays when switching the enables. So theyâ€™re treated like regular buffers by STA.","",""
"220639106915368960","tholin","2025-08-01T11:14:23.5430000+00:00","I can also make a version with the inverter to generate ENB built-in, but I believe the idea is that multiple of these can share one inverter.","",""
"220639106915368960","tholin","2025-08-01T11:16:33.1800000+00:00","I know a multi-bit flip-flop was also a thing that people wanted, so I may do that next.","",""
"220639106915368960","tholin","2025-08-01T11:20:03.6020000+00:00","I know a 8-to-1 mux was also on the list of desired standard cells. But that one is gonna take some doing. Thatâ€™s a lot of logic.","",""
"220639106915368960","tholin","2025-08-07T14:36:07.2220000+00:00","Do we know what actually happens when a 3.3V FET is pushed into punch-through?","",""
"220639106915368960","tholin","2025-08-07T14:36:12.5610000+00:00","What kinda currents are to be expected?","",""
"220639106915368960","tholin","2025-08-07T14:36:23.4690000+00:00","Unfortunately, its not included in the SPICE models.","",""
"323371864074485771","mole99","2025-08-10T11:12:47.7250000+00:00","I don't think so, at least not on GF180MCU.
I assume that this is often not modeled since you are outside the safe operating range.","",""
"323371864074485771","mole99","2025-08-10T11:13:05.6270000+00:00","By the way, here are a some nice I/O cell symbols for IHP as inspiration: https://github.com/IHP-GmbH/IHP-Open-PDK/pull/630","",""
"220639106915368960","tholin","2025-08-10T11:24:39.7310000+00:00","I also see we don't have a IO pad cell that can switch between analog and digital IO. I wonder how difficult that would be to do.","",""
"220639106915368960","tholin","2025-08-10T11:25:46.4040000+00:00","The naive approach I feel like taking is it to take the existing digital bi-directional IO cell and cramming a transmission gate in there somewhere to switch an analog signal.","",""
"220639106915368960","tholin","2025-08-10T11:26:08.3330000+00:00","The digital output can already be fully disabled, of course.","",""
"220639106915368960","tholin","2025-08-10T11:26:52.6690000+00:00","If that is not the stupidest idea ever, though, I think I can pull that off quite easily.","",""
"596068704471482370","246tnt","2025-08-10T11:54:15.4820000+00:00","But ... why ?","",""
"220639106915368960","tholin","2025-08-10T11:55:12.4950000+00:00","Didn't sky130 have such cells?","",""
"220639106915368960","tholin","2025-08-10T11:55:22.7090000+00:00","I mean, sky130 caravel","",""
"220639106915368960","tholin","2025-08-10T11:56:10.2200000+00:00","I remember that being a thing in the IO configuration options in mgmt controller firmware, at least. And option for analog.","",""
"596068704471482370","246tnt","2025-08-10T11:56:14.0020000+00:00","It did, but AFAIK no-one was using them and caravel didn't either.","",""
"220639106915368960","tholin","2025-08-10T11:56:28.6230000+00:00","It would be useful for multi-project dies","",""
"596068704471482370","246tnt","2025-08-10T11:56:43.7270000+00:00","The option for in the mgm controller was just disabling the output buffer and input buffer.","",""
"596068704471482370","246tnt","2025-08-10T11:57:16.4630000+00:00","The transmissions gates and analog muxing and all the analog stuff of the IO cell was never used. Instead carvel just wired directly to the pad through a resistor, no switching.","",""
"220639106915368960","tholin","2025-08-10T11:57:54.6190000+00:00","I kindof need such a cell for my own purposes, at least.","",""
"596068704471482370","246tnt","2025-08-10T11:58:03.0850000+00:00","And that's what they did in GF too, hence the `ef` IO pad where they just added an analog connection.","",""
"220639106915368960","tholin","2025-08-10T11:58:16.1140000+00:00","Oh","",""
"220639106915368960","tholin","2025-08-10T11:58:31.5190000+00:00","Oh so that's what's different about the ef cell","",""
"596068704471482370","246tnt","2025-08-10T11:58:37.9320000+00:00","yes","",""
"220639106915368960","tholin","2025-08-10T12:00:06.1880000+00:00","Just a resistor doesn't seem like the best approach to me, tbh","",""
"220639106915368960","tholin","2025-08-10T12:00:13.8270000+00:00","Since that does limit current","",""
"596068704471482370","246tnt","2025-08-10T12:00:27.1110000+00:00","The resistor is just meant as ESD protection.","",""
"220639106915368960","tholin","2025-08-10T12:03:07.5050000+00:00","I mean, I'm also worried that if the pin is used for digital IO too, the digital voltages might backflow into the analog circuitry and cause damage, especially if that pin's dual purpose is analog output.","",""
"596068704471482370","246tnt","2025-08-10T12:04:56.3490000+00:00","Well it all depends on what's wired to the analog pin of course. There is no ""one-size-fit-all"". Because a pass gate is a non-linear resistor which is also not a perfect solution.  And depending on its size it will also be a current limit ... or an added capacitance depending on where you lie on its size ...","",""
"220639106915368960","tholin","2025-08-10T12:05:43.8010000+00:00","Right","",""
"220639106915368960","tholin","2025-08-10T12:06:44.4550000+00:00","I'll have to evaluate that on a case-by-case basis","",""
"220639106915368960","tholin","2025-08-10T12:07:04.7450000+00:00","Of course, I do hope I'll be able to customize the pad frame and swap out the actual IO pad structures for my own so that I may do that.","",""
"220639106915368960","tholin","2025-08-10T12:15:39.6660000+00:00","Speaking of the mgmt controller, though: will wafer.space customers have the option of using the RISC-V management controller wrapper on their dies? If so, I have to report a really nasty bug in that thing's caches that I found that caused me a lot of grief and that should definitely be fixed.","",""
"596068704471482370","246tnt","2025-08-10T12:20:17.6840000+00:00","The home page specifically states ""... not requiring the usage of a specific pad frame or Caravel.""","",""
"220639106915368960","tholin","2025-08-10T12:31:54.8360000+00:00","Well, ""not requiring"" still does not exclude the possibility of it being an option.","",""
"220639106915368960","tholin","2025-08-10T12:34:25.7810000+00:00","But basically, user area wishbone writes corrupt the latest data cache entry. So if you set a variable before doing that wishbone write, the variable write has now been undone until the cache is flushed.","",""
"220639106915368960","tholin","2025-08-10T12:34:53.5260000+00:00","Or...something like that. Its weird and hard to debug. I just have a way of reproducing it sitting in one of my repos somewhere.","",""
"323371864074485771","mole99","2025-08-10T12:53:45.7090000+00:00","It would be great if you could file an issue here: https://github.com/fossi-foundation/caravel_mgmt_soc-gf180mcu","",""
"220639106915368960","tholin","2025-08-10T12:58:04.3050000+00:00","I will! I didn't know there was new repos for this stuff.","",""
"220639106915368960","tholin","2025-08-10T12:58:15.2650000+00:00","I kinda thought I'd never get to report that bug when efabless went under.","",""
"323371864074485771","mole99","2025-08-10T13:25:28.7220000+00:00","Thanks! Yes, the repos under the FOSSi Foundation should be considered the authoritative source.","",""
"169786952432746498","mithro_","2025-08-21T16:45:54.0440000+00:00","@mole99 / @tnt / @Tholin / @psychogenic - Probably a good idea to have the discussion about the padring and chip-on-board stuff here?","",""
"169786952432746498","mithro_","2025-08-21T16:46:06.1220000+00:00","@Tholin - It appears that Tiny Tapeout finally convinced @Tim Edwards to join Discord so I invited him here too.","",""
"1365118310701600900","rtimothyedwards_19428","2025-08-21T16:46:35.8080000+00:00","Yeah, I'm here.  : )","","ðŸ‘‹ (2)"
"596068704471482370","246tnt","2025-08-21T16:52:01.2350000+00:00","Well, what I'd like is that for TT users, whatever they receive, they should have the option to use it on a custom board without having a gigantic connector and huge associated parasitics. ATM with a QFN it's easy enough to unsolder it to re-use it and we also sell kits where the QFN is not soldered and thus can be easily used on custom projects.

QFN also make testing before full assembly easier because it's easy for me to do one and validate things. For the last 2 (or3?) TT boards, there was something that went wrong and required fixing before final assembly of the whole batch.

Bare-dies and wire bonding make all of that not trivial ...","",""
"596068704471482370","246tnt","2025-08-21T16:54:00.6920000+00:00","The only 2 ideas I had were :
* Use a tiny board-to-connector like they use on cell phones and stuff, something small and hopefull not too expensive but still doesn't have huge parasitics
* Make our ""homebrew"" QFN basically wirebonding the chip to a tiny ( like 15mm x 15mm ) thin PCB that exposes pads on the bottom and can be reflowed on the final PCB.","",""
"169786952432746498","mithro_","2025-08-21T16:55:01.4540000+00:00","I updated a few details on chip on board thoughts @ https://docs.google.com/document/d/1ts9o1qC_U_-j65IQ7aDVNUoQ0aruVR_bUW2TsVUjdYo/edit?tab=t.0","",""
"596068704471482370","246tnt","2025-08-21T16:59:08.1720000+00:00","As far as the pad ring, the only thing I would specify is the number and position of pads _if_ you plan to offer more than bare die but also some form of ""packaging"" service.  What the actual pins are doesn't really matter ...  With the possible exception of marking some of the sites as being ""GND"" so you can bond them to a gnd pad or to the substrate via conducive epoxy or such.","",""
"169786952432746498","mithro_","2025-08-21T17:01:05.9130000+00:00","I'm working on partnering with PCB Way, Seeed and JLCPCB (talking to people at each of these companies) so they can do the packaging.","",""
"169786952432746498","mithro_","2025-08-21T17:01:41.7270000+00:00","I've also been meaning to chase up @stuart about what his partner can / can't do.","",""
"169786952432746498","mithro_","2025-08-21T17:02:36.8780000+00:00","I wrote in the document;
> As wafer.space provides bare die -- the goal is to provide a number of existing pad rings for people which have associated PCBs already designed (with a known cost) and manufacturer pathway (which also has a known cost).","",""
"169786952432746498","mithro_","2025-08-21T17:06:20.4720000+00:00","I created the #cob channel for the chip-on-board discussion.","",""
"220639106915368960","tholin","2025-08-21T17:08:04.5760000+00:00","Padrings is also another interesting topic, I'd say.","",""
"169786952432746498","mithro_","2025-08-21T17:09:15.6550000+00:00","I've see cob and padring stuff connected?","",""
"220639106915368960","tholin","2025-08-21T17:15:33.3300000+00:00","Alright","",""
"169786952432746498","mithro_","2025-08-21T17:23:08.5410000+00:00","People might find https://bit.ly/ws-tiny-riscv-proof interesting too.","","ðŸ‘ (1)"
"596068704471482370","246tnt","2025-08-21T17:31:06.1050000+00:00","Not really sure why you want to go bit serial ... the size of the SRAM is going to be way bigger than the rest of the logic I think.","",""
"596068704471482370","246tnt","2025-08-21T17:31:33.9560000+00:00","Also if you have the full die for it, then space is really not much of a constraint.","",""
"732347216412278825","urish","2025-08-21T17:31:58.5000000+00:00","unless you want a 64-core MCU ðŸ˜‰","",""
"169786952432746498","mithro_","2025-08-21T17:44:58.6170000+00:00","@tnt - The idea is to sub-divide the die into even smaller die to get cost down even further","",""
"169786952432746498","mithro_","2025-08-21T17:45:43.7710000+00:00","IE Try to prove you could do a sub-$1 type thing.","",""
"596068704471482370","246tnt","2025-08-21T17:46:12.1750000+00:00","So you're going to have different die sizes ?","",""
"1184268085822238821","saladchap","2025-08-21T17:51:55.7760000+00:00","Place I know only does alu wire bonds, not gold. They can do packaging too but not asked for details, do we have any kind of spec or requirements data I can share with them?","",""
"169786952432746498","mithro_","2025-08-21T17:52:42.0650000+00:00","@digshadow Was looking at dicing the bare die even further with lasers and similar","",""
"643551115920670720","digshadow","2025-08-21T19:38:02.8310000+00:00","yeah and I would go so far to say I'll probably laser dice the ""garage semiconductor"" test chips at some point","",""
"169786952432746498","mithro_","2025-08-21T20:02:26.0740000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-08-21T20:03:17.4680000+00:00","I'm clueless enough to not know why alu matters verse gold?","",""
"323371864074485771","mole99","2025-08-22T06:27:26.6250000+00:00","So do we ditch Caravel and its padframe? As @Tim Edwards mentioned in FOSSi Chat, it's excruciatingly slower than the earlier picorv32 implementation (about 100 times slower), and as @Tholin discovered, there's a major bug in it (https://github.com/fossi-foundation/caravel_mgmt_soc-gf180mcu/issues/1).

If @tnt uses the same script to create the I/O cell positions as for Tiny Tapeout on IHP, this would be compatible with the LibreLane padring generation step. I can then replicate the same padring using just the config.yaml in LibreLane, and wafer.space users could easily swap out the I/O cells for other types.","",""
"596068704471482370","246tnt","2025-08-22T06:31:04.7050000+00:00","I was definitely going to use the same script ... (or possibly just use the one merged in LibreLane if I manage to get it to do what I need).  I mean it just distributes the IO as evenly spaced as possible so that satisfies my OCD ðŸ˜…","",""
"323371864074485771","mole99","2025-08-22T06:56:57.7890000+00:00","Well, an even distribution definitely makes sense :)
We just need to think how we can improve the script when we have differently sized cells, or cells with two bondpads. But luckily, the I/O cells in gf180mcu all have the same size again.

You would need to enter the I/O cell names and the instances similar to [here](https://github.com/mole99/greyhound-ihp/blob/dd7334364b053c3a0b52e81fc34a8fffb9808f5f/config.yaml#L162). But I think in your script you automatically place the I/O cells based on the instances?
In that case, the padring step allows you to supply a custom pad.cfg, similar to the PDN step.","",""
"596068704471482370","246tnt","2025-08-22T07:37:42.7810000+00:00","Yeah the instance name is ... randomly picked by yosys with a bunch of `generate so the best I can do is match it with regexp but definitely not provide one complete stable name. 
And yeah, I don't see why you need to set the pad type in the config. You instanciate them in the verilog right ? So that info is available in the database already and from the name you can get the type.","",""
"323371864074485771","mole99","2025-08-22T07:44:25.3820000+00:00","True, that would be a nice improvement!","",""
"220639106915368960","tholin","2025-08-22T07:55:25.1600000+00:00","I assume all this means Iâ€™d have to cook up my own setup for generating the top level GDS and all the macros using LibreLane?","",""
"323371864074485771","mole99","2025-08-22T07:59:19.7160000+00:00","What do you mean by that? From now on, you should no longer use OpenLane anyway.

There will probably be a wafer.space example design that can be used as a starting point for creating the complete chip with padring.","",""
"220639106915368960","tholin","2025-08-22T08:03:37.9950000+00:00","I did say LibreLane. Avoiding the old OpenLane is what Iâ€™m trying to do, otherwise Iâ€™d be a little more okay with using the gf180 caravel_user_project.","",""
"323371864074485771","mole99","2025-08-22T08:09:42.7520000+00:00","Yes, I thought it was clear that we are using LibreLane for everything. So I thought your question was about something else, maybe reusing macros from OpenLane - which is possible.","",""
"220639106915368960","tholin","2025-08-22T08:12:26.1140000+00:00","No, Iâ€™m worried about *not* being able to use LibreLane. Donâ€™t wanna fall back to OL.","",""
"323371864074485771","mole99","2025-08-22T08:13:39.9940000+00:00","Then it's all fine :)","",""
"323371864074485771","mole99","2025-08-22T09:45:23.9880000+00:00","","general_media/Bildschirmfoto_vom_2025-08-22_11-35-06-BCD4C.png",""
"323371864074485771","mole99","2025-08-22T09:45:28.5390000+00:00","Not bad for starters","",""
"169786952432746498","mithro_","2025-08-22T16:27:45.1230000+00:00","https://ic.onidev.fr/library/gf180mcu.html","",""
"169786952432746498","mithro_","2025-08-22T17:37:55.8350000+00:00","If anyone is procrastinating, feel free to update the info @ https://bit.ly/ws-gf180mcu-stdcells ðŸ™‚","",""
"220639106915368960","tholin","2025-08-22T18:04:00.9190000+00:00","I added some info","",""
"169786952432746498","mithro_","2025-08-22T18:11:33.9280000+00:00","Thanks! I moved your lib closer to the top as one which is under active development.","",""
"169786952432746498","mithro_","2025-08-22T18:27:16.0640000+00:00","BTW The LibreSilicon people have a solution called popcorn which ""grows"" standard cells out of an inverter - https://pdk.libresilicon.com/","","â¤ï¸ (1)"
"711342307387113542","leviathanch.","2025-08-23T13:52:01.3070000+00:00","Exactly. We also already generate standard cells for SKY130, GF180 and most recently I have introduced support for IHP's SG13G2
https://gitlab.libresilicon.com/generator-tools/standard-cell-generator","",""
"711342307387113542","leviathanch.","2025-08-23T13:52:33.5930000+00:00","Skywater and IHP's cells still have some short circuits and I'd be glad if some folks could render some support with solving it","",""
"711342307387113542","leviathanch.","2025-08-23T13:53:08.7560000+00:00","In addition, I'm also currently working on a pad cell generator, which dynamically layouts pad cells from a parametric meta design based on design rules provided","",""
"711342307387113542","leviathanch.","2025-08-23T13:53:25.6790000+00:00","first however, we need to make the DRC violations and shorts go away","",""
"711342307387113542","leviathanch.","2025-08-23T14:01:27.8710000+00:00","I wrote some text on our wiki page and built a Docker container with all the tools needed for getting started, even klayout should work (still some issues with IHP tho)
https://wiki.libresilicon.com/index.php?title=StdCellLib","",""
"711342307387113542","leviathanch.","2025-08-23T14:01:47.7960000+00:00","I'd be very happy about support, because right now I'm basically a one man show","",""
"711342307387113542","leviathanch.","2025-08-23T14:03:04.5740000+00:00","My own 1 micron process from Hong Kong currently refuses to route, IHP and SKY130 still produce short circuits which makes CharLib fail characterizing the cells
https://gitlab.libresilicon.com/generator-tools/standard-cell-generator/-/pipelines/148","",""
"220639106915368960","tholin","2025-08-23T16:17:15.1930000+00:00","I have a minor question. Has it become any easier to use a custom SCL in LibreLane? Doing so in OpenLane requires me to hack the PDK install, merging my SCL in and editing some config files to get it to recognize and even so I still need some hacks in the flow configuration too. I know this approach works with LibreLane too, I did it during a TinyTapeout experimental shuttle and my sky130 SCL, but I wonder if there is a better way by now.","",""
"220639106915368960","tholin","2025-08-23T16:17:32.6620000+00:00","Can I just tell LibreLane ""there is a separate SCL at this path, please include it""?","",""
"596068704471482370","246tnt","2025-08-23T16:42:20.6650000+00:00","If you couldn't with OL2, it's unlikely you can with LL.","",""
"220639106915368960","tholin","2025-08-23T16:42:40.0070000+00:00","Talking about OL1","",""
"220639106915368960","tholin","2025-08-23T16:43:20.0400000+00:00","TT did use OL2 (or LL? I forgot), but I kinda just went with my hacky approach because I was pressed for time and knew it would work, at least","",""
"596068704471482370","246tnt","2025-08-23T16:48:22.9590000+00:00","I'm not sure.  You could try to just override all the PDK SCL relative config options in your config ...","",""
"596068704471482370","246tnt","2025-08-23T16:49:45.7900000+00:00","All the stuff normally set in `config.tcl` and `$(SCL)/config.tcl` that you need to change, override those in your project config.","",""
"220639106915368960","tholin","2025-08-23T16:50:51.5310000+00:00","That could work. Depends on if the project config takes precedence over the PDK configs.","",""
"596068704471482370","246tnt","2025-08-23T16:54:35.0600000+00:00","Yes, it should, I override defaults all the time.","",""
"169786952432746498","mithro_","2025-08-23T17:38:04.3140000+00:00","@Tholin - It might be worth chatting with donn on https://matrix.to/#/#librelane:fossi-chat.org","",""
"220639106915368960","tholin","2025-08-24T23:29:41.8030000+00:00","Okay, Iâ€™m still not done, BUT
this has the same size as a caravel die and is pad-out compatible! Of course, without a mgmt controller, there is 5 more GPIOs.","general_media/image-66242.png",""
"220639106915368960","tholin","2025-08-24T23:30:09.0570000+00:00","That took all weekend to get to work, even with htamasâ€™ POC repo as a starting point.","","â¤ï¸ (1)"
"220639106915368960","tholin","2025-08-24T23:37:02.3750000+00:00","Issues:
 - Iâ€™m pretty sure power isnâ€™t connected - the several thousand warnings in the log about unconnected vss and vdd nets imply as such
 - the SL, CS, PD and PU pins on the bidir IO pads are tied to constant values. Not sure what to do with them. Forward to user project area? Tie to constants according to a user config file? Feedback on this is appreciated.
 - No SDC files to define delays introduced by IO pads - top-level STA is therefore questionable
 - Needs some Makefile magic to be more user-friendly of a setup","",""
"220639106915368960","tholin","2025-08-24T23:37:59.1120000+00:00","I need to go for today, but I will work on this more tomorrow and create a repo.","",""
"323371864074485771","mole99","2025-08-25T06:29:00.2780000+00:00","Great work! But as mentioned earlier, we will most likely use new pad positions for Tiny Tapeout, which will become the new standard pad ring.

Yeah, I also need to look into power connections. @htamas I noticed that you have some `CONNECT_POWER_PADS` defines in your code. Have you managed to get your padring to connect automatically to the core PDN?","",""
"323371864074485771","mole99","2025-08-25T06:31:38.5860000+00:00","@tnt One thing to consider for the future when I/O cells with different widths are a thing: Do we distribute the positions of the bondpads evenly, or do we make sure the distance between the I/O cells is evenly distributed? Currently, because all cells have the same width, both is the case. (Might not be that relevant for TT, but I would like to make the LibreLane padring step future-proof.)

I would go for the latter. With the first approach there is the issue that you can't go as tight because a larger cell might already be touching its neighbours while the other cells still have space. If there are cells with two bondpads, such as for LVDS, it becomes difficult to ensure the same distance between all the bondpads anyways.","",""
"220639106915368960","tholin","2025-08-25T09:35:12.9140000+00:00","What is the point of having the IE (Input Enable) pin on the bidir IO cells? I thought it tri-states something, but it doesnâ€™t. Seems to just force Y to zero.","",""
"596068704471482370","246tnt","2025-08-25T09:40:18.2090000+00:00","It probably prevents shoot through current if you maintain a mid-rail voltage at the input.","",""
"220639106915368960","tholin","2025-08-25T09:44:03.2010000+00:00","Possibly","",""
"220639106915368960","tholin","2025-08-25T09:44:20.5440000+00:00","I figured having OE and IE set at the same time might cause a conflict, but I donâ€™t see how.","",""
"596068704471482370","246tnt","2025-08-25T10:14:10.8340000+00:00","Yeah, the doc says that's invalid, but I also didn't really see what problem it could cause ...","",""
"220639106915368960","tholin","2025-08-25T10:30:29.8140000+00:00","If you check my reverse engineered schematics, youâ€™ll see that it makes no difference to a pin set to output whether IE is also set or not.","",""
"596068704471482370","246tnt","2025-08-25T10:39:34.3440000+00:00","Yes, that's what I concluded from the spice models too","",""
"220639106915368960","tholin","2025-08-25T11:26:25.3600000+00:00","But I think, for the sake of completeness, I will wire the IEs to the user project area on my little setup too.","",""
"220639106915368960","tholin","2025-08-25T13:11:56.0160000+00:00","@htamas I see the ""GeneratePDN"" step is still enabled in your top-level flow, even though it wonâ€™t actually do anything. Is there any reason for this? I had to disable it in my project because it suddenly started throwing errors for seemingly no reason.","general_media/image-CA205.png",""
"220639106915368960","tholin","2025-08-25T15:00:00.2970000+00:00","Power routing is still an issue. I checked how they did it in caravel and its...odd.","",""
"220639106915368960","tholin","2025-08-25T15:01:10.9880000+00:00","There is a macro in the hierarchy called ""caravel_power_routing"" that just contains short bridges on Metal3 that connect between the power rails in the pad ring, and the PDN of caravel_core.","",""
"220639106915368960","tholin","2025-08-25T15:02:34.9820000+00:00","I would like to have a general-purpose solution rather than doing that part manually, so I guess its time to write a custom step?","",""
"220639106915368960","tholin","2025-08-25T15:20:30.1640000+00:00","To visualize: The VDD and VSS IO cells have just a little bit of overhang on the Metal2 layer for all power rails, which is where caravel_power_routing latches on to and bridges to a PDNâ€™s ring further to the right.","general_media/image-D061C.png",""
"596068704471482370","246tnt","2025-08-25T15:24:44.8990000+00:00","AFAIU `pdngen` should be capable of extending straps to the IO power rings but I'm not sure how to set that up.","",""
"596068704471482370","246tnt","2025-08-25T15:26:49.1560000+00:00","Ah but here it's some pad kind of thing. I know for caravel sky130 I did write a custom step for that.","",""
"220639106915368960","tholin","2025-08-25T16:05:15.5370000+00:00","In any case, here is what I have so far:","",""
"220639106915368960","tholin","2025-08-25T16:05:17.3840000+00:00","https://github.com/AvalonSemiconductors/ll_gf180_full_chip","",""
"220639106915368960","tholin","2025-08-25T16:05:48.8710000+00:00","You can open it in the (latest!) iic-osic-tools and do `make user_project_example`, `make user_project_wrapper`, `make chip`","",""
"220639106915368960","tholin","2025-08-25T16:06:02.3650000+00:00","Trying to emulate the efabless naming conventions a little bit.","",""
"220639106915368960","tholin","2025-08-25T16:07:03.9300000+00:00","The only thing thatâ€™s missing is the power connections to the top-level PDN in `chip`","",""
"220639106915368960","tholin","2025-08-25T22:49:54.6590000+00:00","Yeah, I believe I have to ask for help with the power connection problem. Iâ€™m not sure what the best approach would be here. Making hookups to the rails in the padring is also an option.","",""
"220639106915368960","tholin","2025-08-26T20:38:09.3960000+00:00","I decided to just cheat a little bit. Made custom VDD/VSS IO cells that are actually just copies of the PDK cells, but I gave them tails like this.","general_media/image-106BB.png",""
"220639106915368960","tholin","2025-08-26T20:38:20.6140000+00:00","I actually need to make them longer, they donâ€™t quite reach the ring of the PDN.","",""
"220639106915368960","tholin","2025-08-26T20:39:27.5890000+00:00","Literally called `gf180mcu_fd_io__dvdd_tail` because Iâ€™m not very creative.","",""
"220639106915368960","tholin","2025-08-26T23:11:31.8540000+00:00","Okay, canâ€™t get it to connect yet, but almost there.","general_media/image-2FD02.png",""
"220639106915368960","tholin","2025-08-26T23:29:24.1700000+00:00","PDN wonâ€™t lock on to these and drop down vias. Iâ€™ll figure this out tomorrow.","",""
"323371864074485771","mole99","2025-08-27T13:18:38.7420000+00:00","","general_media/Bildschirmfoto_vom_2025-08-27_14-51-07-8BA84.png",""
"323371864074485771","mole99","2025-08-27T13:18:43.3820000+00:00","I managed to persuade pdngen to connect to the default I/O power/ground cells.","",""
"220639106915368960","tholin","2025-08-27T13:30:51.7360000+00:00","I got it figured out may way too!","general_media/image-52C2F.png",""
"220639106915368960","tholin","2025-08-27T19:01:26.4030000+00:00","Alright! Done! I even included a basic setup with cocotb for RTL and GL verification.
https://github.com/AvalonSemiconductors/ll_gf180_full_chip","",""
"220639106915368960","tholin","2025-08-27T19:03:31.0540000+00:00","","general_media/image-270AD.png","blobclap (1)"
"220639106915368960","tholin","2025-08-27T19:16:46.5030000+00:00","Only remaining issue is that LVS fails simply because the vsscore and vddcore nets in one circuit have a random number added to the end of their names?","",""
"220639106915368960","tholin","2025-08-27T19:16:48.7050000+00:00","Weird","",""
"220639106915368960","tholin","2025-08-27T21:15:49.5350000+00:00","24,875 magic DRC errors :flop:","",""
"220639106915368960","tholin","2025-08-27T21:24:31.1890000+00:00","Right, I remember this","",""
"220639106915368960","tholin","2025-08-27T21:24:47.4890000+00:00","When I was reverse-engineering that IO cell, I saw that it had tons of DRC errors.","",""
"220639106915368960","tholin","2025-08-27T21:25:04.5500000+00:00","The IO cells in the PDK are just....like this. They have tons of DRC errors.","",""
"220639106915368960","tholin","2025-08-29T13:12:00.8180000+00:00","Doesnâ€™t have much at the moment, but this is where I will upload all the extra standard cells Iâ€™m making:
https://github.com/AvalonSemiconductors/gf180mcu_extra_cells","",""
"220639106915368960","tholin","2025-08-30T16:57:29.5180000+00:00","Working on the multi-bit DFF now. I assume the point of that is area savings by making multiple DFFs share the same clock inverters, not just because of the reduced area from less inverters, but also because it simplifies the clock tree.","",""
"323371864074485771","mole99","2025-08-30T17:26:48.6170000+00:00","Nice, looking forward to it!","",""
"323371864074485771","mole99","2025-08-30T17:27:35.6060000+00:00","Do you know whether the I/O cells are violating the rules or whether the DRC deck is incomplete?","",""
"220639106915368960","tholin","2025-08-30T17:45:17.1970000+00:00","I've been trying to put together 3.3V compatible IO cells by simply modifying the existing ones. And so I can say that, yeah, there are actual DRC errors in there that I keep having to fix.","",""
"220639106915368960","tholin","2025-08-30T17:46:24.5880000+00:00","For instance, the pad driver macro on the 24t bidir IO cell has minimum width violations on resistive ndiff and pdiff regions.","",""
"323371864074485771","mole99","2025-08-30T17:56:03.9170000+00:00","That is interesting. I wonder how Efabless did their tapeouts then. Maybe these rules only apply to the core area? Or GF waived the DRC errors on the I/O cells? I'll have to ask Tim.","",""
"371851806067654657","_saltypretzel","2025-08-30T17:59:14.3300000+00:00","Maybe since the pad frame was the same for each tapeout, all the chips would have the same drc errors in the padring","",""
"371851806067654657","_saltypretzel","2025-08-30T18:01:26.4750000+00:00","I donâ€™t recall having drc errors in the pad ring at least when I ran drc on magic. Of course, when they submit to fab, they maybe run their own closed source calibre deck on it first.","",""
"323371864074485771","mole99","2025-08-30T18:57:23.4590000+00:00","Yes, the same padring was used for all designs on GFMPW0/1 afaik.

Did you submit a design to one of the shuttles? You probably only ran DRC on the `user_project_wrapper`, which was later integrated with the padring.","",""
"1365118310701600900","rtimothyedwards_19428","2025-08-31T20:32:00.4100000+00:00","As far as I recall from the tapeouts, we got GF to waive all the errors that were inside their own cells.  But it has been a long time since we did those tapeouts, and I have forgotten all the details.  Reading other tools' GDS into magic is always a struggle, and what you see is not necessarily what you get.  I'm running DRC on the Caravel GF version chip_io padframe now to try to refresh my memory.","",""
"1365118310701600900","rtimothyedwards_19428","2025-08-31T20:36:22.6390000+00:00","A review of the padframe suggests that most errors are the usual struggle to read in layers like DUALGATE that may exist outside the cell with the diffusion that it affects, which is the sort of thing that magic does not deal with very well.  Failure to see DUALGATE in the right cell then ends up triggering errors about different voltage gates in the same well.  But I have yet to see anything that is obviously a real error.","",""
"220639106915368960","tholin","2025-08-31T21:59:48.8330000+00:00","My conclusion as well. All errors to do with clearance and sizing are not technically impossible, quite clearly so if you look at all the working GFMPW chips.","",""
"220639106915368960","tholin","2025-08-31T22:00:23.2640000+00:00","Can we expect a similar waiver from GF again? Otherwise, I am 100% down to sit down and spend a few days editing the IO cells to be DRC clean.","",""
"169786952432746498","mithro_","2025-09-04T21:24:52.3550000+00:00","@Tholin / @Tim Edwards - I'm hoping to work with @mole99 to put together something using previous MPW designs to send to GF for testing very soon.","",""
"220639106915368960","tholin","2025-09-04T21:26:22.4060000+00:00","Like, this month?","",""
"169786952432746498","mithro_","2025-09-04T21:55:43.8320000+00:00","Yes","",""
"169786952432746498","mithro_","2025-09-04T21:55:58.8960000+00:00","Hopefully that isn't a surpise to @mole99  ðŸ™‚","",""
"220639106915368960","tholin","2025-09-04T22:08:41.1180000+00:00","Its was a surprise to me, heh","",""
"220639106915368960","tholin","2025-09-04T22:09:15.3450000+00:00","Would you also be interested in sending one of the WiP custom padframes to GF for testing?","",""
"169786952432746498","mithro_","2025-09-04T22:52:31.8070000+00:00","Sure! I believe @mole99 is busy this week with finishing iHP related stuff?","",""
"220639106915368960","tholin","2025-09-04T23:03:57.5040000+00:00","I have a padframe that should be working.","",""
"220639106915368960","tholin","2025-09-04T23:05:02.9970000+00:00","I can take that, populate the project area with a copy of one of my GFMPW designs and we'll see if everything still works as before.","",""
"220639106915368960","tholin","2025-09-04T23:05:43.9020000+00:00","Would allow me to do some fixes as well. The RISC-V core on my multi-project die is just a few adjustments/bugfixes away from being able to boot Linux.","",""
"220639106915368960","tholin","2025-09-05T00:03:23.9140000+00:00","@Tim 'mithro' Ansell Would this be of interest to you in general? Linux-capable CPU core on gf180?","",""
"169786952432746498","mithro_","2025-09-05T00:04:26.9840000+00:00","A bit weird but I definitely wouldn't say no.","",""
"169786952432746498","mithro_","2025-09-05T00:08:21.7380000+00:00","The uclinux on Tiny Tapeout is a pretty good demo to show people.","",""
"323371864074485771","mole99","2025-09-05T15:54:12.9330000+00:00","The idea is to get early feedback from GF, especially regarding the sealring, as the corner of the sealring is simply ""best-effort"" since we don't have any rules for it in the PDK. Another issue is fill generation, for which we currently only have a partial implementation in magic.

I'm just finishing up my IHP tapeout and will be at ORConf right after that. After ORConf, I will have one full week to create a test reticle and work on fill. I will also upload the template repository for wafer.space designs.
I would appreciate if you could use the template to build your chip @Tholin. It automatically adds the sealring after GDS streamout.","",""
"220639106915368960","tholin","2025-09-05T16:01:37.2970000+00:00","Alright, will do","",""
"220639106915368960","tholin","2025-09-05T16:02:08.3790000+00:00","I'm rushing some bugfixes to my multi-project die right now, and then I will tape that out a second time.","",""
"220639106915368960","tholin","2025-09-05T16:03:10.7660000+00:00","Not gonna do anything new. The multi-project die is a whole heap of designs that I already know the characteristics of, which is good.","",""
"323371864074485771","mole99","2025-09-05T16:11:42.4490000+00:00","Thanks! I'll let you know after ORConf once it's pushed.
Being able to make comparisons between previous shuttles is definitely good.","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-05T18:21:57.6650000+00:00","@Tholin :  I'm glad you're working on a 3.3V standard cell library for GF180MCU.  I have come to the conclusion that the OSU standard cells are invalid and probably will never be synthesizable.  I think it is the same old story with academic development---At one time in the past, they had expertise in standard cell design, but that expertise has been lost, and now all they do is academic excercises like CharLib where they are concerned about simulation efficiency and accuracy, and nobody has noticed that the layouts they're passing to the tool are unworkable for a variety of reasons (such as, for example, having a cell height that is not divisible by any track height).","",""
"220639106915368960","tholin","2025-09-05T18:27:06.5960000+00:00","Yeah! I do need to keep working on it sometime. Its on hold for now until after the first wafer.space shuttle.","",""
"323371864074485771","mole99","2025-09-06T08:15:15.9280000+00:00","@Tholin Just so you know, final submission will be in early December, so there may still be time to work on it :)","",""
"220639106915368960","tholin","2025-09-06T15:13:36.2070000+00:00","True, but my SCL is 3.3V and I do wish to tape out one more 5V chip on the first wafer.space shuttle.","",""
"220639106915368960","tholin","2025-09-06T15:14:08.9100000+00:00","Second and onwards I will be playing with 3.3V. Lets uhhh...make sure that the 5V stuff we have already works first.","",""
"220639106915368960","tholin","2025-09-06T15:14:46.1160000+00:00","Oh, that *just* reminds me that I should absolutely create a test layout for the extra 5V cells Iâ€™m making.","",""
"169786952432746498","mithro_","2025-09-08T23:45:49.6940000+00:00","@everyone - The CrowdSupply page which will allows you to purchase wafer.space slots will be live in the next day or two. I am looking for people who want to purchase a slot to be beta testers.","","â€¼ï¸ (4),ðŸš€ (4)"
"374977737334456320","ombudsman","2025-09-09T01:43:37.3690000+00:00","Hey @Tim 'mithro' Ansell which pdk will we be using?","",""
"169786952432746498","mithro_","2025-09-09T01:45:09.5650000+00:00","The gf180mcu PDK (https://gf180mcu-pdk.readthedocs.io/) - I believe at least @mole99 & @Tholin, @tnt have already been working with it.","","ðŸ‘ (2)"
"169786952432746498","mithro_","2025-09-09T01:50:36.1720000+00:00","I believe `ciel` is the best way to get the PDK?","",""
"1071653002986926112","algofoogle","2025-09-09T01:51:29.6280000+00:00","Exciting times, Tim ðŸ™‚","","blobsignyes (1)"
"735201236877312021","always_ff_rohan","2025-09-09T03:04:05.7750000+00:00","yeah, with sky130 I use this - ```
#Enable PDK with this commit
ciel enable --pdk-family sky130A 12df12e2e74145e31c5a13de02f9a1e176b56e67

# Initiate the flow from design directory
librelane --ciel-pdk -p sky130A -s sky130_fd_sc_hd --flow Classic config.json
```","",""
"735201236877312021","always_ff_rohan","2025-09-09T03:05:06.7220000+00:00","GF180 is also same I think","",""
"509798510170865675","essen__","2025-09-09T03:14:52.2620000+00:00","Hi guys, I was told this was the place to be and you where looking for beta testers.
Still need to give it some more though as to if I wish to commit 6k to my broken a0 ðŸ‘‹","",""
"384390069412429834","polyfractal","2025-09-09T11:54:16.2190000+00:00","heyo, connected with Tim at OpenSauce and might have roped me into participating as well ðŸ™‚  In the middle of a big cross-country move right now (and have no layout experience past my own little DIY projects) so not sure if I'll make this first shuttle.

Was thinking about doing some test structures / circuits for an analog'y neuromorphic chip (spiking neural net stuff)","",""
"1071653002986926112","algofoogle","2025-09-10T09:23:18.4930000+00:00","I wish I had the personal budget for a whole die, but in the meantime if anyone is thinking of sharing the cost for a multi-project die, I would at least like to know ðŸ™‚","",""
"509798510170865675","essen__","2025-09-10T14:10:38.5940000+00:00","Hi @algofoogle (Anton Maurovic) 
How much area would you be looking for, and do you have any specific requirements ?","",""
"169786952432746498","mithro_","2025-09-10T15:42:24.2350000+00:00","If anyone is ready to order, please contact me with an email address and I'll add you to the access list.","",""
"169786952432746498","mithro_","2025-09-10T17:06:10.3060000+00:00","Can people test if https://buy.wafer.space sends them to https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/ correctly?","","ðŸ‘ (3),ðŸ’œ (1)"
"220639106915368960","tholin","2025-09-10T17:07:45.5600000+00:00","Tested on Firefox and Edge. Re-direct works.","","ðŸ‘† (1)"
"732347216412278825","urish","2025-09-10T17:09:30.7510000+00:00","Works for me (Chrome)","",""
"732347216412278825","urish","2025-09-10T17:10:42.9330000+00:00","Nice campaign page!","",""
"169786952432746498","mithro_","2025-09-10T17:38:00.2190000+00:00","As I mentioned, anyone ready to commit to a slot, please message me and I'll get you added to the ability to purchase right away.","",""
"1071653002986926112","algofoogle","2025-09-11T04:48:51.6490000+00:00","Started a thread.","",""
"596068704471482370","246tnt","2025-09-11T06:24:09.0040000+00:00","@Tim 'mithro' Ansell In the campaign page, maybe specify it's the `gf180mcuD` variant in the PDK, that should allow people to lookup anything they need about the exact spec ( like top metal thickness for instance ).","","âž• (1)"
"323371864074485771","mole99","2025-09-11T07:15:52.7460000+00:00","Also ""GlobalFoundries GF180MCU openâ€‘source PDK"" should be ""GlobalFoundries gf180mcu openâ€‘source PDK"" or ""GlobalFoundries openâ€‘source PDK for GF180MCU"".","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-15T21:24:44.9270000+00:00","@Tholin :  Would it be okay with you if I incorporated your `gf180mcu_as_sc_mcu7t3v3` standard cells into the open_pdks build of GF180MCU as an option?  I would like to put something on the 1st wafer.space shuttle run using this library.","",""
"220639106915368960","tholin","2025-09-15T21:27:35.4480000+00:00","Okay, full disclaimer first: I never ran the full prechecks on a layout produced with the SCL. I don't know if it produces DRC correct GDSII outputs in the eyes of klayout (which was a massive pain point with my other SCL).","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-15T21:28:28.0640000+00:00","I understand the risks, and I'm willing to run the whole library through a large project synthesis and debug anything that looks wrong.  Maybe extend the library, as well.","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-15T21:28:49.3500000+00:00","I want a 3.3V standard cell library for gf180mcu, and OSU is not going to be it.","",""
"220639106915368960","tholin","2025-09-15T21:29:05.4960000+00:00","Yeah, I'm not surprised","","ðŸ˜† (1)"
"169786952432746498","mithro_","2025-09-15T21:29:18.7970000+00:00","Hi everyone, I'm in the US/Chicago time zone until the 5th October","",""
"169786952432746498","mithro_","2025-09-15T21:30:06.4280000+00:00","@Tim Edwards - @mole99 talked with Staf from chips4makers at OrConf and apparently his cells should work on GF180MCU","",""
"220639106915368960","tholin","2025-09-15T21:32:07.1040000+00:00","I know Tim Ansell wants to do a test tapeout with GF later this month and for his consideration I'm gonna offer a GDSII of my multi-project die, but with some minor bugs fixed and using the template that mole99 is cooking up. After this, I'll be mostly free to keep developing my 3.3V SCL.","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-15T21:38:47.6430000+00:00","@Tim 'mithro' Ansell :  If you want people to have access to Staf's cells (SRAM, or does he have more?), then I just need a pointer to a repository and I can incorporate them into open_pdks for GF180MCU.","",""
"169786952432746498","mithro_","2025-09-15T21:39:26.7100000+00:00","@Tim Edwards - I'm guessing @mole99 is probably still travelling back from OrConf at the moment.","",""
"169786952432746498","mithro_","2025-09-15T21:42:38.5690000+00:00","This is what @mole99 sent me;
> I'm now back from ORConf, which was great! I had some interesting discussions with a lot of people.
> 
> One of the most interesting projects for us is Staf Verhaegen's SRAM compiler: https://www.youtube.com/watch?v=G9uyKw3XoiM
> It would not only allow us to generate SRAM macros in different configurations, but also for 3.3V transistors on gf180mcu.
> 
> I asked him if he would be interested to put different SRAM configurations on a shuttle slot. He is interested, although there are some changes needed to make it work on gf180mcu.
> I told him I'll get back to him after asking you whether there's still a slot available.
> 
> Moreover, we could also use Staf's FlexCell stdcell generator to generate 3.3V cells. https://gitlab.com/Chips4Makers/c4m-flexcell
> 
> Tholins cells are great, but this would give us a larger set of stdcells that we could even take to a different process. Tamas did not use them for the TT test shuttle only because he couldn't get them working with LibreLane in time for the tapeout. But it's just a matter of figuring out how to configure LibreLane with these stdcells.
> 
> The only missing part then is the separation of the 5V and 3.3V voltage domains in the padring. There's a clever workaround using breaker cells that Tamas has already used. The proper way would be to create new power/ground pad cells based on the existing ones.","",""
"169786952432746498","mithro_","2025-09-15T21:43:57.1990000+00:00","His stuff is also listed at https://bit.ly/ws-gf180mcu-stdcells","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-15T21:51:30.8130000+00:00","@Tim 'mithro' Ansell :  I have already declared my intent to work on the dual voltage I/O library problem.","",""
"169786952432746498","mithro_","2025-09-15T22:13:48.9420000+00:00","@Tim Edwards - Great! Just trying to make sure everyone knows about things.","",""
"323371864074485771","mole99","2025-09-16T07:02:34.3110000+00:00","@Tholin Thanks for working on your design so we can include it in the test tapeout. Just to be clear, this is not a real tapeout, but rather a way for us to get feedback from GF about the design of the reticle, the sealring, if the fill matches density also on their side etc. The more real world design we have on there, the better. We should probably call it a virtual tapeout :)","",""
"323371864074485771","mole99","2025-09-16T07:03:36.8470000+00:00","@Tim Edwards Great! From what I understand we need two copies of the power and ground cells each, where one is for the core domain and one for the I/O domain. It would be really helpful if you could take a look at this ðŸ‘

For now, Tamas used a nice trick to get separate power domains using custom breaker cells, see: https://github.com/TinyTapeout/tinytapeout-gf-0p1/blob/main/docs/padframe.svg
However, if we have proper power/ground cells for both domains then we wouldn't have to resort to such tricks.

If you have a PR ready just ping me and I can give it a try. We need to make sure that the pin shape for the bondpad comes first in the LEF, so that OpenROAD will promote the correct pin to a BTerm. See this commit: https://github.com/wafer-space/gf180mcu/commit/eb701885d4fc3aff546c974df1b3e7bcce6bd3c7","",""
"323371864074485771","mole99","2025-09-16T07:09:35.5400000+00:00","Yes, we would like to get Staf's FlexCell stdcells into the PDK, as well as his SRAMs.

Since both are generated, there's no repository at the moment that hosts the cells afaik. It would probably make sense for wafer.space to host repositories for both, which we keep up to date that you can then incorporate into open_pdks (unless Staf wants to host them himself).","",""
"220639106915368960","tholin","2025-09-16T12:41:36.9410000+00:00","I made a better DFF to fit into the 7-track 5V SCL. Its slightly wider and has some met2 obstructions, but is significantly faster than the DFFs  that ship with the SCL.","",""
"220639106915368960","tholin","2025-09-16T12:41:39.7990000+00:00","https://cdn.discordapp.com/attachments/1299769089220284467/1417488167581515857/image.png?ex=68caaa3a&is=68c958ba&hm=c03bbb239d8e5bb97ab8df647c00f7970b70be0423f2ef314d7568e0cb7af515&","",""
"220639106915368960","tholin","2025-09-16T12:42:52.3520000+00:00","Seeing clock period improvements of up to several ns using this.","","blobclap (2)"
"1365118310701600900","rtimothyedwards_19428","2025-09-16T15:05:44.5360000+00:00","Where can I grab this to incorporate it into the existing standard cells?","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-16T15:07:05.8530000+00:00","This is a digital standard cell layout made with Tholin's 3.3V standard cells, installed into the PDK with open_pdks and run through librelane.  It was almost ludicrously easy.","general_media/ffra-C18BF.png",""
"220639106915368960","tholin","2025-09-16T15:07:33.2380000+00:00","Oh good, I expected it to completely break with librelane without major config changes.","",""
"220639106915368960","tholin","2025-09-16T15:09:14.0420000+00:00","Set `SYNTH_STRATEGY: DELAY 4` if you wanna push it to its limits.","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-16T15:10:07.7370000+00:00","It was almost perfect out-of-the-box.  All I was missing was the ""drc_exclude.cells"" file, and I had to add a ""touch"" command to the installer to force it to be created.
I'll give ""SYNTH_STRATEGY: DELAY 4"" a try.  This was really just a proof-of-concept test, though.","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-16T15:15:10.2140000+00:00","""SYNTH_STRATEGY: DELAY 4"" apparently worked (?).  I'm not sure how to prove that it did.  Anyway, at this point it's more productive for me to be pushing my commit to open_pdks.","",""
"220639106915368960","tholin","2025-09-16T15:18:31.5880000+00:00","That option makes it optimize for pure speed! Should be able to push the clock period real low now.","",""
"220639106915368960","tholin","2025-09-16T15:43:12.1390000+00:00","I committed a blank drc_exclude.cells file into the SCLâ€™s repo","",""
"220639106915368960","tholin","2025-09-16T15:43:16.0760000+00:00","So that should be taken care of now","",""
"220639106915368960","tholin","2025-09-16T16:00:52.4180000+00:00","https://github.com/AvalonSemiconductors/gf180mcu_extra_cells","",""
"220639106915368960","tholin","2025-09-16T16:00:53.9280000+00:00","Its in here","",""
"220639106915368960","tholin","2025-09-16T16:01:09.3360000+00:00","gf180mcu_extra__dfxtp_2","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-16T17:18:09.9200000+00:00","Should I merge this directly into the `gf180mcu_fd_sc__` repository, or should I try to incorporate it as an extension (like I did with the ""sky130_ef_sc"" cells), in which case I would prefer a more targeted library name, like `gf180mcu_as_sc_9t5v0`?","",""
"220639106915368960","tholin","2025-09-16T17:27:05.2750000+00:00","It should be an extension","",""
"220639106915368960","tholin","2025-09-16T17:27:18.2620000+00:00","I mean, that's why I called it ""extra cells""","",""
"220639106915368960","tholin","2025-09-16T17:28:52.1330000+00:00","The DFF I made is meant to be a full replacement for the one in the fd_sc_7t5v0, though, and you have the exclude the whole wildcard of `gf180mcu_fd_sc_7t5v0__dff*` from synthesis.","",""
"169786952432746498","mithro_","2025-09-16T20:18:41.8940000+00:00","I think a `gf180mcu_as_sc_9t5v0` makes the most sense?","",""
"220639106915368960","tholin","2025-09-16T20:26:27.3610000+00:00","7t","",""
"220639106915368960","tholin","2025-09-16T20:26:30.9380000+00:00","Its still 7-track","",""
"220639106915368960","tholin","2025-09-16T20:26:50.4710000+00:00","I'm also reserving that name for if/when I make a full 5V custom SCL","",""
"220639106915368960","tholin","2025-09-16T20:27:04.0960000+00:00","Addons to the existing SCLs should have a separate naming convention.","",""
"169786952432746498","mithro_","2025-09-16T20:31:57.5350000+00:00","I would say that everything under `gf180mcu_as_XXXX` would be your name space.","",""
"220639106915368960","tholin","2025-09-16T20:39:02.2400000+00:00","I'll probably be re-naming this to `gf180mcu_as_extra`, then. Its intended to mostly only contain non-synthesizable special cells anyways, that you have to instantiate explicitly (i.e. transmission gates).","",""
"169786952432746498","mithro_","2025-09-16T20:44:04.9940000+00:00","SGTM!","",""
"691780627338625077","rebelmike","2025-09-16T21:10:29.7550000+00:00","Hi all, I've made a start getting TinyQV building on gf180 - shamelessly stole the build script from tinytapeout-gf-0p1.  Result is here https://github.com/MichaelBell/gf180mcu-tinyQV","",""
"691780627338625077","rebelmike","2025-09-16T21:11:42.9470000+00:00","Fits in 600x600um with 25um padding.  It's quite slow though, it wouldn't build with a 50MHz clock so I used 40MHz.  Whereas it manages over 70 on sky130, is that expected?","",""
"220639106915368960","tholin","2025-09-16T21:12:51.4760000+00:00","I've gotten pretty good at squeezing performance out of gf180 flows. Let me try.","",""
"220639106915368960","tholin","2025-09-16T21:13:36.2070000+00:00","What is tinyQV again?","",""
"691780627338625077","rebelmike","2025-09-16T21:14:00.6720000+00:00","Sure - though this is just me mucking about for now!  Don't have any particular goal yet.","",""
"691780627338625077","rebelmike","2025-09-16T21:14:53.4140000+00:00","TinyQV is my quad bit serial Risc-V CPU.  Tim was looking for a small Risc-V CPU and we thought it might be a good fit","",""
"691780627338625077","rebelmike","2025-09-16T21:16:14.3350000+00:00","Its latest outing was on the ttsky25a Risc-V peripheral competition - those versions are huge with loads of peripherals connected.  But this version is just the ""standard"" one","",""
"220639106915368960","tholin","2025-09-16T21:17:40.8860000+00:00","I...uhhh....Iâ€™ve never seen this happen before","general_media/image-EE40A.png","ðŸ˜¬ (1)"
"169786952432746498","mithro_","2025-09-16T21:19:37.8270000+00:00","There is some stuff about Mike's TinyQV in my doc @ https://bit.ly/ws-tiny-riscv-proof","",""
"596068704471482370","246tnt","2025-09-16T21:21:01.3580000+00:00","@RebelMike I would expect gf180 to be slower than sky130 yes, no doubt about it.  With tweaking and optimizing, you could maybe get gf180 to match a ""default run"" of sky130 but if you put the same effort tweaking and optimizing, I'd expect sky130 to win speed wise.","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-09-16T21:21:37.4900000+00:00","@RebelMike - Looks like you are using a bunch of flip flops for the register file? https://github.com/MichaelBell/gf180mcu-tinyQV/blob/main/src/latch_mem.v ?","",""
"169786952432746498","mithro_","2025-09-16T21:22:03.7230000+00:00","Or is that main memory?","",""
"691780627338625077","rebelmike","2025-09-16T21:22:31.4600000+00:00","That is some scratch memory - though not actually included in that build above.","",""
"691780627338625077","rebelmike","2025-09-16T21:23:20.1570000+00:00","Registers are just flip flops - they're in https://github.com/MichaelBell/tinyQV/blob/gf180mcu/cpu/register.v","",""
"691780627338625077","rebelmike","2025-09-16T21:27:05.0300000+00:00","Would probably want to tweak the way this works a bit - all of the registers rotate constantly (idea came from https://github.com/Wren6991/tt02-whisk-serial-processor), but using a clock gate or plain enable in logic so only the registers being accessed are rotated would probably be preferable.","",""
"169786952432746498","mithro_","2025-09-16T21:35:25.1580000+00:00","@RebelMike - how does that build compare in size to the minimax example @Xobs did a long time ago pictured the doc @ https://bit.ly/ws-tiny-riscv-proof ?","general_media/image-41F9D.png",""
"691780627338625077","rebelmike","2025-09-16T21:39:49.7570000+00:00","Is that https://github.com/gsmecher/minimax ? I hadn't come across that before.","",""
"691780627338625077","rebelmike","2025-09-16T21:46:01.9410000+00:00","Eyeballing that it looks like the area is around 200x400?  But then there's the large register file.  TinyQV takes the approach of supporting RV32EC with the absolute minimum number of writable registers to allow normal C code to work (just 13, as gp and tp can be hardwired without breaking the C ABI).","",""
"691780627338625077","rebelmike","2025-09-16T21:56:40.5730000+00:00","TinyQV also supports interrupts and basic CSRs.  I've also included UART, SPI and PWM peripherals in that build.  I guess we would need to decide what should be included given the goal of demoing a ""custom Risc-V chip"".  Maybe including one of the peripherals from the TT competition would make sense to show that custom design concept.  Probably reducing the number of general purpose IOs makes sense as I imagine the pad space is going to be a limiting factor.","",""
"169786952432746498","mithro_","2025-09-16T21:58:48.8040000+00:00","@RebelMike - Yeah, I think that was the minimax CPU that @Xobs used.","",""
"169786952432746498","mithro_","2025-09-16T22:01:32.1890000+00:00","@RebelMike - I think 600um x 600um is only a bit bigger than the largest SRAM block size?","general_media/image-15E84.png",""
"169786952432746498","mithro_","2025-09-16T22:07:13.7100000+00:00","@RebelMike - Seems like you could fit somewhere like ~40ish copies on a single wafer.space slot?","general_media/image-760BD.png",""
"691780627338625077","rebelmike","2025-09-16T22:11:19.7210000+00:00","Sounds plausible - the 600x600 was just my initial guess, though I did have to work a little to make the build pass I'm sure it could go a bit smaller (but then we'd probably decide we wanted to include more things anyway).  Taking a peak at @urish's setup for Tiny Tapeout on gf180, 2x2 tiles is 711.20x325.36 - so if that's roughly equivalent to 2x2 tiles on sky130 it should be possible to squeeze it into that area.","",""
"691780627338625077","rebelmike","2025-09-16T22:13:22.5300000+00:00","Hmm, actually that is quite a lot smaller so that might be a challenge.","",""
"169786952432746498","mithro_","2025-09-16T22:15:54.5190000+00:00",">40 is much bigger than >20 that doc was potentially thinking about.","",""
"169786952432746498","mithro_","2025-09-16T22:21:30.7150000+00:00","I had some data about Tiny Tapeout tile sizes and capacities in the spreadsheet @ https://docs.google.com/spreadsheets/d/1hgfRhANt3jyG4w0tgVumoxdqkyLpXQksTHPXk9g4_NM/edit?gid=924741324#gid=924741324 -- That was from quite a long time ago, so don't know if it matches / got updated with the latest configs.","",""
"691780627338625077","rebelmike","2025-09-16T22:22:32.4640000+00:00","That does assume no (or maybe minimal) on chip cache/RAM.  Performance is therefore not amazing.","",""
"169786952432746498","mithro_","2025-09-16T22:23:59.5520000+00:00","Well, you might be able to add a 512 bytes SRAM to your config and still fit 20 versions....","","ðŸ‘ (1)"
"691780627338625077","rebelmike","2025-09-16T22:24:00.5470000+00:00","Big unknown for me is pad size.  Looks like the TT test chip is using 355x75 with 20.3 spacing.  That could mean pads are a larger area than the CPU","",""
"169786952432746498","mithro_","2025-09-16T22:29:37.6360000+00:00","@RebelMike - I think the first subdivision configuration is probably just going to be 1/2 or 1/4, so you'll have plenty of space.","","ðŸ‘ (1)"
"261705597529882627","xobs","2025-09-17T00:17:46.2770000+00:00","Yeah, one of the downsides to the minimax was that you need two copies of the register file so it could bank everything in case of an unhandled instruction.","",""
"691780627338625077","rebelmike","2025-09-17T07:48:43.6830000+00:00","Makes sense on FPGA, but expensive on asic.","",""
"691780627338625077","rebelmike","2025-09-17T20:22:55.8410000+00:00","Some thoughts on size for meeting the eventual goal, and approach to getting TinyQV into a suitable state to enable that, here: https://docs.google.com/document/d/16-JBqH7T6T0cKGpoZkjNh42dn7F8hudmymY-CGiME2c/edit?usp=sharing","",""
"169786952432746498","mithro_","2025-09-18T21:47:43.0440000+00:00","Yeah, minmax was targeting FPGAs where blockram is pretty cheap","",""
"169786952432746498","mithro_","2025-09-18T21:58:40.1530000+00:00","I updated the wafer-space GitHub organization at with a little more content https://github.com/wafer-space","","ðŸ‘ (1)"
"732347216412278825","urish","2025-09-19T04:21:10.9450000+00:00","Looks good","",""
"169786952432746498","mithro_","2025-09-19T04:21:25.8020000+00:00","Slowly updating the website - https://preview.wafer.space/pr-44/","",""
"169786952432746498","mithro_","2025-09-19T05:10:22.3200000+00:00","I also did an interview today with Chris Gammell for the Amp Hour, challenged him to do a Tiny Tapeout before the next time I'm on his podcast ðŸ™‚ - I believe it should be live late next week sometime.","","â¤ï¸ (1)"
"732347216412278825","urish","2025-09-19T05:33:16.6760000+00:00","Nice countdowns!","",""
"323371864074485771","mole99","2025-09-19T09:07:34.3130000+00:00","I'm glad to announce the wafer.space template! https://github.com/wafer-space/gf180mcu-project-template","","ðŸŽ‰ (4)"
"323371864074485771","mole99","2025-09-19T09:07:43.4940000+00:00","The template is a work in progress, so further changes are to be expected.

There is an issue with resizing in OpenROAD because the I/O library specifies a fanout of 1, therefore we have to wait for a fix to re-enable resizing.
However, your design may not be affected. Just enable resizing in the config file and see for yourself.
Filler generation may change in the future, however it should already be possible to meet the target densities.
DRC with magic is currently failing. There are some unknown layer/datatypes, and we need to either fix the DRC errors in the I/O cells or exclude them during DRC.","",""
"323371864074485771","mole99","2025-09-19T09:07:55.9690000+00:00","Despite these issues you can already use it to implement your design. Please give it a try and let me know how it goes!
I've also added a wrapper around the dvdd/dvss pads to allow them to be placed in the eastern and western rows of the padring.
For now feel free to change the padring as you like.","",""
"323371864074485771","mole99","2025-09-19T09:08:27.5220000+00:00","As a next step, I would need the final pad positions for the padring from Tiny Tapeout ( @tnt ). These positions will be the same for all wafer.space customers (if they opt for packaging). It is possible to change I/O types such as input/output/bidir, but the power/ground pads should stay the same, as they will be bonded to power/ground rings in the case of CoB and to the ground pad in the case of QFN.","",""
"596068704471482370","246tnt","2025-09-19T09:19:45.4530000+00:00","@mole99 Drafting something now ...","",""
"1071653002986926112","algofoogle","2025-09-19T09:20:19.9830000+00:00","This is pretty exciting! How many pads are you going for?","",""
"1071653002986926112","algofoogle","2025-09-19T09:21:34.7220000+00:00","Fantastic, Tim! Canâ€™t wait to hear it, and I hope he does do a submission! I was thinking Dave Jones should do one too.","",""
"596068704471482370","246tnt","2025-09-19T09:24:35.1470000+00:00","Well for TT the target when packaged is QFN64. What I'm drafting now will have 74 bond pads since 10 of those will be GND and will only go to the EPAD.  6 will be power so that leaves 58 ""user"" connections.","",""
"220639106915368960","tholin","2025-09-19T09:26:36.2420000+00:00","What Iâ€™m drafting is just a copy of the caravel pad-out, but the SPI flash pins become extra user GPIO.","",""
"220639106915368960","tholin","2025-09-19T09:27:17.9140000+00:00","Since Iâ€™m targeting a DIP-40 footprint, that is sufficient IO.","",""
"323371864074485771","mole99","2025-09-19T09:29:00.6110000+00:00","@Tholin Yes, but you'll have to map this to the Tiny Tapeout padring before your final submission if you want packaging. Some of your unused pads could be used for debugging functionality.","",""
"596068704471482370","246tnt","2025-09-19T09:32:44.5740000+00:00","Of course if you just want raw dies and handle all packaging yourself, you do whatever you please.","",""
"323371864074485771","mole99","2025-09-19T09:33:10.7310000+00:00","Absolutely.","",""
"1071653002986926112","algofoogle","2025-09-19T09:36:02.5800000+00:00","This sounds pretty cool. Just that bit more flexibility than OpenFrame","",""
"220639106915368960","tholin","2025-09-19T09:40:18.5380000+00:00","Iâ€™m probably going to have to do packaging myself if I want to bond to DIP PCB carriers","",""
"323371864074485771","mole99","2025-09-19T09:43:35.3350000+00:00","I think there was a discussion about providing your own PCBs (with the same CoB footprint?) somewhere. @Tim 'mithro' Ansell will know.","",""
"220639106915368960","tholin","2025-09-19T09:47:21.9250000+00:00","The PCBs may also have project-specific components on them","",""
"220639106915368960","tholin","2025-09-19T09:47:36.1540000+00:00","Or it may not even be DIP-40, but something smaller, like DIP-28 (the wide one)","",""
"220639106915368960","tholin","2025-09-19T09:48:13.6010000+00:00","Or some pins need to be bonded differently","",""
"220639106915368960","tholin","2025-09-19T09:48:26.8070000+00:00","So there is no one size fits all PCB layout for me. This is the downside of making a multi-project die.","",""
"220639106915368960","tholin","2025-09-19T09:48:49.2950000+00:00","And why I am desperately trying to hunt down a wire bonder for myself.","",""
"323371864074485771","mole99","2025-09-19T10:00:01.9610000+00:00","That's why a carrier board (like on Tiny Tapeout) is a good idea. But if that doesn't work for you, you'll have to go the manual route.","",""
"220639106915368960","tholin","2025-09-19T10:05:35.8820000+00:00","Iâ€™m pretty space constrained by having to fit the dimensions of those DIP footprints","",""
"596068704471482370","246tnt","2025-09-19T10:12:27.5010000+00:00","@mole99 https://docs.google.com/spreadsheets/d/1sZCpz6yy-bHGaV2BVG4IZOLBWn--WIddM9pkCQm_Vyc/edit?usp=sharing","",""
"323371864074485771","mole99","2025-09-19T18:42:02.2140000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-09-19T18:52:16.9630000+00:00","Seems like everyone has been quite busy while I've been sleeping!","",""
"691780627338625077","rebelmike","2025-09-19T23:42:02.4840000+00:00","@mole99 Is https://github.com/wafer-space/gf180mcu-project-template/blob/main/config.yaml#L165 correct?  I think it should either be 25 more, to account for the seal ring on both sides, or exactly 5070x3880 if seal ring is added externally.","",""
"323371864074485771","mole99","2025-09-20T07:46:37.5450000+00:00","Good catch! I tested the reticle stitcher with my GF-MPW1 project, where I added the sealring externally. I've now updated the project template.","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-09-20T20:18:06.1570000+00:00","@urish / @Matt Venn - After I get the website updated with the campaign content, I would like to get Tiny Tapeout collaboration information up on the websites.","","ðŸ‘ (2)"
"492702620759228416","mattvenn","2025-09-20T21:14:27.0190000+00:00","Fyi I'm travelling next week for austrochip","",""
"169786952432746498","mithro_","2025-09-21T03:01:15.5360000+00:00","The website @ https://wafer.space has now been updated quite a bit, nothing new compared to the campaign page.","",""
"732347216412278825","urish","2025-09-21T04:09:55.9530000+00:00","Started a thread.","",""
"220639106915368960","tholin","2025-09-21T15:21:34.0470000+00:00","So, if I followed the conversation about tiny RISC-V cores on GF180 so far, the biggest constraint so far appears to be the size of the register file, which actually becomes larger than the CPU core itself at some point.
Has it been considered yet that the registers can be moved into RAM? Reserve 32 words of RAM to hold the register values.","",""
"691780627338625077","rebelmike","2025-09-21T19:28:35.0180000+00:00","Started a thread.","",""
"323371864074485771","mole99","2025-09-22T15:35:09.5710000+00:00","I just updated the project template to limit the sealring generator to Metal5 and add `MAGIC_GDS_FLATGLOB` to the LibreLane config.
The remaining issues during DRC are because of some missing layer definitions, duplicate cell entries, and overlapping cuts (which is annoying to fix as per Tim ðŸ˜…).

You can update your local copy py simply pulling the latest changes and running `make clone-pdk` again.","",""
"169786952432746498","mithro_","2025-09-23T17:23:11.6720000+00:00","@mole99 - Should that fix https://github.com/wafer-space/gf180mcu-project-template/issues/1 ?","",""
"323371864074485771","mole99","2025-09-23T18:00:37.5200000+00:00","Streamout should already work, it may be that the template was in a weird state. Can you pull the latest changes and clone the PDK again?
I've also now subscribed to the repo so I get notifications for the issues. Let's continue on GitHub if you get the same issue again.","",""
"169786952432746498","mithro_","2025-09-23T18:42:18.4440000+00:00","Just tried again, got the same error I think.....","",""
"323371864074485771","mole99","2025-09-24T09:08:26.2990000+00:00","Replied to your issue with a solution.","",""
"169786952432746498","mithro_","2025-09-24T14:46:34.2140000+00:00","Not sure you actually replied with a solution but I'm testing what I think you meant ðŸ™‚","",""
"492702620759228416","mattvenn","2025-09-25T10:14:10.1440000+00:00","Nice amp hour interview @Tim 'mithro' Ansell !","","ðŸ’¯ (1)"
"732347216412278825","urish","2025-09-25T10:25:39.5940000+00:00","Started a thread.","",""
"756011607603019777","anfroholic","2025-09-25T10:56:31.9650000+00:00","https://theamphour.com/703-building-wafer-space-with-tim-ansell/","",""
"1365118310701600900","rtimothyedwards_19428","2025-09-25T23:50:44.6120000+00:00","@Tholin :  Would `lctime` be able to create timing files for an I/O library?","",""
"220639106915368960","tholin","2025-09-25T23:51:19.3360000+00:00","Probably not","",""
"169786952432746498","mithro_","2025-09-26T01:36:49.1080000+00:00","I'll also be on Teardown Sessions next week on the 3 Oct 2025 @ 2:00pm Chicago (other regions https://bit.ly/teardown-session-waferspace-1) - https://www.youtube.com/watch?v=tEOmnN8IAjs","",""
"543162393413287956","h.tamas","2025-09-26T08:16:39.2320000+00:00","Started a thread.","",""
"1071653002986926112","algofoogle","2025-09-26T09:35:55.9380000+00:00","Great Amp Hour interview @Tim 'mithro' Ansell ðŸ™‚ I feel like hassling Chris to get serious about doing a TT submission","","â¤ï¸ (2)"
"169786952432746498","mithro_","2025-09-26T13:18:54.9550000+00:00","Do it ðŸ™‚","","ðŸ’ª (1)"
"492702620759228416","mattvenn","2025-09-26T13:34:27.1680000+00:00","I'll try as well","",""
"220639106915368960","tholin","2025-09-27T20:19:56.6560000+00:00","In about 30 minutes I'll be taking the virtual stage to hold a presentation entitled ""How NOT to design an integrated circuit"", the synposis for which is  `From low-level programming to now making her own integrated circuits, Tholin is a seasoned member of the Open-Source-Silicon community. Tholin has a record-breaking 8 tapeouts under her belt. In this presentation, we'll gloss over all the successes and present all the failures and mistakes that were made over those tapeouts to learn what to avoid and not to do when taking on such ambitious projects.`","","ðŸ’œ (2)"
"220639106915368960","tholin","2025-09-27T20:20:01.8890000+00:00","I'll be recording the whole thing","",""
"220639106915368960","tholin","2025-09-28T02:47:08.5720000+00:00","I made my own recording that has better audio from my mic. Threw it up on my fileserver for now. Like 75% of the presentation is about my experiences with GFMPW-0/1.
https://files.tholin.dev/Public/Videos/dgt_2025_09_27.mp4","","ðŸ’œ (2)"
"169786952432746498","mithro_","2025-09-28T20:32:43.4380000+00:00","@Tholin - Cool, I'll give it a watch later today.","",""
"169786952432746498","mithro_","2025-09-29T01:46:43.4660000+00:00","@Tholin - Great presentation! It's awesome that you didn't give up after the first few problems. It also looked like you managed to have some type of work arounds for a lot of issues?","",""
"220639106915368960","tholin","2025-09-29T07:46:17.2310000+00:00","I am incredibly persistent","",""
"220639106915368960","tholin","2025-09-29T07:46:23.6410000+00:00","I worked around most problems.","",""
"1211881641446867027","h_thoreson_71412","2025-09-29T15:54:40.6020000+00:00","I have work so it will take me a bit to get through but watching around other meetings and obligations","",""
"169786952432746498","mithro_","2025-09-29T15:58:33.8770000+00:00","@Tholin - I would love to hear the gritty details about how exactly you worked around all the various problems. There is a pretty strong history of people in ""our"" community getting things working that industry have declared impossible (Another example of @tnt managing to the very early MPW chips going) and I would like to keep driving that home.","",""
"220639106915368960","tholin","2025-09-29T18:21:20.8710000+00:00","Well, firstly, figuring out what is even going wrong and why is the hard part.","",""
"220639106915368960","tholin","2025-09-29T18:22:14.6210000+00:00","Only then can you look at what you have and see if you can't nudge things in the right direction again.","",""
"220639106915368960","tholin","2025-09-29T18:24:59.3500000+00:00","I'm always very happy when I can fix things in software.","",""
"220639106915368960","tholin","2025-09-29T18:27:34.4290000+00:00","For the AS-11, it just needed a custom assembler frontend to handle the differences in bytecode from the PDP-11/40.","",""
"220639106915368960","tholin","2025-09-29T18:27:53.2030000+00:00","I say ""just"" as in, it was a logically simple solution, but took a while to actually implement.","",""
"220639106915368960","tholin","2025-09-29T18:29:19.4200000+00:00","The VLIW icache actually works under certain conditions. The fetches only fail if the icache contains any instruction packs that have breaks set. So break-free code can be cached safely. So all the software I've written for VLIW, I turn the icache on for loops where its safe and then back off, which still boosts performance decently.","",""
"220639106915368960","tholin","2025-09-29T18:30:51.6710000+00:00","QCPU is the most exciting story from a hardware perspective, AS2650-1 from a software perspective.","",""
"1211881641446867027","h_thoreson_71412","2025-09-29T19:18:54.5480000+00:00","This is really interesting. It kind of answered one of the lingering questions I've had about how people are using TT to do more sophisticated designs - there's an existing testing framework somewhere?","",""
"169786952432746498","mithro_","2025-09-29T21:51:54.1070000+00:00","@h_thoreson - @Tim Edwards was also telling me about his usage of an Arty A7 FPGA board I sent him for some TT and GF180MCU testing.","","ðŸ‘ (1)"
"1211881641446867027","h_thoreson_71412","2025-09-29T21:54:11.2560000+00:00","Interesting - I have one of those but I haven't used it in ages. Hopefully it still works ðŸ˜…","",""
"169786952432746498","mithro_","2025-09-30T01:35:54.6520000+00:00","I've merge the Design Help page into the wafer.space website, so https://wafer.space/design-help.html now exists.","","ðŸ‘€ (1)"
"169786952432746498","mithro_","2025-09-30T01:41:51.0220000+00:00","@Tholin - If you want Avalon Semiconductors listed there, 100% happy to add it.","",""
"169786952432746498","mithro_","2025-09-30T03:50:26.7170000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-09-30T05:42:11.9000000+00:00","@mole99 and myself will be on Crowd Supply's Teardown Session talking with Helen about wafer.space this Thursday (2nd October) - http://youtu.be/tEOmnN8IAjs","","ðŸ‘ (3)"
"220639106915368960","tholin","2025-09-30T07:42:17.6410000+00:00","Not yet, unless you want to list my GFMPW-1 submissions as example projects (which you totally can). I am more interested in contributing to writing that Documentation mentioned towards the bottom of the page.","",""
"1214459146217201704","vks_007","2025-09-30T12:06:13.0160000+00:00","@Tim 'mithro' Ansell Are there any reference materials or guides available for using GF180 PDK with open-source EDA tools especially for analog design ? Compared to SKY130, there appears to be lack of such publicly accessible resources for GF180.","",""
"1214459146217201704","vks_007","2025-09-30T12:06:38.8240000+00:00","Any suggestions how to start exploring designs with GF180?","",""
"220639106915368960","tholin","2025-09-30T12:09:11.3040000+00:00","Its been a while since I went in-depth with sky130 - what resources for sky130 are you referring to?","",""
"1214459146217201704","vks_007","2025-09-30T12:21:14.9160000+00:00","By resources, I am referring to youtube tutorials or publicly available reference flows on platforms like github that can help newcomers get started with a specific PDK (GF180 in this case) and its integration into analog design tools such as xschem, ngspice, magic, netgen.","",""
"1214459146217201704","vks_007","2025-09-30T12:22:24.6150000+00:00","Analog design using open-source tools is far less streamlined than RTL-to-GDS flow available for digital design with Openlane.","",""
"220639106915368960","tholin","2025-09-30T12:24:22.9510000+00:00","Ah, analog design guides for gf180 was something that I was missing. Iâ€™ve since figured it out on my own, but it took a bit.","",""
"169786952432746498","mithro_","2025-09-30T17:22:02.8770000+00:00","Welcome @Vipul - You are correct that GF180MCU resources are a lot more limited than SKY130. We only had 2 free MPW runs for GF180MCU compared to the 8 for SKY130 and until wafer.space there was no easy way to pay to get access to GF180MCU manufacturing (unlike SKY130 which had chipIgnite). 

Hopefully you can help change that now that GF180MCU is more available.","",""
"169786952432746498","mithro_","2025-09-30T17:23:26.7110000+00:00","I believe the IEEE SCSS Chipathon has a bunch of resources but I can never find the right link to use","",""
"169786952432746498","mithro_","2025-09-30T17:23:36.7360000+00:00","https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-design-contest/","",""
"169786952432746498","mithro_","2025-09-30T17:24:37.7560000+00:00","And/or https://github.com/sscs-ose/sscs-chipathon-2025 ?","",""
"1214459146217201704","vks_007","2025-09-30T17:31:52.3320000+00:00","Sure @Tim 'mithro' Ansell I will try to work on establishing custom analog design flow with as suggested by @mole99 and put my queries here wherever I get stuck. Hopefully this will help to streamline the flow with open source analog tools for gf180.","","â¤ï¸ (1)"
"169786952432746498","mithro_","2025-09-30T17:34:57.7650000+00:00","All help is welcome! There are also multiple different ways to do things, so having people give it a go is important.","",""
"169786952432746498","mithro_","2025-09-30T17:37:03.3180000+00:00","lol - Since launching wafer.space, I'm now getting spam for high-purity fused silica quartz boats to my info email address!","","ðŸ˜„ (1)"
"169786952432746498","mithro_","2025-10-01T18:58:46.2420000+00:00","@mole99 - I think I made you a mod which should allow you to create channels.","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-10-02T14:23:38.9510000+00:00","This live stream starts in a few hours!","",""
"596068704471482370","246tnt","2025-10-02T14:32:08.9790000+00:00","Oh ... in the message it said 3rd october so I noted it for tomorrow ðŸ˜…","",""
"596068704471482370","246tnt","2025-10-02T14:32:34.8770000+00:00","(I know it also said Thursday so I should have noted the discrepency but I didn't)","",""
"323371864074485771","mole99","2025-10-02T14:45:06.3210000+00:00","Yeah, there was a mix-up ðŸ˜…","",""
"169786952432746498","mithro_","2025-10-02T14:51:35.2020000+00:00","Yes, it appears I can not work a calendar ðŸ˜›","",""
"323371864074485771","mole99","2025-10-02T16:41:43.9070000+00:00","","","ðŸŽ‰ (1)"
"323371864074485771","mole99","2025-10-02T16:41:44.3530000+00:00","Check out the update to the template!","",""
"492702620759228416","mattvenn","2025-10-02T17:44:32.4150000+00:00","Glad it's not just me!","",""
"169786952432746498","mithro_","2025-10-02T17:59:23.2370000+00:00","I even double checked the date.","",""
"169786952432746498","mithro_","2025-10-02T18:59:14.4960000+00:00","Just about to go live now @ https://www.youtube.com/watch?v=tEOmnN8IAjs","","ðŸ‘Œ (1)"
"732347216412278825","urish","2025-10-02T20:38:32.9490000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-10-02T21:55:04.6190000+00:00","Please reshare https://www.linkedin.com/feed/update/urn:li:activity:7379634646847979520/","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-10-02T22:12:51.0650000+00:00","Appreciate upvotes on hackernews - https://news.ycombinator.com/item?id=45456229","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-10-02T22:28:36.8300000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-10-02T22:30:53.0040000+00:00","I'd appreciate upvotes if you are part of the reddit communities in the thread https://discord.com/channels/1361349522684510449/1361349523724570941/1423436537994940456","","ðŸ‘ (1)"
"600324974296956938","hardwall","2025-10-03T04:52:25.1550000+00:00","Great live session yesterday. 

I was looking at what fits in the size / node you have , and I saw this paper.
 https://sbmicro.org.br/sforum-eventos/sforum2021/Design%20of%20Steel%20ASIC,%20a%20RISC-V%20processor.pdf

They say they used 15mm2 for the STEEL core at 180nm. 

Not a silicon guy, the nosey embedded SW eng from the live stream here. So excuse my naivete. 

Anyways that looks quite large ish? Is it true that you need that much die area for a simple RISC-V core? Using Claude to get ballpark  estimates, I was wondering if I can fit an IBEX in the area you have and the IBEX is larger than the STEEL. 

Can I eyeball what fits with some  gates/mm2 formula?","",""
"732347216412278825","urish","2025-10-03T04:57:15.4870000+00:00","IIRC tim mentioned about 1.2m gates in the wafer space area","","ðŸ‘ (1)"
"691780627338625077","rebelmike","2025-10-03T08:18:30.7910000+00:00","You can see from the image in that paper that the logic is only using a small fraction of the area. IBEX would fit easily.
For a chip focused on reasonable performance, most of the area would likely be taken up with SRAM for memory and cache.","","ðŸ‘† (1)"
"596068704471482370","246tnt","2025-10-03T08:32:45.9840000+00:00","It'll be interesting to see how the campaign progresses. I would actually expect it to stay very low until the very end:
* There is no mentions of any limited space / number of slots on the campaign page
* There is no incentives for early birds
* Unlike other crowdsupply campaign, the user is actually expected to do something, so I would expect most of them to hold off paying until they actually got something to submit, especially given the two items above, there is no benefit to buying early, only risks if you can't finish what you want to do in time.","","ðŸ‘ (2)"
"323371864074485771","mole99","2025-10-03T08:56:20.8830000+00:00","All good points @Tim 'mithro' Ansell","","ðŸŽ‰ (1),ðŸ‘ (1)"
"600324974296956938","hardwall","2025-10-03T10:26:25.0330000+00:00","I noticed that as well, but I wasn't sure what die size that was.","",""
"691780627338625077","rebelmike","2025-10-03T10:49:24.3410000+00:00","I think what I would do, if I was trying to create a custom Risc-V for wafer space would be:
- 8kB internal RAM
- QSPI flash chip and QSPI PSRAM chip on separate interfaces
- 4kB cache for each of the PSRAM and flash
- Hazard3 Risc-V core in a similar config to RP2350, but single core
That should leave a decent amount of space (maybe 1/3 of the area) for peripherals and custom logic, but enough cache and RAM to give OK performance.  I'd target 3v3 so that it was easy to interface with standard QSPI chips, and hope to get it running at 30MHz.","",""
"600324974296956938","hardwall","2025-10-03T12:55:45.4920000+00:00","You can't have flash on chip, can you?","",""
"596068704471482370","246tnt","2025-10-03T13:01:27.4410000+00:00","No","",""
"169786952432746498","mithro_","2025-10-03T15:29:31.7320000+00:00","There was one attempt at flash on gf180mcu mpw-0 but it was never tested.","",""
"596068704471482370","246tnt","2025-10-03T15:48:03.6560000+00:00","@Tim 'mithro' Ansell How ? There are no such device in the PDK ?   I saw some floating gate experiment on sky130 that doesn't use sonos, but that was pretty big AFAIR.","",""
"596068704471482370","246tnt","2025-10-03T15:53:49.6820000+00:00","(That's the paper for what I'm talking about in sky130 https://woset-workshop.github.io/PDFs/2021/a11.pdf )","",""
"169786952432746498","mithro_","2025-10-03T16:13:39.5890000+00:00","https://docs.google.com/document/d/1I3UOSdVONUD_IXYKU4gYSDF-LOz3-B1a-wXXivrkCnw/edit?tab=t.0#heading=h.ol6cxbt7gxt","","ðŸ‘ (2)"
"169786952432746498","mithro_","2025-10-03T16:30:08.1330000+00:00","No idea if that is viable or not and as I said it was never tested due to them needing bare die and only getting packaged (and then getting busy with other stuff).","",""
"596068704471482370","246tnt","2025-10-03T16:37:15.9150000+00:00","Seems to be a similar approach to what was on sky130, just leave some poly floating connected to several transistors and some of them are used for reading and other for tunneling charge in/out of the gate. But of course the devil is in the detail so that cell could work or not ...","",""
"600324974296956938","hardwall","2025-10-03T16:44:39.8080000+00:00","Hah, could work or not.. precisely what you don't want to hear about your memory. Not a big problem  I think, but I was just curious about the constraint. It would probably use quite a bit of the die anyway,.","",""
"600324974296956938","hardwall","2025-10-03T16:46:26.1570000+00:00","I'm wondering why you recommend the hazard3 instead of the Ibex. I was under the impression ibex is better tested.","",""
"600324974296956938","hardwall","2025-10-03T16:47:39.8730000+00:00","Hazard3 is actually in commercial products though, so I guess that's worth for something.","",""
"596068704471482370","246tnt","2025-10-03T16:48:08.3270000+00:00","yes, flash is huge and probably a good waste of real estate ... the cells are not small and then you need a ton of periphery circuitry to drive it ( to generate all the high bias voltages and switch them around for instance ).","",""
"691780627338625077","rebelmike","2025-10-03T16:53:21.3770000+00:00","Ibex looks like it would be a good choice too, but personally I think it would be cool to use the same core thatâ€™s in the RP2350.
Mainly I was trying to give an example of the kind of system that would make sense.","",""
"169786952432746498","mithro_","2025-10-03T16:54:13.9110000+00:00","Why not both! ðŸ˜›","",""
"169786952432746498","mithro_","2025-10-03T16:55:31.1950000+00:00","","general_media/why-not-both-why-not-53866.gif",""
"1365118310701600900","rtimothyedwards_19428","2025-10-03T21:50:18.4810000+00:00","@tnt :  Workable nonvolatile memory would still be very useful for setting some number of configuration bits that can be read at startup.  It doesn't have to be a kilobyte memory block to be useful.","",""
"1365118310701600900","rtimothyedwards_19428","2025-10-03T21:54:30.8020000+00:00","Efabless got the Hazard-3 core to tapeout on Sky130 on the ""Frigate"" chip, but unfortunately it never got through manufacture.  I would like to revive the Frigate architecture;  didn't have time to do it for the Cadence tapeout, and don't have the analog IP for the GF180MCU tapeout.  I'm considering a Chipalooza-like contest to get analog IP for GF180MCU, with the general goal of having something like Frigate on the process.","","ðŸ’¯ (1)"
"169786952432746498","mithro_","2025-10-03T22:03:55.1060000+00:00","@Tim Edwards - Have you seen the OpenFASoC design done on MPW18H1? https://siliconpr0n.org/archive/doku.php?id=mcmaster:efabless:gf180mcu-mpw18h1-18100004","general_media/Rapid-Prototyping-of-Laser-Induced-Graphen-D6CBA.pdf",""
"169786952432746498","mithro_","2025-10-03T22:09:27.2370000+00:00","I did also send Luke Wren an email about Hazard-3 core on GF180MCU and he was talking about the launch @ https://types.pl/@wren6991/115267726230458487","",""
"169786952432746498","mithro_","2025-10-03T22:10:24.8000000+00:00","Also did you see the efuse stuff - http://bit.ly/ws-gf180mcu-efuses ? They could be used for configuration bits too.","",""
"1365118310701600900","rtimothyedwards_19428","2025-10-03T22:20:06.7460000+00:00","@Tim 'mithro' Ansell This set of process options includes efuses?  I have done eFuse  arrays in the past (when I was working at MutiGiG).","",""
"169786952432746498","mithro_","2025-10-03T22:21:50.5600000+00:00","@Tim Edwards - ***If*** I understand correctly, we do **not** have the foundry provided efuses stuff which uses an extra mask layer. This done was done without needing that in some way?","",""
"1365118310701600900","rtimothyedwards_19428","2025-10-03T22:29:11.7920000+00:00","Making a working eFuse device is not trivial.  Without a passivation window over the device, you will just melt the material in place and it will re-solidify in place.  [Warning:  misinformation.  Corrected in the discussion with Egor Lukyanchenko, below. Passivation windows are for laser-trimmed fuses.]","",""
"169786952432746498","mithro_","2025-10-03T22:32:14.1290000+00:00","@Tim Edwards - There are claims it works but it is nontrivial to test due to missing metal connections in the test chip. I recently sent Andrew Zonenberg a couple of the parts that @Egor Lukyanchenko sent me to look at.","",""
"169786952432746498","mithro_","2025-10-03T22:38:20.2810000+00:00","Also, I'm very interested in sourcing known-good-die for SPI flash parts that we can then wire bond to the custom silicon.","",""
"691780627338625077","rebelmike","2025-10-03T22:44:50.9060000+00:00","Feels like it would fairly simple just to assemble a flash chip onto the CoB PCB?","",""
"169786952432746498","mithro_","2025-10-03T23:19:33.6370000+00:00","True, I guess. Was just hoping to reduce the cost by avoiding packaging.","",""
"169786952432746498","mithro_","2025-10-03T23:33:19.5570000+00:00","BTW I'll be travelling most of next week from Sunday (going Chicago->Singapore->Adelaide).","","ðŸ˜¯ (1)"
"169786952432746498","mithro_","2025-10-04T04:03:49.4350000+00:00","I'm currently tracking a few other metrics like number of subscribers and such. 

It will be interesting to see what happens when we have a submission platform up and running. If if people submit designs to be verified without having purchased a slot or not.","","ðŸ‘Œ (1)"
"169786952432746498","mithro_","2025-10-04T04:05:22.9410000+00:00","Seems reasonable to me. Why not give it a go? ðŸ™‚","",""
"600324974296956938","hardwall","2025-10-04T05:13:21.6750000+00:00","I think he was advising me how a reasonable risc-v would look like. I've been probing around the idea.","",""
"709384666909507634","egorxe","2025-10-04T07:12:02.0160000+00:00","Hi, @Tim Edwards and everyone else here! Why do you think a passivation window is required above the fuse? Fuse material is not melted per se but is â€œmovedâ€ by electromigration after all. I'm not by any means an expert in technology myself, but the only requirement that is present in open source DRM is that there should be no metal1 and metal2 above the fuse. I understand that the opensource DRM and DRC rules could be incomplete in rarely used aspects like eFuse, but during OpenMPW-GF0 my chip with the eFuse block adhering to these rules was accepted and manufactured, so I guess it passed an official factory DRC with Calibre or something. Unfortunately that chip had a fatal flaw with the power supply for eFuse which I missed due to device level LVS being absent from the tapeout script for GF180 at that time, and the fixed chip was not accepted for the GF1 run. The only way to test the eFuse on the GF0 chip was by decapping it and restoring eFuse power one way or another. Iâ€™ve sent @Tim 'mithro' Ansell some of my GF0 chips and described this powering and testing procedure in detail [here](https://docs.google.com/document/d/1O9qWxHJzb4RIqjDzd3Dr9FddIsH_DiyjSaHewqEm0X4/edit?tab=t.0#heading=h.oi68oexfhjcr).","",""
"709384666909507634","egorxe","2025-10-04T07:12:10.5390000+00:00","As far as I know one of the chips was decapped but the eFuse powering was not attempted, probably Tim knows more about it. But Iâ€™ve personally tested a single chip patched this way earlier. If I remember correctly, there were 128 bits of eFuse powered, around half of which Iâ€™ve blown writing something semi-random. I had only about a day to test the chip remotely, but during this whole time period (apart from several power downs to ensure nonvolatility) eFuse was constantly being read from Caravel in cycles and all the bits kept their state. 128 bits and one day is a tiny sample for sure, but due to constant reading each bit was sensed around a billion times which is quite a lot for a eFuse and there were 0 read errors. I understand that unless someone repeats this patching procedure, there is only my word about this short testing to trust here, but personally I am sure that it works to some extent. Fuses definitely do not solidify back in place, at least most of them do not as none of my ~64 programmed ones did. A couple of days ago I was contacted by Jonas Svennebring who is planning to lead the effort of creating a chip for testing several IPs to be launched on the first wafer.space run. We agreed to work on putting several eFuse memory blocks created with my updated eFuse compiler to characterize eFuse performance and reliability. So hopefully weâ€™ll have more reliable information about eFuse after the first wafer.space chips arrive. If anyone has some knowledge which could help to make eFuse more reliable or could help in any other way I would be very grateful.","",""
"709384666909507634","egorxe","2025-10-04T07:31:57.1360000+00:00","Regarding the eFuse mask, some fuse masks are listed as optional [here](https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_04_3.html). But probably these are some other fuses, cause layer numbers do not match eFuse ones and it mentions ""Top plate of MIM capacitors"". As my chip was manufactured during GF0 I assumed that the mask (masks?) necessary for eFuse was present during the run, not sure if it was ordered separately or was included by default. @Tim 'mithro' Ansell do you have a way to check with GF if eFuse masks will be available during planned wafer.space run? Cause if not, there is no reason for me and Jonas to work on putting eFuse on the test chip.","",""
"709384666909507634","egorxe","2025-10-04T08:53:37.9590000+00:00","As for using eFuse as a MCU ROM or something similar, I think it could be done. Although an eFuse cell has a limited number of read cycles (~10^7-10^9 depending on technology and a testing methodology based on open info) which makes it unsuitable for such tasks directly, it's quite easy to create an eFuse-SRAM hybrid. By copying whole eFuse contents to SRAM after powerup and reading only from SRAM afterwards it's possible to mitigate this limitation for read-heavy uses. Drawbacks are obvious: higher power, startup delay and ~1.5x lower density than a raw eFuse. But I estimate that it's still possible to achieve a density of ~6 kbits/mm^2 which makes small MCU ROMs feasible. Especially because if I'm not mistaken it's currently the only option for post-fabrication programmable ROM.","",""
"691780627338625077","rebelmike","2025-10-04T13:56:15.5920000+00:00","I would be up for helping create some kind of template that had a rough shape like this - with the aim of giving people a decent Risc-V SoC to add custom logic to.  Though not for this shuttle as I don't have much free time before the deadline and I'm already aiming to get a version of TinyQV using the SRAM block on to the Tiny Tapeout submission, and also a different Risc-V SoC on the next sky130 TT shuttle.","",""
"691780627338625077","rebelmike","2025-10-04T14:00:17.4760000+00:00","I think if I were to do something towards this in the timeframe of this shuttle it would be to create a cache + QSPI controller and get it into a TT slot.  I think there's an efabless project that @mole99 used in Greyhound that would make a reasonable starting point.","",""
"691780627338625077","rebelmike","2025-10-04T14:07:56.9070000+00:00","Also these projects are a hobby for me, so the price is way out of range, and I also wouldn't want 1000 chips!  So would need to either find 20+ people to split the cost and chips with Tiny Tapeout style, or for this to be sponsored on the basis that creating and proving a template like this would be useful.","",""
"220639106915368960","tholin","2025-10-04T14:25:53.1970000+00:00","I think its totally feasible for me to develop an Arduino-like single-board solution for my AS2650-2 MCU, including being able to update its flash over USB.","",""
"220639106915368960","tholin","2025-10-04T14:26:46.1850000+00:00","I'll be looking into that this weekend because I have so many of those chips and nothing to use them for as-is.","",""
"220639106915368960","tholin","2025-10-04T15:46:07.7260000+00:00","I believe its also totally possible to do so with my RISC-V core, but I don't have too many of those chips, so I'll wait until I get a wire bonder so I can use the raw dies for this instead, of which I have plenty.","",""
"1365118310701600900","rtimothyedwards_19428","2025-10-04T18:29:12.4640000+00:00","@Egor Lukyanchenko :  I apologize, you are correct.  I have worked with laser trim fuses and efuses (in the long past---around 2007 or so), and I was conflating the two.  Laser trim fuses require a passivation window over the device, because the laser evaporates the material, which must have somewhere to go or it just melts and resolidifies, as I said.  But yes, eFuses involve the electromigration of the salicide off the top of the poly and are a different mechanism entirely.

The GF manual, as usual, is very difficult to read and does not help things at all by variously referring to the ""eFuse"", the ""polyfuse"", metal fuses, and OTP.  I still have not figured out what they mean by OTP.  However, by looking at the device/layer truth table, it looks to me like ""polyfuse"" and metal fuses both require a window and therefore one extra mask, whereas I don't see that the eFuse requires any additional mask, and is simply defined by a number of marker layers.","","ðŸ‘ (1)"
"732347216412278825","urish","2025-10-04T18:32:02.3410000+00:00","OTP = One time programable","",""
"1365118310701600900","rtimothyedwards_19428","2025-10-04T18:32:34.0930000+00:00","The N+ poly fuse is apparently a laser trimmed fuse, I guess?
Also the GF manual further confuses things by referring to the MiM cap layer as ""fuse top"", which is a mystery to me (maybe a layer number reassignment that nobody cleanly fixed in the documentation?).

Anyway, the proof is that you have a working circuit, and as far as I know this was done on the Google/Efabless GF180MCU run without any additional masks.","",""
"1365118310701600900","rtimothyedwards_19428","2025-10-04T18:33:19.5430000+00:00","@urish :  I know that OTP means ""one-time programmable"".  What I don't know is what OTP _device_ is being indicated by the OTP marker.  It doesn't seem to relate to anything else in the documentation.","","ðŸ‘ (1)"
"1365118310701600900","rtimothyedwards_19428","2025-10-04T18:34:34.1560000+00:00","It does not seem to refer to either the eFuse or polyfuse devices, either of which could be referred to as OTP.  Reading it over again, I think it _might_ be referring to the metal (laser trim) fuse.","",""
"169786952432746498","mithro_","2025-10-04T18:59:58.3840000+00:00","@Tim Edwards / @Egor Lukyanchenko - I can take a look at the mask ordering form and see if I can figure out more info it that is useful.","","ðŸ‘ (1)"
"169786952432746498","mithro_","2025-10-04T23:48:32.9970000+00:00","Anyone able to figure out how to get the PDF linked from https://ieeexplore.ieee.org/document/11185233 ? (Which seems to be connected to a GitHub repo @ https://github.com/SJTU-YONGFU-RESEARCH-GRP/PDB-Physical-Design-Database/tree/main/layout/gf180 ).","",""
"709384666909507634","egorxe","2025-10-05T02:03:30.1100000+00:00","Yeah, there are a lot of confusing terms in DRM, at least regarding OTP cells. To make things even more interesting there are some mentions of [MTP](https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_10_13.html) and [NeoEE](https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_10_15.html) cells. NeoEE seems to be a specific proprietary type of EEPROM, but MTP could refer to a number of things and I'm not sure if it's possible to devise a working MTP cell just from these geometry limitations in DRM.","",""
"709384666909507634","egorxe","2025-10-05T02:17:37.8730000+00:00","It's downloadable from [here](https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=10677474) probably cause it's early access.","",""
"169786952432746498","mithro_","2025-10-05T05:33:11.1470000+00:00","I still don't seem to be able to download a PDF from there? That second page just seems to take me back to the first page?","",""
"709384666909507634","egorxe","2025-10-05T05:37:50.2320000+00:00","For me it worked from that page. Here is the pdf.","general_media/Descriptor_Physical_Design_Database_PDB-11771.pdf",""
"169786952432746498","mithro_","2025-10-05T05:38:23.2740000+00:00","Maybe IEEE is just blocking me for some reason or something...","",""
"709384666909507634","egorxe","2025-10-05T05:42:35.0380000+00:00","It's an open access article, so should be available to everyone. May be [direct PDF link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11185233) will work for you?","",""
"169786952432746498","mithro_","2025-10-05T05:43:03.7730000+00:00","That one works!","","ðŸ‘ (1)"
"692166844701999105","dshadoff","2025-10-05T20:56:28.8000000+00:00","Mithro, you had said somewhere that buying a 1,000 chip run could be broken down to 100 for first pass, 100 for validation, and then something like 500 for actual products (or something like that).
On the CrowdSupply livestream, you mentioned how it could scale up (and cost down), but how would it work for test/validaiton iterations (without forcing $7K per attempt) ?","",""
"596068704471482370","246tnt","2025-10-05T21:01:08.2280000+00:00","I think he meant for the full product, not for the chip alone.  Like you make 1000 asic. Then you build 100 of your product using that chip for the first pass. But you can't revise the chip, only what you put around it.","",""
"692166844701999105","dshadoff","2025-10-05T21:07:00.8110000+00:00","Well, fully-digital designs can be validate in FPGA, but mixed-signal would be much more complicated","",""
"692166844701999105","dshadoff","2025-10-05T21:07:18.6390000+00:00","So I think it's reasonable to assume that initial design would need modifications.","",""
"596068704471482370","246tnt","2025-10-05T21:11:22.5830000+00:00","Yes, I would expect so. But NRE on making 1k chips are still the bulk of the price vs the per wafers cost, so you won't get any real price cut by making only 100.","",""
"692166844701999105","dshadoff","2025-10-05T21:12:00.7970000+00:00","Don't get me wrong - I'm not complaining about $7K being a lot of money for a working design.  It's just a lot of money if the design doesn't work.","",""
"596068704471482370","246tnt","2025-10-05T21:12:53.0820000+00:00","Testing sub-modules on real silicon at lower cost is a good use of Tiny Tapeout if you can make your IP fit its constraints.","",""
"596068704471482370","246tnt","2025-10-05T21:13:34.2180000+00:00","That at least could allow to check it's not DOA and shows signs of life, even if you can't necessarely do full caracterization.","",""
"692166844701999105","dshadoff","2025-10-05T21:14:12.6010000+00:00","I could pull $7K out of my own pocket, but 3 iterations ... not so much.  So I'd be looking for a small team of like-minded people.","",""
"692166844701999105","dshadoff","2025-10-05T21:14:54.8590000+00:00","Anyway, I'm only asking because the comment itself piqued my interest.  If it was misunderstood, then mea culpa.","",""
"1071653002986926112","algofoogle","2025-10-06T00:15:39.9170000+00:00","There will always be people (including me) who are on the lookout for sharing the cost and who only need a smaller number of parts. I (and many others here) have helped assemble single chips that contain multiple designs that share the majority of available pins. TT is the extreme of this and a great way to do it at super low cost/risk, but if you need more like 10%-25% of the total area and more like 30+ signal pins, then (say) $2000 has the potential to get you much greater value on this sort of platform than it does on TTâ€¦ itâ€™s just a higher barrier to entry in terms of integrating, and higher risk that your design could break the chip for everyone else","",""
"692166844701999105","dshadoff","2025-10-06T00:34:02.8770000+00:00","Thanks, this is helpful","",""
"1071653002986926112","algofoogle","2025-10-06T00:37:34.3610000+00:00","@Tim 'mithro' Ansell maybe a dedicated â€œspace sharingâ€ channel would be in demand, unless that erodes your revenue potential. Anyone embarking on this should be prepared to accept the risk, btw, and be aware that someone will spend long hours just trying to make sure everyoneâ€™s projects cooperateâ€¦ lots of cat-herding unless you know the others involved well","",""
"1071653002986926112","algofoogle","2025-10-06T00:39:22.5770000+00:00","I was lucky to have great parties to the GFMPW-1 chip I integrated and had fabbed, but Iâ€™ve seen others who clashed/struggled and some on other chips who didnâ€™t pull their weightâ€¦ or simply werenâ€™t available at the right times to answer questions about their design, etc.","",""
"169786952432746498","mithro_","2025-10-06T03:07:38.4320000+00:00","That is why I'm excited about the work with Tiny Tapeouts, gives you an even cheaper way to test out ideas and verify things before you make the larger commitment.","",""
"169786952432746498","mithro_","2025-10-06T03:09:25.4990000+00:00","As Anton also mentioned, getting you back a large number of parts allows you to share a slot with other people and still get back a useful number of parts.","",""
"169786952432746498","mithro_","2025-10-06T03:13:47.7330000+00:00","You can also probably mitigate a bunch of risks by having multiple pad frames on one chip.","",""
"169786952432746498","mithro_","2025-10-06T03:15:16.8010000+00:00","I'm also at the airport, so probably won't be responding for the next day or so.","","ðŸ‘ (3)"
"1071653002986926112","algofoogle","2025-10-06T08:25:42.2350000+00:00","For people needing bonding (i.e. most customers??) it seems going with the â€œstandardâ€ pad placement (that is, the one that would be used by TT) might be the affordable way to go, if it means the engineering is already done and the chip-on-board provider is set up for it within the $8500 price. Otherwise, having each designâ€™s own padrings (for shared submissions) is probably a good idea. One idea to reduce the bonding cost in that case MIGHT be to have a quarter-size padring which is symmetrical in such a way that it is placed within each quadrant and the whole die can be rotated 0, 90, 180, and 270 degrees and the pads will end up in exactly the same place.","",""
"323371864074485771","mole99","2025-10-06T08:42:43.6670000+00:00","By the end of this week, I would like to send a test reticle to GF in order to receive feedback on the sealring, the filler generation and the reticle itself.

If anyone has a project ready with the [gf180mcu-project-template](https://github.com/wafer-space/gf180mcu-project-template), I can include it in this ""virtual tapeout"". This way, you can also get early feedback on whether your design is manufacturable or if the open source DRC deck missed an issue.

@Tholin, if I remember correctly, you were planning to have something ready? I'll improve the filler generation this week, but you can already use the template and update it on Friday to get the latest changes.","",""
"169786952432746498","mithro_","2025-10-06T09:06:17.8770000+00:00","Pinned a message.","",""
"220639106915368960","tholin","2025-10-06T12:43:28.9670000+00:00","Ah, I was busy fixing DRC errors in my SCL","",""
"220639106915368960","tholin","2025-10-06T12:43:34.5250000+00:00","Which should be done now, actually.","",""
"220639106915368960","tholin","2025-10-06T12:43:47.8350000+00:00","I even had errors inside the cells themselves, which only showed in KLayout.","",""
"220639106915368960","tholin","2025-10-06T12:44:10.7950000+00:00","Most if not all of the DRC errors should now be gone.","",""
"220639106915368960","tholin","2025-10-06T15:16:25.9820000+00:00","Iâ€™m not sure if I have enough time now. Iâ€™ve been focusing on other things. Iâ€™ll try.","",""
"220639106915368960","tholin","2025-10-06T15:28:38.2500000+00:00","Iâ€™m also kinda waiting for the template to become usable in iic-osic-tools, which it currently isnâ€™t. I work on my designs on both my PC and my Laptop and need a portable setup for all the tools without a fuss, and iic-osci-tools gives me that.","",""
"323371864074485771","mole99","2025-10-06T18:23:22.2430000+00:00","No worries, if you have something ready by then, just let me know.","",""
"323371864074485771","mole99","2025-10-06T18:23:47.9580000+00:00","It will still be a while until all of the changes have been upstreamed to both LibreLane and the PDK, and then you'll need to wait for a new release of the IIC-OSIC-TOOLS.

I would highly recommend using Nix, as it gives you a much better control over your tools. I also started out with OpenLane 1 using Docker, however, once I switched to Nix for OpenLane 2 and now LibreLane, I never looked back.

It's much easier to change the version of individual tools, you can create an environment that is reproducible, and you get the best performance :)

Please consider giving it a try: https://librelane.readthedocs.io/en/latest/getting_started/common/nix_installation/index.html","",""
"220639106915368960","tholin","2025-10-06T18:26:48.0580000+00:00","I guess I'll have to","",""
"220639106915368960","tholin","2025-10-06T18:30:30.9670000+00:00","I prefer docker images because they're easy to set up and easy to remove","",""
"220639106915368960","tholin","2025-10-07T14:05:56.3010000+00:00","Adding more cells to my 3.3v SCL again finally.","",""
"220639106915368960","tholin","2025-10-07T14:06:17.4450000+00:00","Its just gonna be a big heap of AOI and OAI parts for the next few days.","",""
"169786952432746498","mithro_","2025-10-08T00:22:31.7090000+00:00","The whole AOI/OAI/etc cells seems like ripe for some type of automation.","",""
"220639106915368960","tholin","2025-10-08T09:41:39.1040000+00:00","I don't see how. Implementing that would just take longer than me doing it myself.","",""
"220639106915368960","tholin","2025-10-08T09:47:59.8040000+00:00","If you want cells of perfect performance and density, I don't believe there is a way to get that through computer code. Not without more effort than its worth, since every PDK has its own rules and quirks and so you'll need to update the entire codebase for each new one.","",""
"1071653002986926112","algofoogle","2025-10-08T10:10:30.0140000+00:00","Is automated generation of standard cell layouts something @htamas worked on, experimentally? https://github.com/htfab/cell-tester","",""
"596068704471482370","246tnt","2025-10-08T10:10:32.6910000+00:00","C4M has some code to generate cells automatically based on rule set, but I agree with @Tholin that this won't yield the best layout possible. It's all a trade-off ...  I'll be interesting to see the delta.","",""
"169786952432746498","mithro_","2025-10-08T13:10:10.1400000+00:00","If you are in Australia, there is now a FOSSi Foundation event -> https://fossi-foundation.org/downunderflow/2026","","ðŸŽ‰ (3)"
"169786952432746498","mithro_","2025-10-09T11:44:53.8390000+00:00","About to give a talk in Singapore at Hackware -> https://engineers.sg/organization/hackware--111","","ðŸ’œ (1)"
"220639106915368960","tholin","2025-10-09T12:43:18.6230000+00:00","Iâ€™m having troubles with the template. Its been stuck on ""Filler Generation"" for almost an hour, I think, and thatâ€™s probably because half of its memory usage is in Swap by now.","",""
"596068704471482370","246tnt","2025-10-09T12:44:45.7350000+00:00","I never tried on GF180 but on IHP, fill takes a while and yeah, needs a _lot_ of ram. If you don't have the physical ram for it, you can forget it. Use a VM on some cloud provider or that'll never finish.","",""
"220639106915368960","tholin","2025-10-09T12:45:01.3040000+00:00","What does this step even do?","",""
"596068704471482370","246tnt","2025-10-09T12:45:58.4570000+00:00","It add small rectangles all over the place to meet the density requirements of each layer, making sure all those dummy rectangle don't interfere with the rest of the circuit ...","",""
"220639106915368960","tholin","2025-10-09T12:48:28.5640000+00:00","Ah yes, minimum density requirements","",""
"220639106915368960","tholin","2025-10-09T12:48:58.6700000+00:00","I think I ran into that before, but on PCB layouts. Its weird.","",""
"220639106915368960","tholin","2025-10-09T12:49:31.6780000+00:00","JLC has some obscure minimum density rules, youâ€™re just unlikely to run into them in 99% of cases.","",""
"596068704471482370","246tnt","2025-10-09T12:53:05.7830000+00:00","The density here to meet doesn't seem too bad ( 30% ) but there rules are a bit unusual vs sky130 because you have minimum distance between dummy metals and the metals from the layer above and below which is not the case in sk130/ihp.","",""
"220639106915368960","tholin","2025-10-09T13:00:06.6730000+00:00","I donâ€™t remember a Filler Generation step being required during GFMPW","",""
"596068704471482370","246tnt","2025-10-09T13:01:46.1540000+00:00","It was done by the foundry or efabless.","",""
"596068704471482370","246tnt","2025-10-09T13:02:08.5890000+00:00","Same for seal ring AFAIK.","",""
"323371864074485771","mole99","2025-10-09T16:22:31.1740000+00:00","Filler generation runs in tiled mode, meaning that KLayout assigns each CPU thread a part of the layout to work on.
The size of the tile and the maximum number of threads in use define the RAM usage.

These can be changed in `gf180mcu/gf180mcuD/libs.tech/klayout/tech/drc/filler_generation/`: `tile_size` is defined individually in each script, and `$threads` is defined in `fill_all.rb`.","",""
"220639106915368960","tholin","2025-10-09T16:22:58.3900000+00:00","Its pinning all my CPU threads at 100%, so this is definitely working.","",""
"220639106915368960","tholin","2025-10-09T16:23:08.9780000+00:00","The flow completed after 2 hours of runtime.","",""
"323371864074485771","mole99","2025-10-09T16:23:33.9580000+00:00","I'll add some proper variables to LibreLane. You should already be able to limit the threads directly in LibreLane, however that would also mean you limit the threads for detailed routing etc.","",""
"323371864074485771","mole99","2025-10-09T16:24:32.3780000+00:00","If you're swapping memory, then filler generation will take much longer than necessary.","",""
"323371864074485771","mole99","2025-10-09T16:25:01.6500000+00:00","Yes, sealring and filler cells were added by GF for the GFMPW runs","",""
"596068704471482370","246tnt","2025-10-09T16:25:43.3230000+00:00","@mole99 Does the filling respect all those rules across metal layers ? I had never seen those before.","",""
"596068704471482370","246tnt","2025-10-09T16:26:17.0000000+00:00","Things like `DM.4` ( https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_13_3.html )","",""
"323371864074485771","mole99","2025-10-09T16:27:05.0830000+00:00","The issue with the DRC rules with the layers above and below the dummy fill is that, since all standard cells contain poly2, you cannot insert any Metal1 fill. That's why, for now, I'm ignoring those rules... I'll see how far I get with that.","",""
"596068704471482370","246tnt","2025-10-09T16:27:45.4160000+00:00","You really shouldn't need any M1 fill though, the standard cells should provide enough metal inside themselves ?","",""
"323371864074485771","mole99","2025-10-09T16:28:13.0900000+00:00","That might be true. However, if you have dense routing on any layer, that would also prevent you from generating any fill the layers above and below it.","",""
"323371864074485771","mole99","2025-10-09T16:29:37.3600000+00:00","I would like to know what is the reasoning behind this rule, maybe GF can asnwer me that once I submit the first reticle. Capacitive coupling perhaps? Or manufacturing reasons? ðŸ¤·â€â™‚ï¸","",""
"596068704471482370","246tnt","2025-10-09T16:30:15.9560000+00:00","My guess would be capacitive coupling.","",""
"323371864074485771","mole99","2025-10-09T16:37:07.0740000+00:00","Which might be important to consider for sensitive analog designs, but not so much for digital. At least on sky130 and ihp-sg13g2 we didn't care much ^^","",""
"403219339391795211","mbalestrini","2025-10-09T23:23:51.9570000+00:00","I took some photos of a GFMPW-1 chip @Tim 'mithro' Ansell sent me.  
It's the A8, LeoSoC project: https://mbalestrini.github.io/chip_images/GFMPW-1-LeoSoc.html","",""
"403219339391795211","mbalestrini","2025-10-09T23:31:15.0540000+00:00","","general_media/gfmpw1-LeoSoC-20251009_143310-DSC02918-0BCD8.jpg,general_media/gfmpw1-LeoSoC-20251005_200650-DSC02901-60FC6.jpg,general_media/gfmpw1-LeoSoC-20251005_185755-DSC02884-F8F7B.jpg,general_media/gfmpw1-LeoSoC-20251005_193852-DSC02897-729AB.jpg","ðŸ¤¤ (3)"
"1071653002986926112","algofoogle","2025-10-10T02:02:05.1460000+00:00","So good, Maximo!","","â¤ï¸ (1)"
"323371864074485771","mole99","2025-10-10T06:21:18.5950000+00:00","Beautiful photos!
Thank you for taking them, Maximo ðŸ™Œ","","â¤ï¸ (1)"
"596068704471482370","246tnt","2025-10-10T06:26:02.1620000+00:00","What's you setup for taking those ?","",""
"220639106915368960","tholin","2025-10-10T10:38:21.5820000+00:00","@mole99 I think I do have a GDSII for you for the virtual tapeout. I donâ€™t like having standard cells in my top-level layout and prefer the efabless user project area setup where its just placing and connecting macros. So I replicated that and I can give the GDSII for that for checking.","",""
"323371864074485771","mole99","2025-10-10T12:53:34.2340000+00:00","@Tholin, that would be great! That's fine, as long as you're using the project template. The reason is, the project template prepares the GDS with everything needed for tapeout, including sealring and filler cells. It also adds a QR code in the bottom left corner of the die, which will be replaced by the precheck with the actual ID. I might do some more changes on the filler generation before sending it out, so I might need to regenerate your project locally.
Please create a fork of the project template repository, customise it to your needs and share it with me.","",""
"220639106915368960","tholin","2025-10-10T13:06:08.1190000+00:00","Running the precheck locally is kinda difficult right now, btw, because `nix-shell` starts building stuff from source.","",""
"323371864074485771","mole99","2025-10-10T13:52:26.4490000+00:00","There's no need to run the precheck now. I'll do some more work on it after the virtual tapeout.

Simply building the design using the project template is fine. However, there OpenROAD also needs to be build when calling `nix-shell`. This is because we're currently using a branch of LibreLane and therefore not all binaries are cached. This will improve once most of the changes have been upstreamed.","",""
"403219339391795211","mbalestrini","2025-10-10T14:07:00.5060000+00:00","This time I used a Sony A7C2
Most of the photos were taken with this 50mm 1.8 Sony lens and some 3d printed extension tubes (the problem is that I can't control focus or aperture with that lens and the extensions)
I also use an old Minolta macro lens which gives me more control, but I think is not that sharp
For lightning I mostly use a led flashlight and in a couple of these direct sunlight","general_media/PXL_20251010_135904851-12305.jpg","ðŸ‘ (3)"
"596068704471482370","246tnt","2025-10-10T14:25:52.0730000+00:00","I need to get myself some extension tubes, see what I can capture wihth that.","","ðŸ¤ž (1)"
"220639106915368960","tholin","2025-10-10T23:02:02.8540000+00:00","Here 'ya go!
https://github.com/AvalonSemiconductors/ws-submission-2025","",""
"220639106915368960","tholin","2025-10-10T23:03:08.0020000+00:00","Let me know if there is any problems with it, otherwise I will continue to develop this repo into a proper submission. Iâ€™ll (hopefully) have a slot in the december tapeout.","",""
"422557460092551178","storborg","2025-10-11T03:25:45.3490000+00:00","Do you have a process for cleaning the die before shooting?","",""
"324044845632978955","furanfuranfuran","2025-10-11T04:36:57.8750000+00:00","greetings","",""
"169786952432746498","mithro_","2025-10-11T07:30:20.5330000+00:00","Video from my talk in Singapore is now up at https://www.youtube.com/watch?v=0nqV9Eo17wA","","ðŸ‘ (4),ðŸ”¥ (2)"
"323371864074485771","mole99","2025-10-11T08:08:46.1160000+00:00","Started a thread.","",""
"403219339391795211","mbalestrini","2025-10-11T14:01:36.3020000+00:00","No, I have to find one. These one were decently clean so I took the photos before trying to clean them","",""
"384390069412429834","polyfractal","2025-10-11T15:40:17.2090000+00:00","just finished the Amp Hour episode, really interesting! Was fun to hear some more of the backstory and general thoughts on the project ðŸ™‚","","ðŸ’œ (1)"
"756011607603019777","anfroholic","2025-10-11T15:51:00.0620000+00:00",":bitmap:","",""
"756011607603019777","anfroholic","2025-10-11T15:51:21.7230000+00:00",":bitmap:","",""
"756011607603019777","anfroholic","2025-10-11T15:53:55.6690000+00:00",":waferspace:","","waferspace (1)"
"756011607603019777","anfroholic","2025-10-11T15:54:27.7310000+00:00",":waferspace:","",""
"756011607603019777","anfroholic","2025-10-11T15:55:03.8380000+00:00","Didn't realize it posted things. Anyways.. New Emoji!!","","waferspace (8)"
"169786952432746498","mithro_","2025-10-12T03:30:48.1740000+00:00","At some point I'm going to have to do an animated version of that logo.","",""
"756011607603019777","anfroholic","2025-10-12T03:31:32.7620000+00:00","That would be sweet!!","",""
"732347216412278825","urish","2025-10-12T07:32:31.5850000+00:00","Yes please","",""
"600324974296956938","hardwall","2025-10-14T17:48:56.1490000+00:00","I'm curious if you tried reaching out to other open source silicon  initiatives like ZeroRisc? There seems to be some movement in that direction from other people as well.","",""
"169786952432746498","mithro_","2025-10-15T01:10:17.7820000+00:00","I was in contact with the OpenTitan team when I was at Google but haven't really been following them since the first round of Google layoffs hit them. I did talk to someone from LowRISC at LatchUp.","",""
"169786952432746498","mithro_","2025-10-15T01:11:23.6380000+00:00","Feel free to forward things their way if you have contacts","",""
"735201236877312021","always_ff_rohan","2025-10-17T08:44:30.8110000+00:00","can we get a full 4k wallpaper version?","",""
"403219339391795211","mbalestrini","2025-10-17T13:11:41.4270000+00:00","On the web you can download the full camera resolution version: https://mbalestrini.github.io/chip_images","","ðŸ‘ (1)"
"403219339391795211","mbalestrini","2025-10-17T13:12:17.6850000+00:00","Some are cropped so they have less pixels","",""
"756011607603019777","anfroholic","2025-10-18T03:52:15.2200000+00:00","@mbalestrini These are really wonderful. 
Would you mind if we posted these other places?","",""
"403219339391795211","mbalestrini","2025-10-18T13:09:36.7960000+00:00","You can use them! 
All the photos I upload to that page have a Creative Commons CC0 license","","ðŸ’œ (2)"
"756011607603019777","anfroholic","2025-10-18T13:10:06.6690000+00:00","Thank you!!","",""
"403219339391795211","mbalestrini","2025-10-18T13:12:05.4020000+00:00","You can get the photos from the repo also: https://github.com/mbalestrini/chip_images","","ðŸ’œ (1)"
"169786952432746498","mithro_","2025-10-26T06:20:11.0590000+00:00","BTW Bits of https://platform.wafer.space could use testing, checking the login works for you. Check the upload flow works, etc.","",""
"756011607603019777","anfroholic","2025-10-26T07:35:22.9930000+00:00","I created an account using Github and it all seemed to work well for me","",""
"220639106915368960","tholin","2025-10-26T13:53:08.3060000+00:00","Same","",""
"220639106915368960","tholin","2025-10-26T13:54:19.3600000+00:00","How is this platform site being developed? Is there a GitHub repo for it?","",""
"756011607603019777","anfroholic","2025-10-26T14:23:31.0190000+00:00","Afaik @Tim 'mithro' Ansell is doing most of the development. I don't believe it's open.","",""
"220639106915368960","tholin","2025-10-26T14:25:37.0280000+00:00","Ah. I was going to offer some help. I do have almost 6 years of professional web dev experience, even though its not my favorite thing.","","ðŸ’œ (1)"
"169786952432746498","mithro_","2025-10-27T02:39:33.4570000+00:00","I do plan to have the platform public under an Apache 2.0 license.","",""
"169786952432746498","mithro_","2025-10-27T02:39:48.6940000+00:00","Mostly developed myself with Claude Code.","",""
"169786952432746498","mithro_","2025-10-27T02:54:08.4330000+00:00","@Tholin - I think it makes more sense for you to concentrate on doing more cool silicon stuff rather than boring webdev work.","",""
"220639106915368960","tholin","2025-10-27T12:00:22.5660000+00:00","Webdev isnâ€™t necessarily boring - especially when its about ensuring peopleâ€™s cool silicon project files make it to the fab safe and sound.","",""
"323371864074485771","mole99","2025-10-27T13:37:41.9880000+00:00","Started a thread.","",""
"220639106915368960","tholin","2025-10-27T13:45:21.5460000+00:00","Thrown together in two hours: python script that automatically generates a padout diagram that is *roughly* to-scale from a librelane config.
https://github.com/AvalonSemiconductors/ws-submission-2025/blob/main/padout_gen.py","","ðŸ‘ (2)"
"220639106915368960","tholin","2025-10-27T13:45:32.4860000+00:00","","general_media/padout-BB965.png",""
"756011607603019777","anfroholic","2025-10-27T15:35:23.3090000+00:00","This is awesome!! 
Tim has been asking me about creating a second option for a standard padring/cob. Do you have any requests/ recommendations/ insights?","",""
"220639106915368960","tholin","2025-10-27T15:38:27.8620000+00:00","The current padring in the template is incompatible with DIP-40 ceramic carriers as there is no VDD pad aligned with Pin 40 and no VSS pad aligned with Pin 20.","",""
"220639106915368960","tholin","2025-10-27T15:38:44.9850000+00:00","Although the latter is less severe","",""
"220639106915368960","tholin","2025-10-27T15:38:49.1700000+00:00","That is my only complaint","","ðŸ’œ (1)"
"220639106915368960","tholin","2025-10-27T15:39:22.3760000+00:00","I guess you can also put the VDD and VSS on other pins, but thatâ€™d be going against the de facto convention.","",""
"756011607603019777","anfroholic","2025-10-27T15:48:36.9700000+00:00","So you're looking to bond the die directly to a carrier like this? 
Or you're wanting a pcb that has a matching pinout (like what you have drawn before?) 

> I guess you can also put the VDD and VSS on other pins, but thatâ€™d be going against the de facto convention.
There really are no real standards yet, and that's what I'm trying to get to the bottom of. 

Even within the 74pad standard we're already seeing variations like @peterkinget and his students here: https://discord.com/channels/1361349522684510449/1429068742108909638/1429520076536811622

I guess that I'm just missing some vital information, which really needs to come from the wirebonders and their needs/ desires. 
Thank you","general_media/Untitled-E3E7D.jpg",""
"220639106915368960","tholin","2025-10-27T15:53:37.7860000+00:00","I do mean one of those carriers","",""
"220639106915368960","tholin","2025-10-27T15:57:25.7950000+00:00","Generally, VDD is in the top-right corner and VSS in the bottom-left corner of most DIP chips.","",""
"220639106915368960","tholin","2025-10-27T15:59:58.2610000+00:00","For my multi-project die, I have fully customized the padring at this point. I have three designs on there that can go into DIP-40 packages, with the added difficulty that each has to have the clock pin in a different place. So I had to get a bit creative with placement of the clock pad so bond wires can reach it from all those possible pins.","",""
"220639106915368960","tholin","2025-10-27T16:01:20.4660000+00:00","NOT to scale","general_media/pads-CD341.png",""
"220639106915368960","tholin","2025-10-27T16:11:26.6450000+00:00","Itâ€™ll probably be a while until I can get my hands on any DIP carriers. Sometimes some show up on ebay randomly, but the actual source only has ""Request Quote"" on the website with mandatory ""Company Information"" fields. Typical.","",""
"220639106915368960","tholin","2025-10-27T16:11:42.8310000+00:00","Whenever I see that, I just choose to interpret that as ""Too expensive to bother anyways""","",""
"220639106915368960","tholin","2025-10-27T16:12:23.8440000+00:00","But itâ€™d be fun to experiment with if I ever manage to source some.","",""
"220639106915368960","tholin","2025-10-27T16:12:36.9360000+00:00","Would look so cool on a demo board.","","ðŸ’œ (1)"
"323874444344950794","markemer","2025-10-27T17:16:11.1120000+00:00","8.5 bucks a chip with wirebonding or 7 bucks without is tempting as hell. I think I could sell them (provided I ship a design that works) - just gotta get that cash together.","","ðŸ’œ (1)"
"323874444344950794","markemer","2025-10-27T17:17:03.5520000+00:00","Has anyone ever done packaging as an OEM. I did package design at IBM and wirebonding in gradschool, but never actually got like a DIP or QFN made","",""
"323874444344950794","markemer","2025-10-27T17:17:28.8710000+00:00","are their vendors for that that won't cost more than the damn chip manufacturing?","",""
"756011607603019777","anfroholic","2025-10-27T17:29:32.1870000+00:00","You can join the discussion in #cob where we're talking about packaging as a chip-on-board. 
Currently it seems the frontrunner is to have a 74pad die wirebonded to a breakout attached to a 70pin mezzanine connector.","","â¤ï¸ (1)"
"756011607603019777","anfroholic","2025-10-27T19:21:35.9940000+00:00","New update just dropped:
## Professional Design Support: Your Options for GF180MCU Success
read it [here](https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/updates/getting-help)","",""
"220639106915368960","tholin","2025-10-27T19:23:49.9770000+00:00","Since I have the most experience with GF180MCU, I do wonder if there is any knowledge I could pass on in the form of guides. I just donâ€™t know what that would be.","",""
"220639106915368960","tholin","2025-10-27T19:25:45.2990000+00:00","I wonder if it'd be worth mentioning that tons of reference designs already exist to clone and use, whether in whole or in part. I donâ€™t license all my projects Apache 2.0 for nothing.","",""
"756011607603019777","anfroholic","2025-10-27T19:27:37.4100000+00:00","For sure! I think @Tim 'mithro' Ansell is still looking for a few more topics for updates. 
I had floated the idea of edit:*[features of]* TinyTapeout and MosBius but would love to add some of yours as well!!","",""
"220639106915368960","tholin","2025-10-27T19:28:28.0940000+00:00","The only thing I have that I am proud of that is ready to use would be the components of the AS2650v2 microcontroller.","",""
"756011607603019777","anfroholic","2025-10-27T19:28:40.5820000+00:00","Sweet!!","",""
"220639106915368960","tholin","2025-10-27T19:28:42.6460000+00:00","Its fully verified","",""
"220639106915368960","tholin","2025-10-27T19:28:49.8600000+00:00","And uses the fab SRAM macros","",""
"220639106915368960","tholin","2025-10-27T19:28:58.4880000+00:00","I think very people managed to figure out how to even use those","",""
"220639106915368960","tholin","2025-10-27T19:29:30.7810000+00:00","If anyone ever asks about the fab SRAM, I just direct them to my repo:
https://github.com/AvalonSemiconductors/AS2650","","ðŸ’œ (2)"
"756011607603019777","anfroholic","2025-10-27T19:30:17.1150000+00:00","This is ready for GF180MCU?","",""
"756011607603019777","anfroholic","2025-10-27T19:31:20.6030000+00:00","I've added this in his stuff,
Thank you!!","",""
"220639106915368960","tholin","2025-10-27T19:32:06.9940000+00:00","Yeah. I taped this out @ GFMPW-1 and Tim has samples of it. Though keep in mind that the repo was thus made with the efabless caravel user project.","",""
"220639106915368960","tholin","2025-10-27T19:32:15.3200000+00:00","I could port it to the wafer.space template if demand exists.","","ðŸ’œ (2)"
"756011607603019777","anfroholic","2025-10-27T19:32:57.9780000+00:00","Up to Tim really. I like the sound of it though!","",""
"169786952432746498","mithro_","2025-10-28T03:25:41.1280000+00:00","@Tholin / @mole99 - I just made the repo public","",""
"220639106915368960","tholin","2025-10-28T14:11:29.0590000+00:00","Okay, so, this multi-project die is going to contain replicas of old retro chips and some of those are actually clocked on the negative clock edge. I wish to be cycle-accurate, so I am wanting to preserve that behavior. But LibreLane kinda doesnâ€™t like it if I use negedge.","","ðŸ’œ (2)"
"220639106915368960","tholin","2025-10-28T14:11:42.1780000+00:00","I believe its still constraining the top-level module output ports to the positive clock edge.","",""
"691780627338625077","rebelmike","2025-10-28T18:03:40.7670000+00:00","You'll need to tweak the sdc - something like this: https://github.com/TinyTapeout/ttsky25a-tinyQV/blob/main/src/base.sdc#L25-L26","",""
"756011607603019777","anfroholic","2025-10-30T19:00:41.8280000+00:00","A really cool talk from @bunnie from Teardown where's he's talking about getting back into silicon was just uploaded.
Thanks for doing this talk bunnie, it was super cool. Love the  computer architecture and your inter-processor network, so cool!
Also a small namedrop for wafer.space at 29:21 
https://www.youtube.com/watch?v=pxQCApAAT0s","","ðŸ’š (1),â¤ï¸ (4)"
"492702620759228416","mattvenn","2025-11-02T17:54:56.8290000+00:00","Great talk thanks for sharing, I probably would have missed it otherwise","",""
"220639106915368960","tholin","2025-11-03T01:13:55.6900000+00:00","I finished porting the AS2650v2 to the wafer.space template. Although Iâ€™m not planning to tape this out, its a good reference:
https://github.com/AvalonSemiconductors/as2650-ws","","ðŸ’œ (2)"
"220639106915368960","tholin","2025-11-03T12:50:23.1310000+00:00","Look how much free space there is without caravel!","general_media/image-F5A5A.png","ðŸŽ‰ (4)"
"220639106915368960","tholin","2025-11-03T12:51:14.0820000+00:00","With enough effort, you could easily double the amount of on-die RAM to 8KiB, but there is also 16 unused pads here as there is more of those too, so could fit more peripherals.","",""
"220639106915368960","tholin","2025-11-03T12:51:28.2050000+00:00","I am very happy I designed a extendable bus interface for the peripherals.","",""
"220639106915368960","tholin","2025-11-03T13:02:19.6610000+00:00","Running DRC on this takes more than the 32GB of RAM in my PC, so I have yet to actually see a top-level flow complete on this.","",""
"220639106915368960","tholin","2025-11-03T13:02:39.2910000+00:00","I will spin up an AWS instance with 128GB of RAM later and hopefully it completes.","",""
"220639106915368960","tholin","2025-11-03T13:02:52.6930000+00:00","Youâ€™ll see me commit the final outputs into the repo if I succeeded.","",""
"323371864074485771","mole99","2025-11-03T13:04:06.0490000+00:00","Maybe don't commit to the repo as it will bloat the git history, instead maybe as a release?","",""
"220639106915368960","tholin","2025-11-03T13:06:07.2900000+00:00","Or that","",""
"220639106915368960","tholin","2025-11-03T13:26:21.2990000+00:00","I did *not* take that much RAM to build user_project_wrapper during GFMPW","",""
"323371864074485771","mole99","2025-11-03T13:31:24.9700000+00:00","Steps like filler generation were done by Efabless at the time.
However, if you think a step takes too much RAM for its purpose, please let me know.","",""
"220639106915368960","tholin","2025-11-03T13:35:09.4510000+00:00","Yeah, I didnâ€™t consider that it now has to check all the fillers.","",""
"220639106915368960","tholin","2025-11-03T13:35:54.4940000+00:00","I have my own concerns about those. Like, afraid that the fillers will interfere with any artwork on the die.","",""
"220639106915368960","tholin","2025-11-03T13:36:38.3710000+00:00","Ideally, Iâ€™d like the option to block fillers on a specific layer only, instead of every layer at once using fillblock. The artwork pixels themselves would create the required density on whichever layer it is on.","",""
"323371864074485771","mole99","2025-11-03T13:49:51.1630000+00:00","Unfortunately, this PDK does not provide layers to block fill on specific layers only.
There's NDMY and PMNDMY (https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_10_08.html).","",""
"220639106915368960","tholin","2025-11-03T14:34:31.8160000+00:00","I forgot that the SRAM macros generate magic DRC errors.","general_media/image-40898.png",""
"220639106915368960","tholin","2025-11-03T14:34:44.6000000+00:00","I think the LVS errors are from the logo.","",""
"220639106915368960","tholin","2025-11-03T14:35:23.6830000+00:00","Yes","",""
"220639106915368960","tholin","2025-11-03T14:35:26.6580000+00:00","Okay, I can fix that","",""
"220639106915368960","tholin","2025-11-03T14:35:56.0060000+00:00","Just missing some config lines","",""
"220639106915368960","tholin","2025-11-03T14:36:40.0140000+00:00","There is a layer in the GDSII file called ""SRAM_CORE"" or something like that, that is probably a DRC exclude.","",""
"220639106915368960","tholin","2025-11-03T14:36:52.6720000+00:00","Magic seems to ignore it right now. Klayout appears aware and does not generate DRC errors.","",""
"220639106915368960","tholin","2025-11-03T14:37:39.4610000+00:00","""SramCore 108/5""","",""
"220639106915368960","tholin","2025-11-03T14:37:40.9330000+00:00","Thatâ€™s it","",""
"323371864074485771","mole99","2025-11-03T14:48:03.0190000+00:00","Yes, there are special rules for SRAM:
- [5V SRAM](https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_11_1.html)
- [3.3V SRAM](https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_11_2.html)","",""
"323371864074485771","mole99","2025-11-03T14:48:47.6370000+00:00","Maybe @Tim Edwards could look into adding them to the magic DRC deck, or simply ignore DRC errors in these areas (KLayout also checks them).","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-03T17:39:54.4090000+00:00","1) What 3.3V SRAM?
2) Yes, the usual method is to replace the SRAM with an abstract view.  For the foundry-supplied 5V SRAMs, the PDK creates a .mag view in `maglef/` that is DRC clean and points to the GDS data for the SRAM.  That is the appropriate one to have in the layout while running full DRC.","",""
"323371864074485771","mole99","2025-11-03T17:51:41.7330000+00:00","There are none in the PDK yet, but with Staf Verhaegen's SRAM generator we could try to generate them.

2. I was thinking more along the lines of excluding all areas marked by `SramCore` from the default DRC rules. This way all SRAM macros (and future generated ones) won't result in any violations. We should still check the layout with the KLayout rules, of course.
  I will try to blackbox the foundry SRAMs for now, I even created a LibreLane PR for that some time ago: https://github.com/librelane/librelane/pull/786","",""
"220639106915368960","tholin","2025-11-03T18:18:57.3260000+00:00","I opened one of the SRAM macros in magic on its own. There are DRC errors outside the region marked as ""SramCore"" also.","",""
"596068704471482370","246tnt","2025-11-03T18:36:12.3780000+00:00","Those are illegal overlap but they are ""fixed"" by using the appropriate gds flat glob options when loading the GDS. IIRC Leo already set that up.","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-03T19:08:51.7920000+00:00","The abstract view is of the entire SRAM macro, so if you use that, it should resolve all issues whether or not they exist in the core cell.","","ðŸ‘ (2)"
"323371864074485771","mole99","2025-11-03T19:30:53.4960000+00:00","I've set those up for the I/O and filler cells: https://github.com/wafer-space/gf180mcu-project-template/blob/6c5025a5e572e6c65f1c677966f37575acb1e52a/librelane/config.yaml#L192
Maybe the `_CDNS_` also fixes the issue for the SRAMs.","",""
"756011607603019777","anfroholic","2025-11-03T20:17:57.0280000+00:00","Awesome video from @Matt Venn and Nanik Adnani who made some analog designs on gf180
https://www.youtube.com/watch?v=hVejMrkV-Bk","","â¤ï¸ (1)"
"1365118310701600900","rtimothyedwards_19428","2025-11-03T20:37:30.7200000+00:00","I changed the behavior of magic some revisions ago (after our discussion about the problem) to automatically seed the GDS reader with `flatglob ""*_CDNS_*""` so that this would be taken care of by default for anyone with a sufficiently new version of magic.  But I don't think that will solve the issue with the SRAMs, because the ""CDNS"" string is a result of using Cadence pcells, and the SRAM module cells are not pcells.","",""
"323371864074485771","mole99","2025-11-03T20:41:41.7990000+00:00","Good to know! Then I can remove that flatglob.","",""
"169786952432746498","mithro_","2025-11-03T23:57:57.3910000+00:00","@mole99 - Any recommendation on how much memory the server needs to run the checks?","",""
"169786952432746498","mithro_","2025-11-04T00:01:10.4980000+00:00","@everyone - If people aren't already - I highly recommend signing up for the wafer.space GF180MCU Run 1 Crowd Supply campaign @ https://www.crowdsupply.com/wafer-space/gf180mcu-run-1","","ðŸ’œ (3),waferspace (3),â¤ï¸ (3)"
"840182560252624916","logic_anarchy","2025-11-04T00:02:21.6550000+00:00","16 x SRAM 512x8 SP?","",""
"169786952432746498","mithro_","2025-11-04T00:03:45.7600000+00:00","https://docs.google.com/spreadsheets/d/1fW5ecBsLSec4hXBMaOjMUHQGslm4y-QUILgrxqS8MpA/edit?gid=0#gid=0","",""
"169786952432746498","mithro_","2025-11-04T00:04:09.5020000+00:00","https://docs.google.com/document/d/1hk0WXCmQ8LYNhn8gIVs8vHymR2MleQx2ro_hQlyOYKU/edit?tab=t.0","","â¤ï¸ (1)"
"220639106915368960","tholin","2025-11-04T00:07:31.0470000+00:00","Could easily fit that much total, yeah","","â¤ï¸ (1)"
"220639106915368960","tholin","2025-11-04T00:07:42.9720000+00:00","But I think I will continue to rely on external memory for most things.","",""
"252198343764213760","dnaltews","2025-11-04T00:09:52.3720000+00:00","I'm definitely interested in this, but it's a little outside of my hobbyist budget at the moment (especially for pre-ordering when I don't have a specific design pretty far along).  Keeping an eye on it, but unlikely to be in on this first run.  Feedback, if useful: (a) It'd be useful to have details on the COB option (specific sizes, number of pads, etc), and (b) a partial COB option (like 30-100 or so parts) that would allow one to pursue packaging for the rest if results are good, or (c) a packaged option (QFN or the like) would make things a bit more appealing to this particular hobbyist.","",""
"220639106915368960","tholin","2025-11-04T00:24:08.1190000+00:00","I also wanna add that the magic DRC check taking dozens of gigabytes of RAM to run on the top-level is not good since not everyone has that. Even if that particular step is skipped, the rest of the flow needs enough RAM to where my laptop is struggling. And when it comes to hobbyists, these are the kinds of devices people are using.","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-04T00:27:33.0350000+00:00","@Tim 'mithro' Ansell :  You might consider crowdsourcing additional Tiny Tapeout runs at Tiny Tapeout prices?  I think you are better off aiming at getting many users at $100 to $200 each than indivduals putting up $7000 a run.  I would certainly put $200 down on a lark, but I'm not going to spend $7000 unless I have something obvious in mind to do with it.","",""
"252198343764213760","dnaltews","2025-11-04T00:27:34.9020000+00:00","doh.  Might be time to finally upgrade the lunix workstation.  32GB is kinda weak these days I guess ^^","",""
"169786952432746498","mithro_","2025-11-04T00:28:57.1660000+00:00","I'm hoping that when TT has finished porting that will definately be what happens.","",""
"169786952432746498","mithro_","2025-11-04T00:29:33.6810000+00:00","@Quinton / @Tim Edwards - You can also sign up for the updates even if you don't buy anything.","","ðŸ‘ (2)"
"252198343764213760","dnaltews","2025-11-04T00:29:44.1290000+00:00","something mid-way between TT and a full dedicated wafer space run in cost, number of parts, and area might be interesting too.","",""
"252198343764213760","dnaltews","2025-11-04T00:31:57.0830000+00:00","I feel like there are probably viable price steps around $500 or $1000 or so for folks interested in something a bit more than a single part on an eval board of TT but not quite as big a commitment as $7000-8500 for 1K parts of their own","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-04T00:32:16.2410000+00:00","@Tholin :  If anyone wants to help track down _why_ magic is taking dozens of gigabytes of RAM, I can work on thinking of ways to mitigate the resource problem.  It really should not be that bad.  A number of methods were written (including by me) without consideration of how resources might blow up, and even when that goal is kept in mind, it's not always clear how badly some random subroutine is going to scale.  From time to time I work on those issues, but recently I've been doing more PDK work and much of the magic development has been quick fixes and additions for problems that crop up when onboarding a new process.  The ""quick fixes"" are often responsible for the resource hogging because I was trying to solve a problem quickly and just put down what came to mind without thinking about it too deeply.","","â¤ï¸ (1)"
"1365118310701600900","rtimothyedwards_19428","2025-11-04T00:36:32.3400000+00:00","@Tim 'mithro' Ansell :  The $500 range is good for a ""Chipalooza test chip"" type design;  those had about 14 slots for dedicated analog designs, all power gated (and $500 x 14 = $7000, conveniently).  I've been wanting to run something like that on GF but I don't have any structure set up for advertising it.","",""
"252198343764213760","dnaltews","2025-11-04T00:39:58.2000000+00:00","No matter how you slice it, it's very exciting to see ASIC design heading into viability for hobbyists, small shops, etc, the way PCB and FPGA stuff previously has.  Not just the more affordable shuttle runs, but the open toolchain.","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-04T00:40:39.1930000+00:00","@Tim 'mithro' Ansell :  Also I don't know how much CrowdSupply works like KickStarter but I'm willing to bet that if you had a $50 entry for just supporting the whole project and getting back some small token piece of swag, you would get a lot of takers.","","ðŸ‘ (3)"
"252198343764213760","dnaltews","2025-11-04T00:44:23.7390000+00:00","If there was an interesting project in the run that was open source (or at least open documentation), a support tier for $50-100ish for like 2-3 COB parts of that particular project, under a ""can't guarantee it'll work, but you get an artifact and it *might* work"" disclaimer might be a worthwhile ""support the run"" sort of thing","",""
"169786952432746498","mithro_","2025-11-04T00:51:05.2780000+00:00","I'm 100% supportive of people organising that type of thing.","",""
"169786952432746498","mithro_","2025-11-04T00:52:08.4200000+00:00","One of the primary reason Crowd Supply is interested is that they would like people to use Crowd Supply to raise for their own projects that use wafer.space silicon.","",""
"252198343764213760","dnaltews","2025-11-04T00:54:08.2360000+00:00","Makes sense.  Suppose that could take the form of a template/example project of a TT style interconnect and sub-project-select interface that folks wanting to do so could easily integrate.","",""
"252198343764213760","dnaltews","2025-11-04T00:54:40.2940000+00:00","oh, interesting!  Yeah that would be cool to see.","",""
"169786952432746498","mithro_","2025-11-04T00:55:57.8420000+00:00","IE If you are crowd funding a device which is a few hundred dollars and get a few hundred orders, it's reasonable to do a wafer.space run or two.","",""
"169786952432746498","mithro_","2025-11-04T00:58:34.9160000+00:00","Crowd Supply also offers a pathway to getting your stuff listed on Mouser","",""
"537091611323007003","aedancullen","2025-11-04T01:02:12.4750000+00:00","@Tholin (or others) - I have a machine (Ryzen 9950X3D, 128GB DDR5) which I was thinking I could give out a few accounts on, for people needing ways to run their stuff. Let me know if this would be helpful for you","",""
"169786952432746498","mithro_","2025-11-04T01:02:57.1870000+00:00","Sadly my machines which have >128gb memory are in a shipping container","",""
"220639106915368960","tholin","2025-11-04T01:16:02.3530000+00:00","AWS also works","",""
"692166844701999105","dshadoff","2025-11-04T01:36:22.4450000+00:00","That's a great point. I hope it is added as an option.  I don't have anything I can fab at this time, but I want to make sure it continues to be available","",""
"220639106915368960","tholin","2025-11-04T09:26:41.1980000+00:00","Or use any leftover slots to tape out chip design people might be interested in buying and make the money back that way.","",""
"169786952432746498","mithro_","2025-11-05T11:36:39.9200000+00:00","I had hope to do something like that, but need to have some designs people want to buy first","",""
"220639106915368960","tholin","2025-11-05T11:40:00.1000000+00:00","I canâ€™t really offer much. I *could* do what I did with the AS2650v2, but with a RISC-V or other architecture that actually has C compiler support.","",""
"220639106915368960","tholin","2025-11-05T11:40:41.3470000+00:00","But thatâ€™s all I can think off","",""
"169786952432746498","mithro_","2025-11-05T11:45:43.1440000+00:00","Bunnie was suggesting exploring silicon capacitors -> https://docs.google.com/document/d/1ahoCTmPvKExYtk3qqxvjMpnq5XOcIQvVWMF84zgi82k/edit?tab=t.0#heading=h.90mbdw45v39k","",""
"220639106915368960","tholin","2025-11-05T11:59:08.7630000+00:00","I am also experimenting with analog","",""
"220639106915368960","tholin","2025-11-05T11:59:53.7460000+00:00","Especially since we can do high-frequency analog stuff inside an IC","",""
"220639106915368960","tholin","2025-11-05T11:59:58.0550000+00:00","I want to make a chip that just has a bunch of analog gadgets on it","",""
"220639106915368960","tholin","2025-11-05T12:00:03.3440000+00:00","But Iâ€™m still experimenting.","",""
"169786952432746498","mithro_","2025-11-05T12:04:18.6630000+00:00","There is of course @peterkinget 's Mosbius too","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-06T01:36:17.7790000+00:00","See https://github.com/fossi-foundation/frigate_analog.  Basically a field-programmable analog array with DACs, ADCs, instrumentation amplifiers, temperature sensor, etc., etc.  Hard to port from sky130 to another process, but I would like to do that for GF180MCU and IHP sg13g2 eventually.","","ðŸ‘ (1)"
"1365118310701600900","rtimothyedwards_19428","2025-11-07T00:57:31.0660000+00:00","By the way, I am now actively working on a 3.3V SRAM macro.  A bit of detective work which is a combination of ripping the DUALGATE layer off of the existing SRAMs and squeezing the transistors down to minimum length with the same W/L as the 5V cells have, and squeezing out additional space according to the published 3.3V SRAM design rules.

My estimate from working on the main core SRAM cell is that a 512kB block will be 255um x 285um vs. 430um x 485um for the existing 5V SRAM 512kB macro.  That's approximately 1/3 the area.","","ðŸ‘ (3),â¤ï¸ (4),ðŸ”¥ (2)"
"738396032295108721","bailey8889","2025-11-07T02:50:53.2900000+00:00","sky130's mpw_precheck has an oeb check to verify that the gpio connections make sense. 
Like:
- If the gpio output is connected, then oeb should not be fixed high.
- If the gpio input is connected, the gpio should be in input mode.
- etc.
Does wafer.space need anything similar?","",""
"169786952432746498","mithro_","2025-11-07T04:42:52.1030000+00:00","Started a thread.","",""
"323371864074485771","mole99","2025-11-07T07:06:46.6980000+00:00","Started a thread.","",""
"323371864074485771","mole99","2025-11-07T07:11:59.1970000+00:00","Started a thread.","",""
"220639106915368960","tholin","2025-11-07T09:34:24.7670000+00:00","Iâ€™m slowly getting better at throwing together these multi-project dies. Come a long way since my first one on GFMPW-1. Optimizing multiplexer timing right now.","",""
"220639106915368960","tholin","2025-11-07T09:34:54.2170000+00:00","And at this point, I understand it good enough that I can automate it, I think.","",""
"220639106915368960","tholin","2025-11-07T09:35:43.8820000+00:00","Its definitely possible to auto-generate the multiplexer RTL from some config files specifying each design.","",""
"220639106915368960","tholin","2025-11-07T09:37:32.0340000+00:00","The big thing with my setup is that any lines going to the pads, be it outputs or output enables or anything like that, have any constant values optimized. If a io_oe value, for instance, is fixed at 0, instead of that being implemented in the project macro, routed on the top-level to the multiplexer where it then passes through standard cells to the output, the constant is instead resolved inside the multiplexer RTL to remove all that overhead.","",""
"220639106915368960","tholin","2025-11-07T09:37:38.7450000+00:00","Yielding better top-level density and timings.","",""
"220639106915368960","tholin","2025-11-07T09:38:16.0460000+00:00","","general_media/image-B65EE.png",""
"220639106915368960","tholin","2025-11-07T09:38:19.9100000+00:00","Like this","",""
"220639106915368960","tholin","2025-11-07T09:38:46.5320000+00:00","Actually, this may be a better example","general_media/image-7B122.png",""
"220639106915368960","tholin","2025-11-07T09:39:49.8560000+00:00","So its not as easy as generating a case-block where each entry is
```verilog
5'hxx: begin
  io_oe_sel = designname_oe;
  io_out_sel = designname_out;
  io_cs_sel = designname_cs;
  etc
```","",""
"220639106915368960","tholin","2025-11-07T09:40:04.1650000+00:00","Still, I think this is automatable with enough effort.","",""
"220639106915368960","tholin","2025-11-07T09:41:12.4270000+00:00","This is a really good setup for sharing die space between a low number of designs, like 4 or 5","",""
"220639106915368960","tholin","2025-11-07T09:41:37.5010000+00:00","Its, like, in-between TinyTapeout and utilizing the full die.","","ðŸ‘ (2)"
"220639106915368960","tholin","2025-11-07T09:42:32.0220000+00:00","I could get to work on this if there is demand for a automatic, small-scale multi-project setup.","","ðŸ’œ (1)"
"169786952432746498","mithro_","2025-11-07T12:01:20.2270000+00:00","@Tholin - Offer still stands to put Avalon on the wafer.space design-help page -- maybe it could be focused on ""help groups share multiple designs in one slot"" type thing?","",""
"220639106915368960","tholin","2025-11-07T12:01:55.2840000+00:00","I mean, I at the very least have a LOAD of reference designs.","",""
"220639106915368960","tholin","2025-11-07T12:02:00.1350000+00:00","Soon even analog stuff","",""
"169786952432746498","mithro_","2025-11-07T12:02:28.0650000+00:00","Also, might be worth mentioning in the profile update that @Andrew Wingate is doing for me?","",""
"756011607603019777","anfroholic","2025-11-07T12:04:52.1420000+00:00","Sure!","",""
"220639106915368960","tholin","2025-11-07T12:06:13.4600000+00:00","Unfortunately, time is tight for me now, so I will definitely not get started on an automated multi-project setup until after december.","",""
"169786952432746498","mithro_","2025-11-07T12:11:45.4680000+00:00","I mean a ""contact Tholin if you are interested in XYZ"" type thing?","",""
"220639106915368960","tholin","2025-11-07T12:28:10.7350000+00:00","Probably not. That sounds like it could easily become too stressful on me.","",""
"691780627338625077","rebelmike","2025-11-07T12:36:48.7710000+00:00","I don't know if @mole99 is planning to port greyhound, but something like that on a breakout would be interesting for me to buy as a hobbyist.  Mosbius too.","",""
"220639106915368960","tholin","2025-11-07T12:37:18.7460000+00:00","My next multi-project die is going to include a few things for homebrew computer builders.","","ðŸ‘ (1)"
"323371864074485771","mole99","2025-11-07T12:49:22.2090000+00:00","I won't be porting Greyhound just yet, but I'll start with an FPGA. Just need to find the time for it while preparing the reticle :)","","ðŸ’œ (1)"
"220639106915368960","tholin","2025-11-07T13:48:10.3070000+00:00","Iâ€™m thinking - arranging the macros of my multi-project die is a bit tedious to make sure there is enough spacing. I extended my padout graphic generator to also draw the macros, but even then, its a lot of tweaking values in the config and re-running the generator until I happen to get it right.
But I wonder if I could turn the padout generator into an interactive UI where you can click and drag the macros with your mouse?","general_media/padout-D3BFA.png",""
"220639106915368960","tholin","2025-11-07T15:13:25.9260000+00:00","Does magic not automatically generate a PR_bndry when streaming out GDSII? It didnâ€™t for one of my analog macros.","",""
"220639106915368960","tholin","2025-11-07T15:26:16.0060000+00:00","In any case, setting the bounding box manually works and I now have DACs in my submission.","",""
"596068704471482370","246tnt","2025-11-07T15:44:42.6070000+00:00","you need the FIXED_BBOX property and then it will.","",""
"220639106915368960","tholin","2025-11-07T15:55:10.5280000+00:00","","general_media/image-FB91A.png",""
"220639106915368960","tholin","2025-11-07T15:55:34.5880000+00:00","I just add DACs to this column as I need them","",""
"220639106915368960","tholin","2025-11-07T15:56:31.2040000+00:00","The outputs are not wired up to the analog pads yet because something broke and Iâ€™m still trying to figure it out.","",""
"220639106915368960","tholin","2025-11-07T15:59:47.3440000+00:00","I am going to create a layout for an op-amp next. Already have a schematic for it. I wanna use op-amps inside one of my peripherals, but Iâ€™ll also wire one straight to three analog pads for testing.","",""
"220639106915368960","tholin","2025-11-07T16:02:05.3120000+00:00","I also wanna see if I can generate a VGA signal, but using actual analog outputs for the colors.","",""
"596068704471482370","246tnt","2025-11-07T16:05:25.5520000+00:00","Definitely need some big drivers if you're planning direct drive. Each color signal is ~ 14 mA peak. ðŸ™‚","",""
"220639106915368960","tholin","2025-11-07T16:06:32.5830000+00:00","Probably not that. Weâ€™ll see.","",""
"169786952432746498","mithro_","2025-11-08T01:50:12.6640000+00:00","@proppy - See @Tholin's multi-project stuff above.","",""
"351484320432521226",".leonmc","2025-11-08T15:18:28.6020000+00:00","How likely is it that the first run actually happens? The Crowdsupply page shows only 13% funding, and the announcement about reaching out if you're planning to buy a slot makes it seem like it's currently unlikely to happen?
And if that were the case, would there be another attempt at a later date, or would that be the end of wafer.space?","",""
"323371864074485771","mole99","2025-11-08T16:54:10.2280000+00:00","@Tim 'mithro' Ansell","",""
"169786952432746498","mithro_","2025-11-09T03:40:06.7560000+00:00","@LeonMC - The run will 100% be happening","",""
"169786952432746498","mithro_","2025-11-09T03:41:06.1190000+00:00","@LeonMC - I'm committed to running atleast two GF180MCU runs","",""
"169786952432746498","mithro_","2025-11-09T03:42:56.1980000+00:00","Getting enough people purchasing slots is important to getting us beyond these first two runs","","ðŸ‘ (1)"
"351484320432521226",".leonmc","2025-11-09T07:45:34.7790000+00:00","That's really great to hear, but it might be useful to clarify that on the website somewhere? Usually when a crowdfunding goal isn't reached, that means the project doesn't happen, so the ""13% funded"" on the Crowdsupply page might be deterring people from making plans to use wafer.space? (I'm just guessing though, I know very little about chip design and am just an interested spectator hoping for your success.)","",""
"691780627338625077","rebelmike","2025-11-09T10:08:10.5680000+00:00","Itâ€™s a bit different to a normal crowdfund because the thing youâ€™re buying is only worth something if youâ€™ve completed a design yourself. Doing that will take weeks and most people wouldnâ€™t have started until after the start of the campaign. So it makes sense that most of the purchases will come in at the last minute.","",""
"351484320432521226",".leonmc","2025-11-09T10:37:50.1540000+00:00","> So it makes sense that most of the purchases will come in at the last minute.
Of course, but that also means you only know if the project reaches the funding goal at the last minute. With the usual crowdfunding model (where projects without sufficient funding are cancelled), that means people have to commit to spending time and resources without knowing if they can actually have the designs produced. I imagine there are potential customers not willing to do this, for whom it would be highly relevant to know that the first two runs are certain to happen.","","ðŸ‘ (3)"
"220639106915368960","tholin","2025-11-09T16:47:23.1460000+00:00","So, my multi-project tapeout is going to have a series of DACs on it and I wish to see if I can use three of them to generate a VGA signal directly. But I donâ€™t wanna display just frames of solid color. Anyone have an existing VGA Demo from TT theyâ€™d be okay with me using for testing purposes?","",""
"732347216412278825","urish","2025-11-09T17:01:02.0330000+00:00","Happy to contribute https://github.com/TinyTapeout/tt-logo-screensaver","","ðŸŽ‰ (1)"
"732347216412278825","urish","2025-11-09T17:02:16.6490000+00:00","But all TT projects are permissively licensed, so you can choose virtually any project","",""
"732347216412278825","urish","2025-11-09T17:03:45.2270000+00:00","There are many cool projects from the TT08 demoscene compo: https://tinytapeout.com/competitions/demoscene-tt08-entries/","",""
"220639106915368960","tholin","2025-11-09T17:47:25.1610000+00:00","That's nice and colorfull! Perfect!","","â¤ï¸ (2),ttlogo (3)"
"220639106915368960","tholin","2025-11-10T13:46:11.4970000+00:00","Overhauling my DAC in multiple ways right now. It doesnâ€™t actually quite work as it is right now.","",""
"220639106915368960","tholin","2025-11-10T13:46:39.9140000+00:00","Resistors too small. Even a buf_20 cell cannot drive the DAC as it is.","",""
"220639106915368960","tholin","2025-11-10T13:47:00.0490000+00:00","Did an oopsie and used the wrong kind of resistor.","",""
"220639106915368960","tholin","2025-11-10T13:47:13.0920000+00:00","Its very confusing how many of them there are.","",""
"220639106915368960","tholin","2025-11-10T14:20:14.9500000+00:00","Since I have a working opamp now, may as well use it. Hereâ€™s old vs. new.","general_media/image-ABC9E.png","ðŸ‘ (1)"
"220639106915368960","tholin","2025-11-10T14:20:20.9460000+00:00","Previous version just used a FET","",""
"220639106915368960","tholin","2025-11-10T14:48:16.5550000+00:00","Oh man, am I going to need some massive transistors in that opamp just to drive a 1Kohm load on the output.","",""
"220639106915368960","tholin","2025-11-10T15:01:02.2550000+00:00","What does ""number of fingers"" do? If I change it from 1, nothing changes about the simulation output.","",""
"596068704471482370","246tnt","2025-11-10T15:02:06.8870000+00:00","It's in how many finger the W you indicated will be split during layout.","",""
"220639106915368960","tholin","2025-11-10T15:02:55.9810000+00:00","Oh, so it doesnâ€™t automatically multiply the W by nf?","",""
"596068704471482370","246tnt","2025-11-10T15:02:57.6500000+00:00","It does change some things subtly but it's mostly when trying to match devices or changing the capacitance and such, you wouldn't really see it much in the kind of graphs you're plotting.","",""
"596068704471482370","246tnt","2025-11-10T15:03:11.6880000+00:00","No, the W is the total W, not the finger W.","",""
"220639106915368960","tholin","2025-11-10T15:03:23.8780000+00:00","Ah","",""
"220639106915368960","tholin","2025-11-10T15:03:29.0490000+00:00","Because I am trying to multiply W","",""
"220639106915368960","tholin","2025-11-10T15:04:28.4680000+00:00","While keeping the shape of the FET in the layout managable","",""
"596068704471482370","246tnt","2025-11-10T15:05:16.8680000+00:00","Well you can inrease nf buf you also need to increase W.","",""
"220639106915368960","tholin","2025-11-10T15:05:17.4490000+00:00","I guess I just have to do it by hand","",""
"220639106915368960","tholin","2025-11-10T15:07:34.1960000+00:00","Actually, it doesnâ€™t like that","general_media/image-CA216.png",""
"220639106915368960","tholin","2025-11-10T15:08:39.1740000+00:00","If the total W gets too high, it breaks.","",""
"323371864074485771","mole99","2025-11-10T15:24:09.7540000+00:00","The models only support a W up to a certain size. You need to change the multiplier instead.","","ðŸ˜‘ (1)"
"220639106915368960","tholin","2025-11-10T15:47:34.7470000+00:00","Thatâ€™s a lot of very large transistors.","general_media/image-C44FE.png",""
"220639106915368960","tholin","2025-11-10T15:47:40.2140000+00:00","This is gonna take a minute","",""
"220639106915368960","tholin","2025-11-10T16:37:04.1380000+00:00","Iâ€™ve found that trying to set up my opamps as voltage followers (output connected to MINUS, source voltage into PLUS) strangely doesnâ€™t work. But building an inverting amplifier with a little bit of gain **does.**","general_media/image-2FA52.png",""
"220639106915368960","tholin","2025-11-10T16:37:05.2850000+00:00","No idea why","",""
"220639106915368960","tholin","2025-11-10T16:37:16.9890000+00:00","Donâ€™t question the component name.","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-10T18:03:35.3560000+00:00","My main problem with that schematic is not that the op-amp is chonky (chonky is in the eye of the beholder!) but that you have some pretty high currents for an on-chip amplifier.  On-chip circuits are usually meant to drive microamps, not milliamps.  Driving an off-chip load does require some beefy components, but with the right amp design, you can restrict the beefy components to just the output driver, and most of the rest of the amplifier will be reasonbly small.  A voltage follower is generally easier to get working than an inverting amplifier (all the drive current goes to the load), so it's probably a good idea to look closely at what's causing that configuration to fail.  Finally, a current bias is much better than a voltage bias, and if it's really taking a voltage bias, then you shouldn't need a milliamp current path through your voltage divider to set it.","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-10T18:04:57.8170000+00:00","@Tholin :  Feel free to post the amplifier schematic, or a link to the project.","",""
"220639106915368960","tholin","2025-11-10T18:16:36.3270000+00:00","Note: resistor values are not yet properly tuned, I only care about the ratios so far.","",""
"220639106915368960","tholin","2025-11-10T18:16:45.2220000+00:00","But yeah, this is meant to drive a pad.","",""
"220639106915368960","tholin","2025-11-10T18:18:01.4190000+00:00","I should share the schematic for the opamp sometime.","",""
"220639106915368960","tholin","2025-11-10T19:31:19.8760000+00:00","","general_media/image-F925C.png",""
"596068704471482370","246tnt","2025-11-10T20:45:36.9550000+00:00","I also wouldn't count too much on that working like in sim. I'm not expert, but biasing the gate of mosfet with a resistor divider seems like it could yield quite a bit of process variation.","",""
"596068704471482370","246tnt","2025-11-10T20:47:22.0160000+00:00","Why is the gate and drain of XM6 connected together ?","",""
"596068704471482370","246tnt","2025-11-10T20:50:41.6590000+00:00","Shouldn't the model only care about the finger width and not the total width ?","",""
"371851806067654657","_saltypretzel","2025-11-10T21:09:35.9760000+00:00","I second this. For the ""adj"" pin, you should definitely consider using a replica biasing scheme.","",""
"371851806067654657","_saltypretzel","2025-11-10T21:11:10.0460000+00:00","Even if your resistors are ratiometrically designed, your mosfet threshold voltage, mobility, Cox etc... will all change under process. Since mosfets have gain, you'll have a trouble keeping the bias currents the same. across chip-chip or even from one part of the chip to another.","",""
"371851806067654657","_saltypretzel","2025-11-10T21:12:48.9900000+00:00","the first stage of the amplifier can definitely be a lot smaller (length and width wise)... it seems like one side of the differential pair (and current mirror) is not equal to the other? These should be the same otherwise you will have systematic offset in your circuit.","",""
"220639106915368960","tholin","2025-11-10T21:21:33.9780000+00:00","Donâ€™t worry - I can explain all this very easily.","",""
"220639106915368960","tholin","2025-11-10T21:21:41.3220000+00:00","I donâ€™t know what Iâ€™m doing","",""
"220639106915368960","tholin","2025-11-10T21:21:55.7740000+00:00","Analog stuff is so inaccessible still :flop:","",""
"220639106915368960","tholin","2025-11-10T21:23:22.0790000+00:00","Also, yeah, I do have some weird offsets","",""
"220639106915368960","tholin","2025-11-10T21:30:57.5130000+00:00","I played with the transistor values until the output looked good. And I simulated it across all process corners and there is very little variance.","",""
"1437714127744401431","ethanmahintorabi","2025-11-11T08:11:37.6980000+00:00","Been working on a 500x300 black and white camera, and I finally got the pixel array done. All done in gdsfactory https://github.com/njcoburn/OPENIMAGESENSOR/blob/main/test.py","general_media/PXL_20251111_071117024-2A9D5.jpg,general_media/PXL_20251111_080326867-4D5E4.jpg","â¤ï¸ (1),blobclap (2),ðŸ‘€ (1),ðŸ‘ (1)"
"323371864074485771","mole99","2025-11-11T08:30:30.8600000+00:00","Very cool! Do I see round corners on the photodiode? Do the docs have DRC guidelines on that?","",""
"220639106915368960","tholin","2025-11-11T11:01:18.5760000+00:00","I built a better opamp after doing some research. This one is almost rail-to-rail!","general_media/image-AEEB7.png",""
"220639106915368960","tholin","2025-11-11T11:02:04.3540000+00:00","And will only need two big transistors.","",""
"220639106915368960","tholin","2025-11-11T11:03:06.7680000+00:00","The other opamp I designed I may keep the non-chonky version of for internal use on the die. It has some properties that made it easier to use for building that sine wave generator I showed a long time ago.","",""
"220639106915368960","tholin","2025-11-11T12:20:18.1670000+00:00","It behaves okay enough under a 1Kohm output load, so I think Iâ€™ll move ahead to the layout stage with this one.","",""
"220639106915368960","tholin","2025-11-11T12:25:42.2580000+00:00","Still a massive output stage just to drive a 1Kohm load. Am I doing this right?","general_media/image-9FB2C.png",""
"596068704471482370","246tnt","2025-11-11T12:40:21.5450000+00:00","Check the size of the transistor in the IOs. They can drive a 1kohm load with no problem, so if you're bigger than they are, you're doing something wrong.","",""
"596068704471482370","246tnt","2025-11-11T12:42:27.2030000+00:00","Also post the new internal schematic of your op amp.","",""
"220639106915368960","tholin","2025-11-11T12:44:18.1410000+00:00","Oh, right","general_media/image-B4788.png",""
"220639106915368960","tholin","2025-11-11T12:44:52.5580000+00:00","It looks a little weird on the right, having duplicated the transistors in the schematic. But its so that importing the SPICE into magic generates the transistors how I want them.","",""
"220639106915368960","tholin","2025-11-11T12:47:54.5370000+00:00","Since this thing at least works really good in this configuration, I do wonder if a IO pad structure specifically meant for analog output that contains this circuit would be something people would want to use. It just takes whatever analog signal comes in and boosts it to be able to drive 1kohm loads. (and inverts it, but that can be solved with a second opamp).","",""
"732905260091310090","valgamaa","2025-11-11T12:49:13.3800000+00:00","I don't know the tools you are using, but many of them will let you get multiple instances in the same way by using InstanceName<N:0> to get N+1 instances of the transistor in the netlist and layout. I would try it in the schematic then check the netlist to see if it works in your toolchain.","",""
"220639106915368960","tholin","2025-11-11T12:50:06.4300000+00:00","I can do this, but it stacks the transistors in a way I donâ€™t like.","",""
"596068704471482370","246tnt","2025-11-11T12:51:14.4570000+00:00","So I think one issue might also be expecting it to be rail to rail using that architecture. Inherently that basic op-amp can never be and maybe you're massively oversizing the transistor to get it closer to rail and compensate for a fundamental limit of the architecture.","",""
"732905260091310090","valgamaa","2025-11-11T12:51:29.5370000+00:00","What might also be worth investigating is using shorter cascoded transistors. Shorter channels will give the same gm with shorter widths, and the cascode will raise the output impedance with lower Vds","",""
"732905260091310090","valgamaa","2025-11-11T12:52:24.1460000+00:00","With this process you can also probably interdigitate the two transistors for a very compact layout.","",""
"220639106915368960","tholin","2025-11-11T12:52:30.6190000+00:00","Oh, yeah, I stopped making the transistors larger when I hit an area of diminishing returns. But if I make them any smaller, there is a big difference in the output still.
What is nice is that its effectively rail-to-rail when used internally, not to drive an output pad.","",""
"596068704471482370","246tnt","2025-11-11T12:55:22.1070000+00:00","See how this for instance use symmetrical Nmos/Pmos input pairs and then combine them to increase the range : https://www.xschem-viewer.com/?file=https://github.com/htfab/flash-adc/blob/main/xschem/opamp.sch   Obviously this is single stage so you'd still need to drive a power stage instead.","",""
"220639106915368960","tholin","2025-11-11T12:56:20.4890000+00:00","That xschem viewer doesnâ€™t work on firefox","",""
"596068704471482370","246tnt","2025-11-11T12:56:56.6100000+00:00","https://github.com/htfab/flash-adc/blob/main/xschem/opamp.sch then ðŸ™‚","",""
"732905260091310090","valgamaa","2025-11-11T12:57:25.3800000+00:00","That is for increased input common-mode range (as needed in a unity-gain non-inverting amplifier), but doesn't do anything for output swing.","",""
"596068704471482370","246tnt","2025-11-11T12:59:48.9490000+00:00","Oh yeah, I thought it was setup as a non-inverting buffer to buffer the R2R output, my bad. Rechecking the way it's used, it's indeed inverting and will mainain both input at mid range.","",""
"732905260091310090","valgamaa","2025-11-11T13:01:29.1600000+00:00","Although if the intention is to produce a general-purpose op-amp, then it is a point worth considering in the design.","",""
"371851806067654657","_saltypretzel","2025-11-11T13:54:52.0580000+00:00","Given you have two gain stages now with the diff amp, you have 3 poles which could be close to each otherâ€¦ make sure everything is stable when you build it with feedback too","",""
"371851806067654657","_saltypretzel","2025-11-11T14:06:45.4180000+00:00","Oh never mind, they seem to be in parallelâ€¦ regardless it is still something to consider","",""
"1437714127744401431","ethanmahintorabi","2025-11-11T15:27:02.2790000+00:00","The docs do not have drc guidance on that, but it didn't trigger any rules so I assume it's okay. The nwell is 5x5um so I assume it's large enough to not matter","",""
"323371864074485771","mole99","2025-11-11T15:42:20.9110000+00:00","It might be okay, it might also be a missing check :)

I only found the following in [3.0 Layout Information](https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_03.html):

> 3.6 Only 90 deg and 45 deg bends are allowed for poly and metal lines.

So I assume that for nwell round coners are okay (as long as all points are on-grid).

If you have a complete chip layout, please let me know and I can already include it in the reticle to send to GF for early feedback.","",""
"1437714127744401431","ethanmahintorabi","2025-11-11T15:44:04.9730000+00:00","Do you need a full pad frame with density fill or can I just send you a gds with the pixel array fitting into the die area","",""
"1437714127744401431","ethanmahintorabi","2025-11-11T15:47:09.1480000+00:00","Or I could just send you some rounded nwell","",""
"384390069412429834","polyfractal","2025-11-11T19:03:19.2850000+00:00","this looks amazing! have you been doing simulations to check functionality, or just YOLO'ing it? And if yes, how? That's the part that I really stumbled on when thinking about doing an imager ðŸ™‚","",""
"323371864074485771","mole99","2025-11-11T19:47:20.3060000+00:00","@Andrew Wingate Great post, Andrew! https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/updates/chip-on-board","","ðŸ’œ (3)"
"1437714127744401431","ethanmahintorabi","2025-11-11T20:13:55.9950000+00:00","Started a thread.","",""
"732347216412278825","urish","2025-11-11T20:39:41.2810000+00:00","Started a thread.","",""
"220639106915368960","tholin","2025-11-12T01:17:57.2730000+00:00","All I did was try to include my opamp in another circuit and magic went and reset the positions of the transistors AND saved the changes to the .mag file without asking for confirmation. Why? Why did magic just destroy my work?","general_media/image-28D41.png",""
"1365118310701600900","rtimothyedwards_19428","2025-11-12T02:40:02.4130000+00:00","I guess you can blame me for that one.  the SPICE import function is supposed to be re-entrant, letting you add, subtract, or change devices without messing with the existing layout.  Apparently that doesn't work?","",""
"754661674145022032","noritsunaimamura","2025-11-13T09:44:12.7550000+00:00","Hi, All.

We, ISHI-KAI( https://ishi-kai.org/links ), are a community that promotes open source PDK & EDA in Japan.  
This time, we brought together 14 novice semiconductor designers (most of whom were new to semiconductor design), each of whom created an analog circuit, such as an Inverter or OPAMP, ADC, PLL, BGR, CS, made using xschem & klayout with P-Cells for Wafer.Space GF180MCU .  
All schematics and layouts are released under an open source license.  

- Our Project
https://github.com/ishi-kai/ISHI-KAI_Multiple_Projects_WaferSapce-GF180-1


This is the development environment for analog circuits we used for Wafer.Space.  
Feel free to use it if needed.

- WSL Image
https://www.noritsuna.jp/download/ubuntu2404_waferspace_2025.zip
ID:ishikai
Pass:ishikai

   - How to Setup
Execute on the Windows command line
> cd [Unzipped directory]
> wsl --import-in-place ubuntu2404_waferspace_2025 .\ubuntu2404_waferspace_2025\ext4.vhdx

   - How to Use
Execute on the Windows
Double-click ubuntu2404_waferspace_2025.lnk

    - How to Delete
Execute on the Windows command line
> cd [Unzipped directory]
> wsl --unregister ubuntu2404_waferspace_2025

    - How to Run precheck
Execute on the WSL command line
> cd ~/tools/gf180mcu-precheck/
> nix-shell
> export PDK=gf180mcuD
> export PDK_ROOT=gf180mcu
> python3 precheck.py --input [GDS file] --top [Top Cell Name]


- Setup script for xschem & ngspice, magic, KLayout fo Wafer.Spice GF180 of Analog on Local WSL&Ubuntu&MacOS
https://github.com/ishi-kai/OpenEDA-PDK_SetupScript

    - How to Setup
> git clone https://github.com/ishi-kai/OpenEDA-PDK_SetupScript
> bash eda-setup.sh
> bash pdk_gf180-setup.sh","",""
"323371864074485771","mole99","2025-11-13T10:11:19.0860000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-11-13T21:40:37.2930000+00:00","","",""
"220639106915368960","tholin","2025-11-13T21:44:12.0470000+00:00","Oh! I can use this as the analog output VGA demo on my multi-project die.","",""
"220639106915368960","tholin","2025-11-14T11:41:01.9280000+00:00","Once I am no longer busy preparing a chip layout for the december tapeout, I am planning to spend the following months (while the fab is busy) on two things. Firstly, my custom 3.3V standard cells (including IO pad structures for 3.3V IO). Secondly, a general-purpose, easy to use toolset for creating multi-project dies. I want to make it as simple as defining a project list in a CSV and dropping it plus the source RTL for each project into a repository template, and the whole multiplexer and top-level setup is auto-generated. It would not be as advanced as TinyTapeout, but more dynamic. Better for when the die is only to be split 4 or 5 ways, with each project having a variable size, so you can do crazy splits like a 3 project die where 90% of available area goes to to project #1 and 5% to #2 and #3 each.
For bonus points, I may create a GUI for managing the project list, settings and macro arrangement.","","ðŸ‘ (2),ðŸŽ‰ (1)"
"492702620759228416","mattvenn","2025-11-14T19:40:00.7600000+00:00","It's old and unmaintained but maybe there are some ideas you can take from my old https://github.com/mattvenn/multi_project_tools","",""
"756011607603019777","anfroholic","2025-11-14T21:08:13.0650000+00:00","Another CrowdSupply post. This time featuring @Tholin 
https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/updates/tholin-feature","","ðŸ’œ (2),ðŸŽ‰ (2)"
"169786952432746498","mithro_","2025-11-14T21:35:27.5750000+00:00","I got distracted and accidentally created https://discord.wafer.space archive of the discord server","",""
"220639106915368960","tholin","2025-11-16T21:32:49.8390000+00:00","Triangle and sine/cosine wave generators work much better with the new opamp design.","general_media/image-2728F.png",""
"220639106915368960","tholin","2025-11-16T21:57:49.9890000+00:00","I wish there was time to get the NTSC color video generator demo going in time for the december tapeout, but I donâ€™t think there is.","","â¤ï¸ (1)"
"220639106915368960","tholin","2025-11-16T21:57:50.8470000+00:00","Sad.","",""
"1365118310701600900","rtimothyedwards_19428","2025-11-17T02:34:55.4620000+00:00","Update:  Work on the 3.3V SRAM block is progressing steadily.  I was hoping to finish layout at the end of last week, but it ran over into the weekend.  I now have a draft layout, DRC clean, but I have not run LVS yet (will work on that tomorrow)  The design is currently about 300 x 330 um, which makes it just slightly less than 1/2 the area of the 5V SRAM.  I have some room to shave off additional area from the bottom.  I can probably get it down to 300 x 300, but probably don't have time to do that for this tapeout.  Once I get it LVS clean, I will push the layout, netlist, and LEF.  Adjusting all the timing in the liberty and verilog files will take a lot of time and effort.","","ðŸ‘ (3),ðŸŽ‰ (4)"
"1365118310701600900","rtimothyedwards_19428","2025-11-17T02:36:03.8120000+00:00","I would post a picture but it looks just like the 5V SRAM layout from a bird's-eye view, so not really worth the effort.","",""
"732347216412278825","urish","2025-11-17T07:16:11.8610000+00:00","Started a thread.","",""
"596068704471482370","246tnt","2025-11-17T10:14:18.7060000+00:00","@mole99 How is your ground ring connected to the pads in the template ?","",""
"596068704471482370","246tnt","2025-11-17T10:14:51.4260000+00:00","Maybe it didn't build properly for me locally but I'm looking at it and I can't find anywhere where it's attached.","",""
"323371864074485771","mole99","2025-11-17T10:17:20.9550000+00:00","LVS is clean, so it better be attached ðŸ˜„ Let me check...","",""
"596068704471482370","246tnt","2025-11-17T10:17:40.1300000+00:00","Could be attached through substrate ...","",""
"323371864074485771","mole99","2025-11-17T10:17:47.0160000+00:00","Oh, I see","",""
"323371864074485771","mole99","2025-11-17T10:18:49.4190000+00:00","It's only attached to the top and bottom ground pad ðŸ˜…","",""
"323371864074485771","mole99","2025-11-17T10:19:59.5260000+00:00","The reason is, I made changes to the template and now `gf180mcu_fd_io__dvss` is used for all ground pads instead of my modified `gf180mcu_ws_io__dvss` which has pins on two metal layers.","",""
"323371864074485771","mole99","2025-11-17T10:20:46.0300000+00:00","I think there should be no issue with `gf180mcu_ws_io__dvss` for both horizontal and vertical I/O rows.","",""
"323371864074485771","mole99","2025-11-17T10:21:12.9320000+00:00","Thanks a lot for alerting me!","","ðŸ‘Œ (1)"
"596068704471482370","246tnt","2025-11-17T10:21:40.2300000+00:00","I hadn't see the one on top and bottom because I forgot I had added those in the padframe ðŸ˜…","","ðŸ˜ (1)"
"596068704471482370","246tnt","2025-11-17T10:25:16.8560000+00:00","Although I have my rings on Metal5 / Metal4 so I'm not sure how that's going to help me ðŸ˜…","",""
"323371864074485771","mole99","2025-11-17T10:25:46.0930000+00:00","Yeah, that's another issue ðŸ˜…","",""
"384390069412429834","polyfractal","2025-11-17T15:15:34.5830000+00:00","Crunched all weekend...I think I just might make the tapeout deadline! need to add more tests to the bootloader and uart interface, but if I can convince myself that's working my entry is probably ship'able whenever ðŸ¤ž","","ðŸ‘ (2)"
"323371864074485771","mole99","2025-11-17T15:20:05.2140000+00:00","Feel free to ask if you get stuck at any point in the process.","",""
"384390069412429834","polyfractal","2025-11-17T15:22:26.4190000+00:00","thanks! might take you up on that once I start integrating into the project template ðŸ™‚","","ðŸ‘ (1)"
"732347216412278825","urish","2025-11-18T10:43:12.1640000+00:00","Started a thread.","",""
"323371864074485771","mole99","2025-11-18T17:38:17.9250000+00:00","Important notice regarding the foundry SRAM models â€¼ï¸

If you're as innocent as me, you might think that the meaning of the SRAM control signals is as follows:

-    CEN = Chip Enable
-    GWEN = Global Write Enable
-    WEN = Write Enable

Far from it! The real meaning is actually:

-    CEN = Chip Enable Negative
-    GWEN = Global Write Enable Negative
-    WEN = Write Enable Negative

All of the control signals need to be negated. (I would have preferred CEB, GWEB and WEB...)

Another pitfall: in order for the SRAM model to work, it needs to see a falling edge on CEN. Therefore, you cannot start the simulation with CEN low.

Thank you for your attention ðŸ˜„","","â‰ï¸ (2)"
"596068704471482370","246tnt","2025-11-18T17:45:51.7950000+00:00","Oh that's just mean.","","ðŸ¥² (1)"
"323371864074485771","mole99","2025-11-18T17:54:38.4900000+00:00","( @BreakingTaps )","","ðŸ‘€ (1)"
"384390069412429834","polyfractal","2025-11-18T18:20:53.3540000+00:00","will check my code when I get home, cheers for the note!","","ðŸ‘ (1)"
"228329196504481793","nxmq99","2025-11-18T22:54:39.0480000+00:00","this is diabolical, these signals were clearly named by someone who got paid off by Big ECO","","ðŸ˜ (2)"
"803213471402688522","_luke_w_","2025-11-18T23:07:34.6080000+00:00","This is normal, wait til you see pads where the output data is called `I`","",""
"803213471402688522","_luke_w_","2025-11-18T23:08:16.5160000+00:00","as in `I`nto the pad (going out of the chip)","","ðŸ’€ (1)"
"169786952432746498","mithro_","2025-11-19T00:35:13.7920000+00:00","I ***assume*** there is no way to verify people are doing things correctly in the precheck.","",""
"738396032295108721","bailey8889","2025-11-19T01:53:09.5550000+00:00","@Tim 'mithro' Ansell for the chipIgnite shuttle, we implemented an oeb check that would check the connections and logic values at the user - gpio interface and report discrepancies like output signals without oeb connections, output signals with high oeb etc.

Given sufficient specs, I might be able to come up with something using my CVC-RV to examine the port signals and their connections.","",""
"169786952432746498","mithro_","2025-11-19T01:55:24.1280000+00:00","We should probably update the IP to be named something like CE_N or something....","","ðŸ‘ (3)"
"169786952432746498","mithro_","2025-11-19T06:37:09.8030000+00:00","Can people see/access test-platform.wafer.space?","",""
"732347216412278825","urish","2025-11-19T06:50:41.9530000+00:00","It keeps loading for a long time","",""
"732347216412278825","urish","2025-11-19T06:51:16.7220000+00:00","Started a thread.","",""
"756011607603019777","anfroholic","2025-11-19T08:47:27.2870000+00:00","Another update, this time featuring @peterkinget and Mosbius. 
There's also an interesting interview posted with @Matt Venn talking about his project
https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/updates/mosbius","","ðŸ‘ (2)"
"538398807986274304","rzioma","2025-11-19T12:03:58.9990000+00:00","Looking forward!","",""
