<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p138" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_138{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_138{left:590px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.11px;}
#t3_138{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_138{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_138{left:96px;bottom:1038px;letter-spacing:0.18px;}
#t6_138{left:147px;bottom:1038px;letter-spacing:0.19px;}
#t7_138{left:96px;bottom:1003px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t8_138{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t9_138{left:96px;bottom:960px;letter-spacing:0.11px;word-spacing:-0.37px;}
#ta_138{left:545px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.52px;}
#tb_138{left:678px;bottom:960px;}
#tc_138{left:96px;bottom:921px;letter-spacing:0.12px;}
#td_138{left:162px;bottom:921px;letter-spacing:0.17px;word-spacing:0.05px;}
#te_138{left:96px;bottom:887px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tf_138{left:96px;bottom:856px;}
#tg_138{left:124px;bottom:856px;letter-spacing:0.21px;word-spacing:-0.96px;}
#th_138{left:227px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.67px;}
#ti_138{left:124px;bottom:835px;letter-spacing:0.14px;word-spacing:-0.59px;}
#tj_138{left:124px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tk_138{left:96px;bottom:786px;}
#tl_138{left:124px;bottom:786px;letter-spacing:0.12px;word-spacing:-0.16px;}
#tm_138{left:245px;bottom:786px;letter-spacing:0.12px;word-spacing:-0.4px;}
#tn_138{left:124px;bottom:765px;letter-spacing:0.09px;word-spacing:-0.42px;}
#to_138{left:124px;bottom:743px;letter-spacing:0.12px;word-spacing:-0.57px;}
#tp_138{left:124px;bottom:722px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tq_138{left:124px;bottom:701px;letter-spacing:0.11px;word-spacing:-0.32px;}
#tr_138{left:96px;bottom:673px;}
#ts_138{left:124px;bottom:673px;letter-spacing:0.12px;word-spacing:-0.16px;}
#tt_138{left:241px;bottom:673px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tu_138{left:124px;bottom:652px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tv_138{left:124px;bottom:630px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tw_138{left:124px;bottom:609px;letter-spacing:0.12px;word-spacing:-0.38px;}
#tx_138{left:569px;bottom:609px;letter-spacing:0.17px;}
#ty_138{left:601px;bottom:609px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tz_138{left:124px;bottom:588px;letter-spacing:0.12px;word-spacing:-0.57px;}
#t10_138{left:124px;bottom:566px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t11_138{left:124px;bottom:545px;letter-spacing:0.12px;word-spacing:-0.68px;}
#t12_138{left:124px;bottom:523px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_138{left:96px;bottom:488px;letter-spacing:0.19px;word-spacing:-0.37px;}
#t14_138{left:158px;bottom:488px;}
#t15_138{left:164px;bottom:488px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t16_138{left:96px;bottom:467px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t17_138{left:96px;bottom:445px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t18_138{left:96px;bottom:424px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t19_138{left:96px;bottom:403px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t1a_138{left:96px;bottom:381px;letter-spacing:0.11px;word-spacing:-0.39px;}
#t1b_138{left:96px;bottom:360px;letter-spacing:0.12px;word-spacing:-0.41px;}
#t1c_138{left:96px;bottom:325px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1d_138{left:96px;bottom:303px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t1e_138{left:96px;bottom:282px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t1f_138{left:96px;bottom:260px;letter-spacing:0.11px;word-spacing:-0.56px;}
#t1g_138{left:96px;bottom:239px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t1h_138{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_138{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_138{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_138{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_138{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_138{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_138{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_138{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts138" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg138Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg138" style="-webkit-user-select: none;"><object width="935" height="1210" data="138/138.svg" type="image/svg+xml" id="pdf138" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_138" class="t s1_138">102 </span><span id="t2_138" class="t s1_138">General-Purpose Programming </span>
<span id="t3_138" class="t s1_138">AMD64 Technology </span><span id="t4_138" class="t s1_138">24592—Rev. 3.23—October 2020 </span>
<span id="t5_138" class="t s2_138">3.9.3 </span><span id="t6_138" class="t s2_138">Caches </span>
<span id="t7_138" class="t s3_138">Depending on the instruction, operands can be encoded in the instruction opcode or located in </span>
<span id="t8_138" class="t s3_138">registers, I/O ports, or memory locations. An operand that is located in memory can actually be </span>
<span id="t9_138" class="t s3_138">physically present in one or more locations within a system’s </span><span id="ta_138" class="t s4_138">memory hierarchy</span><span id="tb_138" class="t s3_138">. </span>
<span id="tc_138" class="t s2_138">3.9.3.1 </span><span id="td_138" class="t s2_138">Memory Hierarchy </span>
<span id="te_138" class="t s3_138">A system’s memory hierarchy may have some or all of the following levels: </span>
<span id="tf_138" class="t s5_138">• </span><span id="tg_138" class="t s4_138">Main Memory</span><span id="th_138" class="t s3_138">—Main memory is external to the processor chip and is the memory-hierarchy level </span>
<span id="ti_138" class="t s3_138">farthest from the processor’s execution units. All physical-memory addresses are present in main </span>
<span id="tj_138" class="t s3_138">memory, which is implemented using relatively slow, but high-density memory devices. </span>
<span id="tk_138" class="t s5_138">• </span><span id="tl_138" class="t s4_138">External Caches</span><span id="tm_138" class="t s3_138">—External caches are external to the processor chip, but are implemented using </span>
<span id="tn_138" class="t s3_138">lower-capacity, higher-performance memory devices than system memory. The system uses </span>
<span id="to_138" class="t s3_138">external caches to hold copies of frequently-used instructions and data found in main memory. A </span>
<span id="tp_138" class="t s3_138">subset of the physical-memory addresses can be present in the external caches at any time. A </span>
<span id="tq_138" class="t s3_138">system can contain any number of external caches, or none at all. </span>
<span id="tr_138" class="t s5_138">• </span><span id="ts_138" class="t s4_138">Internal Caches</span><span id="tt_138" class="t s3_138">—Internal caches are present on the processor chip itself, and are the closest </span>
<span id="tu_138" class="t s3_138">memory-hierarchy level to the processor’s execution units. Because of their presence on the </span>
<span id="tv_138" class="t s3_138">processor chip, access to internal caches is very fast. Internal caches contain copies of the most </span>
<span id="tw_138" class="t s3_138">frequently-used instructions and data found in main memory </span><span id="tx_138" class="t s4_138">and </span><span id="ty_138" class="t s3_138">external caches, and their </span>
<span id="tz_138" class="t s3_138">capacities are relatively small in comparison to external caches. A processor implementation can </span>
<span id="t10_138" class="t s3_138">contain any number of internal caches, or none at all. Implementations often contain a first-level </span>
<span id="t11_138" class="t s3_138">instruction cache and first-level data (operand) cache, and they may also contain a higher-capacity </span>
<span id="t12_138" class="t s3_138">(and slower) second- and even third-level internal cache for storing both instructions and data. </span>
<span id="t13_138" class="t s3_138">Figure 3</span><span id="t14_138" class="t s6_138">-</span><span id="t15_138" class="t s3_138">19 on page 103 shows an example of a four-level memory hierarchy that combines main </span>
<span id="t16_138" class="t s3_138">memory, external third-level (L3) cache, and internal second-level (L2) and two first-level (L1) </span>
<span id="t17_138" class="t s3_138">caches. As the figure shows, the first-level and second-level caches are implemented on the processor </span>
<span id="t18_138" class="t s3_138">chip, and the third-level cache is external to the processor. The first-level cache is a split cache, with </span>
<span id="t19_138" class="t s3_138">separate caches used for instructions and data. The second-level and third-level caches are unified </span>
<span id="t1a_138" class="t s3_138">(they contain both instructions and data). Memory at the highest levels of the hierarchy have greater </span>
<span id="t1b_138" class="t s3_138">capacity (larger size), but have slower access, than memory at the lowest levels. </span>
<span id="t1c_138" class="t s3_138">Using caches to store frequently used instructions and data can result in significantly improved </span>
<span id="t1d_138" class="t s3_138">software performance by avoiding accesses to the slower main memory. Applications function </span>
<span id="t1e_138" class="t s3_138">identically on systems without caches and on systems with caches, although cacheless systems </span>
<span id="t1f_138" class="t s3_138">typically execute applications more slowly. Application software can, however, be optimized to make </span>
<span id="t1g_138" class="t s3_138">efficient use of caches when they are present, as described later in this section. </span>
<span id="t1h_138" class="t s7_138">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
