// Code your design here
module ful_sub_str(output d,bo,input a,b,b1);
  wire abar,v1bar,v2,v3,v1;
  not g4(abar,a);
  not g3(v1bar,v1);
  xor g1(v1,a,b);
  xor g2(d,v1,b);
  and g5(v2,abar,b);
  and g6(v3,v1bar,b1);
  or g7(bo,v2,v3);
endmodule
  