#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 23 21:59:24 2018
# Process ID: 24885
# Current directory: /home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper.vdi
# Journal file: /home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/golfit/git/rp2/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.dcp' for cell 'system_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.dcp' for cell 'system_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_ttl_gen_axi_v2_0_M00_AXI_0_0/system_ttl_gen_axi_v2_0_M00_AXI_0_0.dcp' for cell 'system_i/ttl_gen_axi_v2_0_M00_AXI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.dcp' for cell 'system_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_xlconcat_1_0/system_xlconcat_1_0.dcp' for cell 'system_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_xlslice_0_0/system_xlslice_0_0.dcp' for cell 'system_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_xlslice_1_0/system_xlslice_1_0.dcp' for cell 'system_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp5/system_util_ds_buf_0_0.edf:372]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp5/system_util_ds_buf_0_0.edf:373]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp5/system_util_ds_buf_0_0.edf:380]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp5/system_util_ds_buf_0_0.edf:381]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp6/system_util_ds_buf_0_0.edf:371]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp6/system_util_ds_buf_0_0.edf:372]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp6/system_util_ds_buf_0_0.edf:379]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp6/system_util_ds_buf_0_0.edf:380]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp7/system_util_ds_buf_2_0.edf:370]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/.Xil/Vivado-24885-cmodws121/dcp7/system_util_ds_buf_2_0.edf:377]
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I. Found overlapping instances within the shape: system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create BUFDS-blocked-IOB shape for instance system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I. Found overlapping instances within the shape: system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I.
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/util_ds_buf_0/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.xdc] for cell 'system_i/util_ds_buf_0/U0'
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_0/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.xdc:4]
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.xdc] for cell 'system_i/util_ds_buf_0/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc] for cell 'system_i/util_ds_buf_1/U0'
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc] for cell 'system_i/util_ds_buf_2/U0'
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'system_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'system_i/axi_gpio_4/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'system_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'system_i/axi_gpio_4/U0'
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/constrs_1/imports/cfg/ports.xdc]
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

35 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1610.117 ; gain = 332.977 ; free physical = 605 ; free virtual = 34995
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1654.129 ; gain = 44.008 ; free physical = 603 ; free virtual = 34994
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_0/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14628c950

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 232 ; free virtual = 34623
INFO: [Opt 31-389] Phase Retarget created 108 cells and removed 153 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 1ef82368c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 232 ; free virtual = 34623
INFO: [Opt 31-389] Phase Constant propagation created 89 cells and removed 719 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a62c3e10

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 232 ; free virtual = 34623
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 596 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a62c3e10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 232 ; free virtual = 34623
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a62c3e10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 226 ; free virtual = 34617
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 231 ; free virtual = 34622
Ending Logic Optimization Task | Checksum: 2008144b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2107.613 ; gain = 0.000 ; free physical = 231 ; free virtual = 34622

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24e43afc5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2107.617 ; gain = 0.004 ; free physical = 231 ; free virtual = 34622
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.617 ; gain = 497.496 ; free physical = 231 ; free virtual = 34622
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2131.629 ; gain = 0.004 ; free physical = 235 ; free virtual = 34619
INFO: [Common 17-1381] The checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.641 ; gain = 0.000 ; free physical = 269 ; free virtual = 34609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 194eaf843

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2139.641 ; gain = 0.000 ; free physical = 269 ; free virtual = 34609
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.641 ; gain = 0.000 ; free physical = 270 ; free virtual = 34610

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b4a0fe96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2139.641 ; gain = 0.000 ; free physical = 268 ; free virtual = 34606

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15406f6fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.641 ; gain = 3.000 ; free physical = 262 ; free virtual = 34599

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15406f6fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.641 ; gain = 3.000 ; free physical = 262 ; free virtual = 34599
Phase 1 Placer Initialization | Checksum: 15406f6fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.641 ; gain = 3.000 ; free physical = 262 ; free virtual = 34599

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 106b72643

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 267 ; free virtual = 34596

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106b72643

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 267 ; free virtual = 34596

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158df5168

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 267 ; free virtual = 34596

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a3ff542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 267 ; free virtual = 34596

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19a3ff542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 267 ; free virtual = 34596

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13816ffbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 264 ; free virtual = 34592

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ad9a578d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 264 ; free virtual = 34592

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ad9a578d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 264 ; free virtual = 34592
Phase 3 Detail Placement | Checksum: 1ad9a578d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 264 ; free virtual = 34592

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 221d9ffed

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 221d9ffed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.801. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22cb8f3e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594
Phase 4.1 Post Commit Optimization | Checksum: 22cb8f3e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22cb8f3e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22cb8f3e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21c2f651a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21c2f651a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 265 ; free virtual = 34594
Ending Placer Task | Checksum: 179a17e5c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 268 ; free virtual = 34597
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2166.652 ; gain = 27.012 ; free physical = 268 ; free virtual = 34597
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2166.652 ; gain = 0.000 ; free physical = 275 ; free virtual = 34594
INFO: [Common 17-1381] The checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2166.652 ; gain = 0.000 ; free physical = 306 ; free virtual = 34597
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2166.652 ; gain = 0.000 ; free physical = 320 ; free virtual = 34610
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2166.652 ; gain = 0.000 ; free physical = 320 ; free virtual = 34610
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2166.652 ; gain = 0.000 ; free physical = 312 ; free virtual = 34607
INFO: [Common 17-1381] The checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c902d9a2 ConstDB: 0 ShapeSum: b09ea4ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b5cef713

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.645 ; gain = 26.992 ; free physical = 241 ; free virtual = 34532
Post Restoration Checksum: NetGraph: 8086c1f0 NumContArr: 35483523 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b5cef713

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.648 ; gain = 26.996 ; free physical = 241 ; free virtual = 34532

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b5cef713

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.645 ; gain = 40.992 ; free physical = 226 ; free virtual = 34518

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b5cef713

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.645 ; gain = 40.992 ; free physical = 226 ; free virtual = 34518
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 140ebbdc3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 240 ; free virtual = 34511
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.731  | TNS=0.000  | WHS=-0.162 | THS=-34.285|

Phase 2 Router Initialization | Checksum: 190791f4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 239 ; free virtual = 34510

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ff411f8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.829  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f93f3896

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.829  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d9cc1307

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510
Phase 4 Rip-up And Reroute | Checksum: 1d9cc1307

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d9cc1307

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d9cc1307

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510
Phase 5 Delay and Skew Optimization | Checksum: 1d9cc1307

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2037996c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.944  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb88edac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510
Phase 6 Post Hold Fix | Checksum: 1cb88edac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.860501 %
  Global Horizontal Routing Utilization  = 1.22748 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 154d4c248

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 243 ; free virtual = 34510

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 154d4c248

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 242 ; free virtual = 34509

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 163d38fe2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 242 ; free virtual = 34509

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.947  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 180a1894a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 242 ; free virtual = 34509
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 297 ; free virtual = 34564

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.645 ; gain = 53.992 ; free physical = 297 ; free virtual = 34564
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2220.645 ; gain = 0.000 ; free physical = 290 ; free virtual = 34563
INFO: [Common 17-1381] The checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
WARNING: [Constraints 18-633] Creating clock system_i/util_ds_buf_1/U0/IBUF_OUT[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_p_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:4]
WARNING: [Constraints 18-633] Creating clock daisy_n_o[1] with 2 sources. [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xdc:5]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 38 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 22:00:53 2018...
