[tasks]
sub_bmc sub bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
sub_bmc: depth 20

[engines]
smtbmc

[script]
sub: read_verilog -sv -formal sub.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu/alu.svh
sub: @srcdir@/alu/sub.sv
