//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Sun Dec 10 02:17:50 IST 2023
//
//
// Ports:
// Name                         I/O  size props
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTestbench(CLK,
		   RST_N);
  input  CLK;
  input  RST_N;

  // ports of submodule m
  wire [63 : 0] m$get_res, m$put_A_a_in, m$put_B_b_in;
  wire m$EN_get_res,
       m$EN_put_A,
       m$EN_put_B,
       m$RDY_get_res,
       m$RDY_put_A,
       m$RDY_put_B;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_finish,
       CAN_FIRE_RL_rl_go,
       WILL_FIRE_RL_rl_finish,
       WILL_FIRE_RL_rl_go;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h152;
  // synopsys translate_on

  // submodule m
  mkFPMul64 m(.CLK(CLK),
	      .RST_N(RST_N),
	      .put_A_a_in(m$put_A_a_in),
	      .put_B_b_in(m$put_B_b_in),
	      .EN_put_A(m$EN_put_A),
	      .EN_put_B(m$EN_put_B),
	      .EN_get_res(m$EN_get_res),
	      .RDY_put_A(m$RDY_put_A),
	      .RDY_put_B(m$RDY_put_B),
	      .get_res(m$get_res),
	      .RDY_get_res(m$RDY_get_res));

  // rule RL_rl_finish
  assign CAN_FIRE_RL_rl_finish = m$RDY_get_res ;
  assign WILL_FIRE_RL_rl_finish = m$RDY_get_res ;

  // rule RL_rl_go
  assign CAN_FIRE_RL_rl_go = m$RDY_put_B && m$RDY_put_A ;
  assign WILL_FIRE_RL_rl_go = CAN_FIRE_RL_rl_go ;

  // submodule m
  assign m$put_A_a_in = 64'hC0955AF3B645A1CB ;
  assign m$put_B_b_in = 64'hC00CB7F8CA8198F2 ;
  assign m$EN_put_A = CAN_FIRE_RL_rl_go ;
  assign m$EN_put_B = CAN_FIRE_RL_rl_go ;
  assign m$EN_get_res = m$RDY_get_res ;

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (m$RDY_get_res)
	begin
	  v__h152 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (m$RDY_get_res) $display("\ntime at which it completed - ", v__h152);
    if (RST_N != `BSV_RESET_VALUE)
      if (m$RDY_get_res)
	$display("Correct value - %0h \nObtained value - %0h",
		 64'h40B32A5B693CAF89,
		 m$get_res);
    if (RST_N != `BSV_RESET_VALUE) if (m$RDY_get_res) $finish(32'd1);
  end
  // synopsys translate_on
endmodule  // mkTestbench

