# Half-Adder-and-Half-Subtractor-in-Verilog-
Verilog Code and Testbench for implementation of Half Adder and Half Subtractor using Gate, Dataflow, Behavioral Level Modelling.
