Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 07:53:11 2021
| Host         : DESKTOP-M9TFH9O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             374 |          110 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------+------------------+------------------+----------------+
|  not_so_slow/slowclk/clk_out | btnL_IBUF                               |                  |                1 |              1 |
|  not_so_slow/slowclk/clk_out | CE0                                     |                  |                1 |              1 |
|  not_so_slow/slowclk/clk_out | Ycount/count2/CE0                       |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | Ycount/count2/CE0_0                     |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | Ycount/count1/CE0_0                     |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | UW4/CE0                                 |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | Xcount/count1/CE0                       |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | Xcount/count2/CE0                       |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | Xcount/count2/CE0_0                     |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | Xcount/count3/CE0                       |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | scor/count1/CE0_1                       |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | scor/count2/CE0_1                       |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | scor/count2/CE0                         |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_38/I_36_31_n_0 |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_40/CEO         |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_45/CEO         |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_39/CEO         |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out |                                         |                  |               27 |             48 |
|  not_so_slow/slowclk/clk_out | count/frame                             |                  |               86 |            312 |
+------------------------------+-----------------------------------------+------------------+------------------+----------------+


