Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.24-s065_1, built Fri Aug 18 2017
Options: -lic_startup Genus_Synthesis -abort_on_error -files ./scripts/genus/simp.g2c -log ./output/genus/genus 
Date:    Tue Feb 25 17:10:02 2020
Host:    nova.cs.northwestern.edu (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz 25600KB) (98949884KB)
OS:      Red Hat Enterprise Linux Server release 6.7 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (12 seconds elapsed).

Sourcing ./scripts/genus/simp.g2c...
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
Hostname : nova.cs.northwestern.edu
  Setting attribute of root '/': 'init_lib_search_path' =  /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM 
  Setting attribute of root '/': 'script_search_path' = . 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../verilog
  Setting attribute of root '/': 'information_level' = 7
            Reading file '/home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_220a/tcbn65lpwc.lib'
    Loading library tcbn65lpwc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_220a/tcbn65lpwc.lib, Line 69)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHD'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_220a/tcbn65lpwc.lib, Line 272428)

  Message Summary for Library tcbn65lpwc.lib:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 989
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *******************************************
 
            Reading file '/home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib'
    Loading library tpdn65lpnv2od3wc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 70)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDDESD' for the cell 'PCLAMP1ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 647)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSSESD' for the cell 'PCLAMP1ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 655)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDDESD' for the cell 'PCLAMP2ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 672)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSSESD' for the cell 'PCLAMP2ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 680)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 733)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 734)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 1217)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 1218)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 1701)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 1702)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 2185)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 2186)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 2669)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 2670)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 3153)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 3154)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 3637)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 3638)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 4121)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 4122)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 4605)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 4606)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVDD' for the cell 'PVDD1ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16190)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDD' for the cell 'PVDD1CDG'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16211)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVDD' for the cell 'PVDD2ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16232)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDDPST' for the cell 'PVDD2CDG'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16253)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDDPST' for the cell 'PVDD2POC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16274)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVSS' for the cell 'PVSS1ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16295)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSS' for the cell 'PVSS1CDG'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16320)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVSS' for the cell 'PVSS2ANA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16339)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSSPST' for the cell 'PVSS2CDG'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSS' for the cell 'PVSS3CDG'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib, Line 16377)

  Message Summary for Library tpdn65lpnv2od3wc.lib:
  *************************************************
  Could not find an attribute in the library. [LBR-436]: 82
  Missing a function attribute in the output pin definition. [LBR-518]: 14
  An unsupported construct was detected in this library. [LBR-40]: 90
  *************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'tcbn65lpwc' and 'tpdn65lpnv2od3wc'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
            Reading file '/home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib'
    Loading library tpan65lpnv2od3wc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 70)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDDESD' for the cell 'PCLAMPA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 503)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSSESD' for the cell 'PCLAMPA'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 511)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VDDESD' for the cell 'PCLAMPAC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 528)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSSESD' for the cell 'PCLAMPAC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 536)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 558)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 559)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AIO' for the cell 'PDB1A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 560)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 585)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 586)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AIO' for the cell 'PDB1AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 587)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 612)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 613)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AIO' for the cell 'PDB2A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 614)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 639)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 640)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AIO' for the cell 'PDB2AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 641)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 666)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 667)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AIO' for the cell 'PDB3A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 668)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 693)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 694)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AIO' for the cell 'PDB3AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 695)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 718)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 719)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVDD' for the cell 'PVDD3A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 720)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'TAVDD' for the cell 'PVDD3A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 727)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 745)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 746)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVDD' for the cell 'PVDD3AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 747)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'TACVDD' for the cell 'PVDD3AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 755)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 774)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 775)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSS' for the cell 'PVSS2A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 776)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'VSS' for the cell 'PVSS2AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 794)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVSS' for the cell 'PVSS3A'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 813)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'AVSS' for the cell 'PVSS3AC'. (File /home/yluo/tsmc/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib, Line 831)

  Message Summary for Library tpan65lpnv2od3wc.lib:
  *************************************************
  Could not find an attribute in the library. [LBR-436]: 18
  Missing a function attribute in the output pin definition. [LBR-518]: 18
  An unsupported construct was detected in this library. [LBR-40]: 26
  *************************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'tcbn65lpwc' and 'tpan65lpnv2od3wc'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'tcbn65lpwc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.000000, 125.000000) in library 'tpdn65lpnv2od3wc.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMP1ANA/VDDESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMP1ANA/VSSESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMP2ANA/VDDESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMP2ANA/VSSESD' has no function.
        Cell 'PRCUT' has no outputs.
        Cell 'PRCUT' has no outputs.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVDD1ANA/AVDD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVDD1CDG/VDD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVDD2ANA/AVDD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVDD2CDG/VDDPST' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVDD2POC/VDDPST' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVSS1ANA/AVSS' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVSS1CDG/VSS' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVSS2ANA/AVSS' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVSS2CDG/VSSPST' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PVSS3CDG/VSS' has no function.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.000000, 125.000000) in library 'tpan65lpnv2od3wc.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMPA/VDDESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMPA/VSSESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMPAC/VDDESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PCLAMPAC/VSSESD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'PDB1A/AIO' has no function.
        Cell 'PRCUTA' has no outputs.
        Cell 'PRCUTA' has no outputs.
  Setting attribute of root '/': 'library' =  tcbn65lp_220a/tcbn65lpwc.lib  tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib  tpan65lpnv2od3_200a/tpan65lpnv2od3wc.lib
            Reading Verilog file 'input/concat_rtl.v'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
  Libraries have 441 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'econV0' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer6_t_result_t_relu_config7' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer6_t_result_t_relu_config7_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid20_width54' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid21_width54' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_1_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 292.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_3_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 294.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_2_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 296.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_relu_layer6_t_result_t_relu_config7' in file 'input/concat_rtl.v' on line 348.
        : The value of the input port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer5_t_layer6_t_config6' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer5_t_layer6_t_config6_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid15_width108' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid16_width54' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid17_width144' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid18_width24' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_14_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 512.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_15_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 516.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_5_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 520.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_16_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 523.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_17_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 527.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_4_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 531.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_7_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 533.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_18_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 536.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_3_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 540.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_13_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 543.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_6_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 546.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_53_36' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 548.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_2_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 550.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_3_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 554.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_15_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 558.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_4_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 561.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_5_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 565.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_14_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 569.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_17_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 571.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_6_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 574.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_13_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 578.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_1_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 581.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_16_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 584.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_17_0' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 586.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_8_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 588.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_9_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 592.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_10_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 596.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_10_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 599.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_11_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 603.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_9_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 607.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_12_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 609.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_12_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 612.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_8_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 616.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_7_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 619.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_11_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 622.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_35_18' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 624.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_dense_large_layer5_t_layer6_t_config6' in file 'input/concat_rtl.v' on line 658.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer4_t_layer5_t_relu_config5' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer4_t_layer5_t_relu_config5_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid13_width108' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid14_width108' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_1_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 768.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_6_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 770.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_2_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 772.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_5_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 774.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_3_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 776.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_4_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 778.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_relu_layer4_t_layer5_t_relu_config5' in file 'input/concat_rtl.v' on line 830.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer3_t_layer4_t_config4' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer3_t_layer4_t_config4_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid8_width432' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid9_width108' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid10_width1152' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid11_width48' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_136_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1433.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_137_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1437.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_29_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1441.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_138_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1444.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_139_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1448.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_28_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1452.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_128_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1455.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_129_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1459.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_33_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1463.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_130_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1466.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_131_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1470.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_32_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1474.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_132_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1477.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_133_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1481.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_31_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1485.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_134_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1488.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_135_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1492.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_30_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1496.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_140_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1499.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_141_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1503.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_27_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1507.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_142_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1510.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_143_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1514.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_26_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1518.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_47_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1522.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_144_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1525.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_25_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1529.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_121_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1532.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_37_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1535.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_122_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1538.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_123_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1542.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_36_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1546.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_43_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1548.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_124_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1551.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_125_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1555.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_35_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1559.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_126_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1562.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_127_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1566.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_34_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1570.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_42_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1572.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_46_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1574.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_107_90' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1576.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_16_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1578.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_17_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1582.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_144_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1586.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_18_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1589.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_19_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1593.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_143_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1597.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_8_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1600.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_9_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1604.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_148_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1608.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_10_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1611.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_11_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1615.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_147_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1619.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_12_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1622.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_13_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1626.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_146_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1630.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_14_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1633.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_15_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1637.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_145_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1641.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_20_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1644.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_21_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1648.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_142_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1652.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_22_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1655.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_23_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1659.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_141_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1663.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_162_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1667.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_24_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1670.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_140_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1674.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_1_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1677.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_152_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1680.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_2_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1683.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_3_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1687.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_151_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1691.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_158_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1693.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_4_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1696.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_5_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1700.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_150_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1704.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_6_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1707.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_7_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1711.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_149_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1715.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_157_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1717.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_161_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1719.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_17_0' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1721.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_112_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1723.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_113_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1727.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_52_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1731.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_114_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1734.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_115_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1738.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_51_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1742.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_104_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1745.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_105_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1749.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_56_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1753.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_106_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1756.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_107_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1760.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_55_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1764.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_108_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1767.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_109_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1771.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_54_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1775.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_110_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1778.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_111_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1782.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_53_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1786.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_116_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1789.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_117_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1793.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_50_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1797.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_118_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1800.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_119_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1804.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_49_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1808.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_70_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1812.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_120_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1815.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_48_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1819.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_97_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1822.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_60_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1825.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_98_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1828.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_99_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1832.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_59_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1836.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_66_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1838.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_100_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1841.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_101_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1845.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_58_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1849.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_102_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1852.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_103_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1856.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_57_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1860.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_65_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1862.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_69_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1864.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_89_72' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1866.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_40_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1868.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_41_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1872.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_121_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1876.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_42_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1879.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_43_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1883.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_120_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1887.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_32_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1890.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_33_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1894.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_125_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1898.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_34_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1901.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_35_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1905.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_124_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1909.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_36_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1912.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_37_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1916.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_123_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1920.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_38_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1923.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_39_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1927.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_122_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1931.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_44_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1934.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_45_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1938.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_119_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1942.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_46_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1945.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_47_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1949.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_118_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1953.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_139_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1957.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_48_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1960.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_117_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1964.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_25_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1967.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_129_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1970.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_26_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1973.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_27_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1977.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_128_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1981.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_135_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1983.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_28_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1986.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_29_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1990.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_127_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1994.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_30_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1997.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_31_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2001.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_126_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2005.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_134_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2007.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_138_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2009.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_35_18' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2011.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_88_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2013.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_89_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2017.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_75_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2021.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_90_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2024.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_91_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2028.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_74_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2032.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_80_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2035.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_81_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2039.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_79_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2043.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_82_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2046.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_83_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2050.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_78_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2054.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_84_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2057.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_85_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2061.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_77_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2065.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_86_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2068.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_87_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2072.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_76_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2076.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_92_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2079.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_93_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2083.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_73_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2087.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_94_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2090.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_95_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2094.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_72_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2098.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_93_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2102.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_96_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2105.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_71_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2109.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_73_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2112.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_83_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2115.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_74_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2118.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_75_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2122.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_82_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2126.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_89_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2128.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_76_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2131.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_77_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2135.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_81_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2139.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_78_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2142.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_79_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2146.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_80_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2150.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_88_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2152.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_92_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2154.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_71_54' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2156.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_64_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2158.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_65_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2162.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_98_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2166.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_66_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2169.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_67_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2173.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_97_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2177.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_56_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2180.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_57_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2184.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_102_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2188.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_58_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2191.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_59_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2195.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_101_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2199.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_60_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2202.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_61_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2206.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_100_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2210.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_62_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2213.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_63_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2217.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_99_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2221.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_68_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2224.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_69_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2228.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_96_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2232.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_70_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2235.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_71_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2239.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_95_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2243.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_116_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2247.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_72_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2250.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_94_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2254.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_49_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2257.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_106_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2260.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_50_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2263.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_51_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2267.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_105_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2271.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_112_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2273.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_52_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2276.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_53_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2280.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_104_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2284.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_54_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2287.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_55_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2291.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_103_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2295.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_111_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2297.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_115_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2299.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_53_36' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2301.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_dense_large_layer3_t_layer4_t_config4' in file 'input/concat_rtl.v' on line 2335.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer2_t_layer3_t_relu_config3' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer2_t_layer3_t_relu_config3_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid6_width432' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid7_width432' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_24_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2559.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_1_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2561.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_23_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2563.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_2_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2565.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_22_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2567.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_3_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2569.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_21_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2571.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_4_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2573.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_20_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2575.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_5_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2577.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_19_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2579.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_6_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2581.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_18_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2583.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_7_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2585.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_17_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2587.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_8_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2589.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_16_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2591.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_9_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2593.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_15_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2595.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_10_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2597.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_14_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2599.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_11_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2601.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_13_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2603.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_12_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2605.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_relu_layer2_t_layer3_t_relu_config3' in file 'input/concat_rtl.v' on line 2657.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_input_t_layer2_t_config2' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_input_t_layer2_t_config2_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid1_width1056' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid2_width432' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid3_width9216' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid4_width192' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1912_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4185.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_431_414' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4308.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1911_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4330.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_17_0' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4453.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1910_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4475.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_413_396' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4598.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1909_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4620.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_35_18' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4743.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1908_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4765.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_395_378' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4888.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1907_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4910.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_53_36' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5033.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1906_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5055.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_377_360' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5178.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1905_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5200.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_71_54' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5323.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1904_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5345.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_359_342' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5468.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1903_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5490.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_89_72' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5613.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1902_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5635.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_341_324' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5758.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1901_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5780.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_107_90' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5903.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1900_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5925.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_323_306' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6048.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1899_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6070.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_125_108' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6193.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1898_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6215.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_305_288' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6338.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1897_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6360.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_143_126' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6483.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1896_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6505.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_287_270' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6628.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1895_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6650.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_161_144' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6773.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1894_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6795.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_269_252' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6918.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1893_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6940.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_179_162' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7063.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1892_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7085.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_251_234' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7208.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1891_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7230.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_197_180' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7353.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1890_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7375.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_233_216' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7498.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1889_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7520.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_215_198' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7643.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_dense_large_input_t_layer2_t_config2' in file 'input/concat_rtl.v' on line 7693.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid22_width1056' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsci_input_48_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsci_input_48_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_out_wait_v1_rscid23_width54' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsci_layer7_out_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsci_layer7_out_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_out_vld_v1_rscid24_width16' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsci_const_size_in_1_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_out_vld_v1_rscid25_width16' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsci_const_size_out_1_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid26_width9216' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsci_w2_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsci_w2_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid27_width192' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsci_b2_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsci_b2_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid28_width1152' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsci_w4_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsci_w4_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid29_width48' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsci_b4_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsci_b4_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid30_width144' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsci_w6_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsci_w6_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid31_width24' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsci_b6_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsci_b6_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_io_sync_v2_valid0' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsc_triosy_obj_input_48_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsc_triosy_obj_layer7_out_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsc_triosy_obj_const_size_in_1_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsc_triosy_obj_const_size_out_1_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsc_triosy_obj_w2_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsc_triosy_obj_b2_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsc_triosy_obj_w4_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsc_triosy_obj_b4_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsc_triosy_obj_w6_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsc_triosy_obj_b6_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_staller' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_core_fsm' from file 'input/concat_rtl.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'econV0'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           137            143                                      elaborate
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:10:09 (Feb25) |  130.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:15) |  00:02:10(00:02:15) | 100.0(100.0) |   17:12:24 (Feb25) |   1.71 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'econV0'

No empty modules in design 'econV0'

  Done Checking the design.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'virtual_io_clk'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
            Reading file '/home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns/scripts/constraint.sdc'
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     40 , failed      0 (runtime  0.00)
 "get_ports"                - successful     40 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful     16 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  1.00)
 "set_output_delay"         - successful     23 , failed      0 (runtime  0.00)
Total runtime 0
The number of exceptions is 2
  Setting attribute of root '/': 'syn_generic_effort' = high
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 12348
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 90 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'econV0_core_inst/econV0_core_b2_rsci_inst/econV0_core_b2_rsci_b2_rsc_wait_dp_inst/mux_b2_rsci_bcwt_8446_10', 
'econV0_core_inst/econV0_core_b2_rsci_inst/econV0_core_b2_rsci_b2_rsc_wait_dp_inst/mux_b2_rsci_idat_bfwt_8446_10', 
'econV0_core_inst/econV0_core_b4_rsci_inst/econV0_core_b4_rsci_b4_rsc_wait_dp_inst/mux_b4_rsci_bcwt_8257_10', 
'econV0_core_inst/econV0_core_b4_rsci_inst/econV0_core_b4_rsci_b4_rsc_wait_dp_inst/mux_b4_rsci_idat_bfwt_8265_10', 
'econV0_core_inst/econV0_core_b6_rsci_inst/econV0_core_b6_rsci_b6_rsc_wait_dp_inst/mux_b6_rsci_bcwt_8069_10', 
'econV0_core_inst/econV0_core_b6_rsci_inst/econV0_core_b6_rsci_b6_rsc_wait_dp_inst/mux_b6_rsci_idat_bfwt_8077_10', 
'econV0_core_inst/econV0_core_core_fsm_inst/mux_state_var_7804_10', 
'econV0_core_inst/econV0_core_input_48_rsci_inst/econV0_core_input_48_rsci_input_48_rsc_wait_dp_inst/mux_input_48_rsci_bcwt_8737_10', 
'econV0_core_inst/econV0_core_input_48_rsci_inst/econV0_core_input_48_rsci_input_48_rsc_wait_dp_inst/mux_input_48_rsci_idat_bfwt_8737_10', 
'econV0_core_inst/econV0_core_layer7_out_rsci_inst/econV0_core_layer7_out_rsci_layer7_out_rsc_wait_dp_inst/mux_layer7_out_rsci_bcwt_8668_10', 
'econV0_core_inst/econV0_core_staller_inst/mux_core_wten_7845_10', 
'econV0_core_inst/econV0_core_w2_rsci_inst/econV0_core_w2_rsci_w2_rsc_wait_dp_inst/mux_w2_rsci_bcwt_8534_10', 
'econV0_core_inst/econV0_core_w2_rsci_inst/econV0_core_w2_rsci_w2_rsc_wait_dp_inst/mux_w2_rsci_idat_bfwt_8534_10', 
'econV0_core_inst/econV0_core_w4_rsci_inst/econV0_core_w4_rsci_w4_rsc_wait_dp_inst/mux_w4_rsci_bcwt_8351_10', 
'econV0_core_inst/econV0_core_w4_rsci_inst/econV0_core_w4_rsci_w4_rsc_wait_dp_inst/mux_w4_rsci_idat_bfwt_8359_10', 
'econV0_core_inst/econV0_core_w6_rsci_inst/econV0_core_w6_rsci_w6_rsc_wait_dp_inst/mux_w6_rsci_bcwt_8163_10', 
'econV0_core_inst/econV0_core_w6_rsci_inst/econV0_core_w6_rsci_w6_rsc_wait_dp_inst/mux_w6_rsci_idat_bfwt_8171_10', 
'econV0_core_inst/mux_layer7_out_rsci_idat_10026_10', 
'econV0_core_inst/mux_nnet_dense_large_layer3_t_layer4_t_config4_b4_sva_10034_10', 
'econV0_core_inst/mux_nnet_dense_large_layer3_t_layer4_t_config4_w4_sva_10034_10', 
'econV0_core_inst/mux_nnet_dense_large_layer5_t_layer6_t_config6_b6_sva_10034_10', 
'econV0_core_inst/mux_nnet_dense_large_layer5_t_layer6_t_config6_w6_sva_10034_10', 
'econV0_core_inst/mux_reg_b6_rsc_triosy_obj_ld_core_psct_cse_10016_10', 
'econV0_core_inst/mux_reg_layer7_out_rsc_triosy_obj_ld_core_psct_cse_10016_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_17_0_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_35_18_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_53_36_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_71_54_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_89_72_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_107_90_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_125_108_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_143_126_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_161_144_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_179_162_4111_10', 
'econV0_core_inst/nnet_dense_large_
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'econV0_core_inst/layer7_out_rsci_idat_reg[17]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'econV0_core_inst/layer7_out_rsci_idat_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'econV0_core_inst/layer7_out_rsci_idat_reg[53]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'econV0_core_inst/layer7_out_rsci_idat_reg[17]', 
'econV0_core_inst/layer7_out_rsci_idat_reg[35]', 
'econV0_core_inst/layer7_out_rsci_idat_reg[53]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 38 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'econV0_core_inst/econV0_core_b2_rsc_triosy_obj_inst/b2_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_b2_rsci_inst/b2_rsci', 
'econV0_core_inst/econV0_core_b4_rsc_triosy_obj_inst/b4_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_b4_rsci_inst/b4_rsci', 
'econV0_core_inst/econV0_core_b6_rsc_triosy_obj_inst/b6_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_b6_rsci_inst/b6_rsci', 
'econV0_core_inst/econV0_core_const_size_in_1_rsc_triosy_obj_inst/const_size_in_1_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_const_size_in_1_rsci_inst/const_size_in_1_rsci', 
'econV0_core_inst/econV0_core_const_size_out_1_rsc_triosy_obj_inst/const_size_out_1_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_const_size_out_1_rsci_inst/const_size_out_1_rsci', 
'econV0_core_inst/econV0_core_input_48_rsc_triosy_obj_inst/input_48_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_input_48_rsci_inst/input_48_rsci', 
'econV0_core_inst/econV0_core_layer7_out_rsc_triosy_obj_inst/layer7_out_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_layer7_out_rsci_inst/layer7_out_rsci', 
'econV0_core_inst/econV0_core_w2_rsc_triosy_obj_inst/w2_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_w2_rsci_inst/w2_rsci', 
'econV0_core_inst/econV0_core_w4_rsc_triosy_obj_inst/w4_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_w4_rsci_inst/w4_rsci', 
'econV0_core_inst/econV0_core_w6_rsc_triosy_obj_inst/w6_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_w6_rsci_inst/w6_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/biases_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/data_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/res_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/weights_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/biases_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/data_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/res_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/weights_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/biases_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/data_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/res_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/weights_rsci', 
'econV0_core_inst/nnet_relu_layer2_t_layer3_t_relu_config3_cmp/nnet_relu_layer2_t_layer3_t_relu_config3_core_inst/data_rsci', 
'econV0_core_inst/nnet_relu_layer2_t_layer3_t_relu_config3_cmp/nnet_relu_layer2_t_layer3_t_relu_config3_core_inst/res_rsci', 
'econV0_core_inst/nnet_relu_layer4_t_layer5_t_relu_config5_cmp/nnet_relu_layer4_t_layer5_t_relu_config5_core_inst/data_rsci', 
'econV0_core_inst/nnet_relu_layer4_t_layer5_t_relu_config5_cmp/nnet_relu_layer4_t_layer5_t_relu_config5_core_inst/res_rsci', 
'econV0_core_inst/nnet_relu_layer6_t_result_t_relu_config7_cmp/nnet_relu_layer6_t_result_t_relu_config7_core_inst/data_rsci', 
'econV0_core_inst/nnet_relu_layer6_t_result_t_relu_config7_cmp/nnet_relu_layer6_t_result_t_relu_config7_core_inst/res_rsci'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'econV0' to generic gates using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : Enabling Partition Based Synthesis. [PBS-1]
        : Starting distributed generic optimization.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '22556' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '22556' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Start partitioning.  Summary: MEM {curr: 2.3G, peak: 2.7G, phys curr: 2.2G, phys peak: 2.4G}
Start partitioning design econV0 for generic optimization.
Total generic instances for partitioning: 1990355
Done partitioning for generic optimization.
Done partitioning.  Summary: RT {elapsed: 18s, ST: 18s}, MEM {curr: 2.3G, peak: 2.7G, phys curr: 2.2G, phys peak: 2.4G}
Start creating partition netlists.  Summary: MEM {curr: 2.3G, peak: 2.7G, phys curr: 2.2G, phys peak: 2.4G}
Done creating partition netlists.  Summary: RT {elapsed: 38s, ST: 38s}, MEM {curr: 3.1G, peak: 3.1G, phys curr: 2.4G, phys peak: 2.4G}
Start budgeting timing for partitions.  Summary: MEM {curr: 3.1G, peak: 3.1G, phys curr: 2.4G, phys peak: 2.4G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 123s, ST: 123s}, MEM {curr: 4.9G, peak: 4.9G, phys curr: 4.9G, phys peak: 4.9G}
Start deriving partition netlists.  Summary: MEM {curr: 4.9G, peak: 4.9G, phys curr: 4.9G, phys peak: 4.9G}
The inst 'pbs_gen_n_0' is selected as pbs candidate. The instance cnt is: '51827'.
The inst 'pbs_gen_n_1' is selected as pbs candidate. The instance cnt is: '432'.
The inst 'pbs_gen_n_2' is selected as pbs candidate. The instance cnt is: '100497'.
The inst 'pbs_gen_n_3' is selected as pbs candidate. The instance cnt is: '107385'.
The inst 'pbs_gen_n_4' is selected as pbs candidate. The instance cnt is: '105777'.
The inst 'pbs_gen_n_5' is selected as pbs candidate. The instance cnt is: '106818'.
The inst 'pbs_gen_n_6' is selected as pbs candidate. The instance cnt is: '107253'.
The inst 'pbs_gen_n_7' is selected as pbs candidate. The instance cnt is: '103998'.
The inst 'pbs_gen_n_8' is selected as pbs candidate. The instance cnt is: '106572'.
The inst 'pbs_gen_n_9' is selected as pbs candidate. The instance cnt is: '102219'.
The inst 'pbs_gen_n_10' is selected as pbs candidate. The instance cnt is: '73641'.
The inst 'pbs_gen_n_11' is selected as pbs candidate. The instance cnt is: '107310'.
The inst 'pbs_gen_n_12' is selected as pbs candidate. The instance cnt is: '107420'.
The inst 'pbs_gen_n_13' is selected as pbs candidate. The instance cnt is: '103506'.
The inst 'pbs_gen_n_14' is selected as pbs candidate. The instance cnt is: '105529'.
The inst 'pbs_gen_n_15' is selected as pbs candidate. The instance cnt is: '100960'.
The inst 'pbs_gen_n_16' is selected as pbs candidate. The instance cnt is: '106849'.
The inst 'pbs_gen_n_17' is selected as pbs candidate. The instance cnt is: '106801'.
The inst 'pbs_gen_n_18' is selected as pbs candidate. The instance cnt is: '106257'.
The inst 'pbs_gen_n_19' is selected as pbs candidate. The instance cnt is: '179304'.
Done deriving partition netlists.  Summary: RT {elapsed: 22s, ST: 22s}, MEM {curr: 4.8G, peak: 5.0G, phys curr: 4.9G, phys peak: 4.9G}
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '23155' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '23157' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '23159' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '23161' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '23163' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '23165' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '23167' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: {pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_19.etf} {pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_12.etf} {pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_3.etf} {pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_11.etf} {pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_6.etf} {pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_16.etf} {pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_5.etf} {pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_17.etf} {pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_8.etf} {pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_18.etf} {pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_4.etf} {pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_14.etf} {pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_7.etf} {pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_13.etf} {pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_9.etf} {pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_15.etf} {pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_2.etf} {pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_10.etf} {pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_0.etf} {pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_1.etf}
          Sending 'pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_19.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_19.etf' to server 'localhost_1_6'.
          Sending 'pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_12.etf' to server 'localhost_1_7'...
            Sent 'pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_12.etf' to server 'localhost_1_7'.
          Sending 'pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_3.etf' to server 'localhost_1_0'...
            Sent 'pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_3.etf' to server 'localhost_1_0'.
          Sending 'pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_11.etf' to server 'localhost_1_2'...
            Sent 'pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_11.etf' to server 'localhost_1_2'.
          Sending 'pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_6.etf' to server 'localhost_1_1'...
            Sent 'pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_6.etf' to server 'localhost_1_1'.
          Sending 'pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_16.etf' to server 'localhost_1_3'...
            Sent 'pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_16.etf' to server 'localhost_1_3'.
          Sending 'pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_5.etf' to server 'localhost_1_4'...
            Sent 'pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_5.etf' to server 'localhost_1_4'.
          Sending 'pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_17.etf' to server 'localhost_1_5'...
            Sent 'pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_17.etf' to server 'localhost_1_5'.
          Received 'pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_19.etf' from server 'localhost_1_6'. (232802 ms elapsed)
          Sending 'pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_8.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_8.etf' to server 'localhost_1_6'.
          Received 'pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_16.etf' from server 'localhost_1_3'. (300287 ms elapsed)
          Sending 'pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_18.etf' to server 'localhost_1_3'...
            Sent 'pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_18.etf' to server 'localhost_1_3'.
          Received 'pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_3.etf' from server 'localhost_1_0'. (324905 ms elapsed)
          Sending 'pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_4.etf' to server 'localhost_1_0'...
            Sent 'pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_4.etf' to server 'localhost_1_0'.
          Received 'pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_5.etf' from server 'localhost_1_4'. (363310 ms elapsed)
          Sending 'pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_14.etf' to server 'localhost_1_4'...
            Sent 'pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_14.etf' to server 'localhost_1_4'.
          Received 'pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_11.etf' from server 'localhost_1_2'. (376053 ms elapsed)
          Sending 'pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_7.etf' to server 'localhost_1_2'...
            Sent 'pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_7.etf' to server 'localhost_1_2'.
          Received 'pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_6.etf' from server 'localhost_1_1'. (432435 ms elapsed)
          Sending 'pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_13.etf' to server 'localhost_1_1'...
            Sent 'pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_13.etf' to server 'localhost_1_1'.
          Received 'pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_12.etf' from server 'localhost_1_7'. (445949 ms elapsed)
          Sending 'pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_9.etf' to server 'localhost_1_7'...
            Sent 'pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_9.etf' to server 'localhost_1_7'.
          Received 'pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_17.etf' from server 'localhost_1_5'. (476032 ms elapsed)
       Start - Partition: pbs_gen_n_17  Slack: 1370.6  TNS: 0.0  Cell-Count: 106801  Cell-Area: 340064  Init-Memory: 769.41
       Done  - Partition: pbs_gen_n_17  Slack: 1604.3  TNS: 0.0  Cell-Count: 57468  Cell-Area: 221919  Peak-Memory: 5088.27  Elapsed: 470
       Start - Partition: pbs_gen_n_5  Slack: 571.1  TNS: 0.0  Cell-Count: 106818  Cell-Area: 339995  Init-Memory: 768.41
       Done  - Partition: pbs_gen_n_5  Slack: 768.7  TNS: 0.0  Cell-Count: 57614  Cell-Area: 222305  Peak-Memory: 1585.65  Elapsed: 358
       Start - Partition: pbs_gen_n_16  Slack: 369.9  TNS: 0.0  Cell-Count: 106849  Cell-Area: 340773  Init-Memory: 768.41
       Done  - Partition: pbs_gen_n_16  Slack: 371.6  TNS: 0.0  Cell-Count: 57855  Cell-Area: 223591  Peak-Memory: 1948.55  Elapsed: 293
       Start - Partition: pbs_gen_n_6  Slack: 1142.3  TNS: 0.0  Cell-Count: 107253  Cell-Area: 340689  Init-Memory: 769.41
       Done  - Partition: pbs_gen_n_6  Slack: 2056.0  TNS: 0.0  Cell-Count: 57140  Cell-Area: 220600  Peak-Memory: 2172.58  Elapsed: 426
       Start - Partition: pbs_gen_n_11  Slack: 367.5  TNS: 0.0  Cell-Count: 107310  Cell-Area: 341388  Init-Memory: 769.41
       Done  - Partition: pbs_gen_n_11  Slack: 369.2  TNS: 0.0  Cell-Count: 57682  Cell-Area: 222556  Peak-Memory: 1790.01  Elapsed: 371
       Start - Partition: pbs_gen_n_3  Slack: 1108.9  TNS: 0.0  Cell-Count: 107385  Cell-Area: 339990  Init-Memory: 770.40
       Done  - Partition: pbs_gen_n_3  Slack: 698.2  TNS: 0.0  Cell-Count: 56291  Cell-Area: 217237  Peak-Memory: 1951.26  Elapsed: 319
       Start - Partition: pbs_gen_n_12  Slack: 404.8  TNS: 0.0  Cell-Count: 107420  Cell-Area: 342343  Init-Memory: 769.41
       Done  - Partition: pbs_gen_n_12  Slack: 595.3  TNS: 0.0  Cell-Count: 58163  Cell-Area: 224668  Peak-Memory: 3624.21  Elapsed: 440
       Start - Partition: pbs_gen_n_19  Slack: 403.6  TNS: 0.0  Cell-Count: 179304  Cell-Area: 572420  Init-Memory: 881.66
       Done  - Partition: pbs_gen_n_19  Slack: 403.6  TNS: 0.0  Cell-Count: 95496  Cell-Area: 363128  Peak-Memory: 963.47  Elapsed: 224
          Sending 'pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_15.etf' to server 'localhost_1_5'...
            Sent 'pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_15.etf' to server 'localhost_1_5'.
          Received 'pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_8.etf' from server 'localhost_1_6'. (382483 ms elapsed)
       Start - Partition: pbs_gen_n_8  Slack: 1142.3  TNS: 0.0  Cell-Count: 106572  Cell-Area: 339298  Init-Memory: 955.12
       Done  - Partition: pbs_gen_n_8  Slack: 1914.6  TNS: 0.0  Cell-Count: 57402  Cell-Area: 221522  Peak-Memory: 2216.19  Elapsed: 376
          Sending 'pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_2.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_2.etf' to server 'localhost_1_6'.
          Received 'pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_18.etf' from server 'localhost_1_3'. (413605 ms elapsed)
       Start - Partition: pbs_gen_n_18  Slack: 512.5  TNS: 0.0  Cell-Count: 106257  Cell-Area: 337884  Init-Memory: 1716.57
       Done  - Partition: pbs_gen_n_18  Slack: 703.0  TNS: 0.0  Cell-Count: 57034  Cell-Area: 220097  Peak-Memory: 2482.19  Elapsed: 407
          Sending 'pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_10.etf' to server 'localhost_1_3'...
            Sent 'pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_10.etf' to server 'localhost_1_3'.
          Received 'pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_4.etf' from server 'localhost_1_0'. (399344 ms elapsed)
       Start - Partition: pbs_gen_n_4  Slack: 1317.9  TNS: 0.0  Cell-Count: 105777  Cell-Area: 336511  Init-Memory: 1696.77
       Done  - Partition: pbs_gen_n_4  Slack: 2539.7  TNS: 0.0  Cell-Count: 56749  Cell-Area: 218907  Peak-Memory: 2110.25  Elapsed: 388
          Sending 'pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_0.etf' to server 'localhost_1_0'...
            Sent 'pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_0.etf' to server 'localhost_1_0'.
          Received 'pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_13.etf' from server 'localhost_1_1'. (325494 ms elapsed)
          Sending 'pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_1.etf' to server 'localhost_1_1'...
            Sent 'pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_1.etf' to server 'localhost_1_1'.
          Received 'pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_1.etf' from server 'localhost_1_1'. (3782 ms elapsed)
          Received 'pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_9.etf' from server 'localhost_1_7'. (345757 ms elapsed)
          Received 'pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_14.etf' from server 'localhost_1_4'. (429507 ms elapsed)
       Start - Partition: pbs_gen_n_14  Slack: 1142.3  TNS: 0.0  Cell-Count: 105529  Cell-Area: 335822  Init-Memory: 1467.78
       Done  - Partition: pbs_gen_n_14  Slack: 1291.0  TNS: 0.0  Cell-Count: 56773  Cell-Area: 219053  Peak-Memory: 2683.87  Elapsed: 425
          Received 'pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_15.etf' from server 'localhost_1_5'. (293807 ms elapsed)
          Received 'pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_2.etf' from server 'localhost_1_6'. (274203 ms elapsed)
          Received 'pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_10.etf' from server 'localhost_1_3'. (203418 ms elapsed)
          Received 'pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_0.etf' from server 'localhost_1_0'. (324843 ms elapsed)
          Received 'pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_gen_n_7.etf' from server 'localhost_1_2'. (728838 ms elapsed)
       Start - Partition: pbs_gen_n_7  Slack: 376.9  TNS: 0.0  Cell-Count: 103998  Cell-Area: 330937  Init-Memory: 1608.40
       Done  - Partition: pbs_gen_n_7  Slack: 499.4  TNS: 0.0  Cell-Count: 55935  Cell-Area: 215884  Peak-Memory: 6018.68  Elapsed: 724
       Start - Partition: pbs_gen_n_13  Slack: 543.3  TNS: 0.0  Cell-Count: 103506  Cell-Area: 329544  Init-Memory: 1676.54
       Done  - Partition: pbs_gen_n_13  Slack: 733.8  TNS: 0.0  Cell-Count: 55888  Cell-Area: 215598  Peak-Memory: 2172.58  Elapsed: 320
       Start - Partition: pbs_gen_n_9  Slack: 1142.3  TNS: 0.0  Cell-Count: 102219  Cell-Area: 325364  Init-Memory: 2385.05
       Done  - Partition: pbs_gen_n_9  Slack: 2164.8  TNS: 0.0  Cell-Count: 55014  Cell-Area: 212288  Peak-Memory: 3624.21  Elapsed: 339
       Start - Partition: pbs_gen_n_15  Slack: 1096.3  TNS: 0.0  Cell-Count: 100960  Cell-Area: 322501  Init-Memory: 2956.71
       Done  - Partition: pbs_gen_n_15  Slack: 608.9  TNS: 0.0  Cell-Count: 55085  Cell-Area: 212767  Peak-Memory: 5088.27  Elapsed: 289
       Start - Partition: pbs_gen_n_2  Slack: 1859.6  TNS: 0.0  Cell-Count: 100497  Cell-Area: 320488  Init-Memory: 1555.21
       Done  - Partition: pbs_gen_n_2  Slack: 3679.6  TNS: 0.0  Cell-Count: 54486  Cell-Area: 210131  Peak-Memory: 2216.19  Elapsed: 262
       Start - Partition: pbs_gen_n_10  Slack: 1671.4  TNS: 0.0  Cell-Count: 73641  Cell-Area: 234792  Init-Memory: 1924.25
       Done  - Partition: pbs_gen_n_10  Slack: 3292.0  TNS: 0.0  Cell-Count: 39877  Cell-Area: 153770  Peak-Memory: 2482.19  Elapsed: 200
       Start - Partition: pbs_gen_n_0  Slack: 392.4  TNS: 0.0  Cell-Count: 51827  Cell-Area: 315843  Init-Memory: 1830.89
       Done  - Partition: pbs_gen_n_0  Slack: 209.9  TNS: 0.0  Cell-Count: 50141  Cell-Area: 300591  Peak-Memory: 2255.71  Elapsed: 316
       Start - Partition: pbs_gen_n_1  Slack: 178.6  TNS: 0.0  Cell-Count: 432  Cell-Area: 4864  Init-Memory: 1635.11
       Done  - Partition: pbs_gen_n_1  Slack: 178.6  TNS: 0.0  Cell-Count: 432  Cell-Area: 4864  Peak-Memory: 2172.58  Elapsed: 3
                            Stats from servers
          servers : localhost_1_4 localhost_1_5 localhost_1_0 localhost_1_1 localhost_1_2 localhost_1_6 localhost_1_3 localhost_1_7
          peak_physical_memory_usage (Mb) : 322.3 364.2 11029.7 211.7 396.7 313.6 271.4 341.0
          physical_memory_usage (Mb) : 322.3 364.2 2714.5 211.7 396.7 313.6 271.4 341.0
          Super-thread total peak physical memory usage (Mb):13154.6
        ------------------------------------------------------------
skipping Clock Gating
        Applying wireload models.
        Computing net loads.
##>===================================== Cadence Confidential (Generic-Logical) =====================================
##>ST Summary (20 partitions in total):
##>------------------------------------------------------------------------------------------------------------------
##>PARTITION              7        17        12         6        14        18         4         8        11         5
##>------------------------------------------------------------------------------------------------------------------
##>PRE_WNS              376      1370       404      1142      1142       512      1317      1142       367       571
##>PRE_TNS                0         0         0         0         0         0         0         0         0         0
##>PRE_CNT           103998    106801    107420    107253    105529    106257    105777    106572    107310    106818
##>PRE_PORT_CNT        1413      1351      1189      1296      1310      1366      1170      1305      1226      1278
##>PRE_AREA          330937    340064    342343    340689    335822    337884    336511    339298    341388    339995
##>------------------------------------------------------------------------------------------------------------------
##>POST_WNS             499      1604       595      2056      1291       703      2539      1914       369       768
##>POST_TNS               0         0         0         0         0         0         0         0         0         0
##>POST_CNT           55935     57468     58163     57140     56773     57034     56749     57402     57682     57614
##>POST_PORT_CNT       1413      1351      1189      1296      1310      1366      1170      1305      1226      1278
##>POST_AREA         215884    221919    224668    220600    219053    220097    218907    221522    222556    222305
##>------------------------------------------------------------------------------------------------------------------
##>G:Generic            611       300       232       205       223       211       211       173       179       139
##>G:Retime               0         0         0         0         0         0         0         0         0         0
##>G:Clk Gate             0         0         0         0         0         0         0         0         0         0
##>G:Set Targets         88       140       169       184       162       159       149       163       160       181
##>G:Misc                29        35        44        42        44        42        33        45        36        42
##>Total Elapsed        728       475       445       431       429       412       393       381       375       362
##>==================================================================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>G:Initial               13   1990355   6491518      1669
##>G:Launch ST            179         -         -      2760
##>G:Distributed         1218         -         -      5125
##>G:Cleanup               19   1087406   4301679      4229
##>G:Misc                   0
##>--------------------------------------------------------
##>Total Elapsed         1416
##>========================================================
##PBS-Generic-Logical  Partitions:20  Stage Total:1416   Longest:728    Average:443    PBS Index:0.61
##>============================================================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 1606
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 1688
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'econV0' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          7798           1492                                      syn_generic
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:10:09 (Feb25) |  130.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:15) |  00:02:10(00:02:15) |   7.6(  8.3) |   17:12:24 (Feb25) |   1.71 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:28:37(00:27:07) |  00:26:20(00:24:52) |  92.4( 91.7) |   17:37:16 (Feb25) |   4.07 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:econV0 has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/generic_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:47, real = 00:48).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 02:13).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic        
========================================================================================
Slack (ps):                    19,013
  R2R (ps):                    19,013
  I2R (ps):                    19,395
  R2O (ps):                    24,463
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                  4,301,679
Total Cell Area:            4,301,679
Leaf Instances:             1,087,406
Total Instances:            1,087,406
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
========================================================================================
CPU  Runtime (h:m:s):        00:14:01
Real Runtime (h:m:s):        00:27:31
CPU  Elapsed (h:m:s):        00:14:08
Real Elapsed (h:m:s):        00:27:33
Memory (MB):                  4005.42
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:29:44
Total Memory (MB):     4009.42
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




  Setting attribute of root '/': 'syn_map_effort' = high
Info    : Mapping. [SYNTH-4]
        : Mapping 'econV0' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Enabling Partition Based Synthesis. [PBS-1]
        : Starting distributed mapping.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_6' was forked process '23165' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_7' was forked process '23167' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '23157' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '23155' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '23159' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '23161' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '23163' on this host.
Start partitioning.  Summary: MEM {curr: 3.9G, peak: 5.0G, phys curr: 4.2G, phys peak: 12.8G}
Start timing analysis.  Summary: MEM {curr: 3.9G, peak: 5.0G, phys curr: 4.2G, phys peak: 12.8G}
Done timing analysis.  Summary: RT {elapsed: 22s, ST: 23s}, MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.7G, phys peak: 12.8G}
Start partitioning design econV0
Gathering design stats...
design has 1134723 leaf instances and 1674 data path operators
Partition size: 100000 and number of partitions 12
End partitioning design econV0
Done partitioning.  Summary: RT {elapsed: 25s, ST: 25s}, MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.7G, phys peak: 12.8G}
Start creating partition netlists.  Summary: MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.7G, phys peak: 12.8G}
Done creating partition netlists.  Summary: RT {elapsed: 23s, ST: 23s}, MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.7G, phys peak: 12.8G}
Start budgeting timing for partitions.  Summary: MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.7G, phys peak: 12.8G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 79s, ST: 79s}, MEM {curr: 3.9G, peak: 5.0G, phys curr: 4.1G, phys peak: 12.8G}
Start deriving partition netlists.  Summary: MEM {curr: 3.9G, peak: 5.0G, phys curr: 4.1G, phys peak: 12.8G}
The inst 'pbs_map_n_5' is selected as pbs candidate. The instance cnt is: '77841'.
The inst 'pbs_map_n_2' is selected as pbs candidate. The instance cnt is: '116317'.
The inst 'pbs_map_n_0' is selected as pbs candidate. The instance cnt is: '74854'.
The inst 'pbs_map_n_3' is selected as pbs candidate. The instance cnt is: '101723'.
The inst 'pbs_map_n_8' is selected as pbs candidate. The instance cnt is: '123719'.
The inst 'pbs_map_n_9' is selected as pbs candidate. The instance cnt is: '124139'.
The inst 'pbs_map_n_1' is selected as pbs candidate. The instance cnt is: '88479'.
The inst 'pbs_map_n_10' is selected as pbs candidate. The instance cnt is: '82537'.
The inst 'pbs_map_n_6' is selected as pbs candidate. The instance cnt is: '83175'.
The inst 'pbs_map_n_11' is selected as pbs candidate. The instance cnt is: '95623'.
The inst 'pbs_map_n_7' is selected as pbs candidate. The instance cnt is: '83551'.
The inst 'pbs_map_n_4' is selected as pbs candidate. The instance cnt is: '82765'.
Done deriving partition netlists.  Summary: RT {elapsed: 14s, ST: 14s}, MEM {curr: 3.9G, peak: 5.0G, phys curr: 4.2G, phys peak: 12.8G}
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '31085' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '31087' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '31089' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '31091' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '31093' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '31096' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '31098' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: {pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_9.etf} {pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_8.etf} {pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_2.etf} {pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_3.etf} {pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_11.etf} {pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_1.etf} {pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_7.etf} {pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_6.etf} {pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_4.etf} {pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_10.etf} {pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_5.etf} {pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_0.etf}
          Sending 'pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_9.etf' to server 'localhost_1_13'...
            Sent 'pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_9.etf' to server 'localhost_1_13'.
          Sending 'pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_8.etf' to server 'localhost_1_14'...
            Sent 'pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_8.etf' to server 'localhost_1_14'.
          Sending 'pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_2.etf' to server 'localhost_1_0'...
            Sent 'pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_2.etf' to server 'localhost_1_0'.
          Sending 'pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_3.etf' to server 'localhost_1_9'...
            Sent 'pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_3.etf' to server 'localhost_1_9'.
          Sending 'pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_11.etf' to server 'localhost_1_8'...
            Sent 'pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_11.etf' to server 'localhost_1_8'.
          Sending 'pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_1.etf' to server 'localhost_1_10'...
            Sent 'pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_1.etf' to server 'localhost_1_10'.
          Sending 'pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_7.etf' to server 'localhost_1_11'...
            Sent 'pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_7.etf' to server 'localhost_1_11'.
          Sending 'pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_6.etf' to server 'localhost_1_12'...
            Sent 'pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_6.etf' to server 'localhost_1_12'.
          Received 'pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_7.etf' from server 'localhost_1_11'. (1135272 ms elapsed)
          Sending 'pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_4.etf' to server 'localhost_1_11'...
            Sent 'pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_4.etf' to server 'localhost_1_11'.
          Received 'pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_6.etf' from server 'localhost_1_12'. (1150713 ms elapsed)
       Start - Partition: pbs_map_n_6  Slack: 392.4  TNS: 0.0  Cell-Count: 83175  Cell-Area: 316694  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_6  Slack: 424.4  TNS: 0.0  Cell-Count: 36300  Cell-Area: 131216  Peak-Memory: 1690.96  Elapsed: 1144
       Start - Partition: pbs_map_n_7  Slack: 392.4  TNS: 0.0  Cell-Count: 83551  Cell-Area: 318515  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_7  Slack: 317.7  TNS: 0.0  Cell-Count: 36960  Cell-Area: 132738  Peak-Memory: 1690.96  Elapsed: 1129
          Sending 'pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_10.etf' to server 'localhost_1_12'...
            Sent 'pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_10.etf' to server 'localhost_1_12'.
          Received 'pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_1.etf' from server 'localhost_1_10'. (1304587 ms elapsed)
       Start - Partition: pbs_map_n_1  Slack: 392.4  TNS: 0.0  Cell-Count: 88479  Cell-Area: 359039  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_1  Slack: -8709.9  TNS: 13830.7  Cell-Count: 43494  Cell-Area: 161467  Peak-Memory: 1690.96  Elapsed: 1296
          Sending 'pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_5.etf' to server 'localhost_1_10'...
            Sent 'pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_5.etf' to server 'localhost_1_10'.
          Received 'pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_11.etf' from server 'localhost_1_8'. (1346947 ms elapsed)
       Start - Partition: pbs_map_n_11  Slack: 392.4  TNS: 0.0  Cell-Count: 95623  Cell-Area: 364619  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_11  Slack: 424.4  TNS: 0.0  Cell-Count: 41427  Cell-Area: 156322  Peak-Memory: 1690.96  Elapsed: 1341
          Sending 'pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_0.etf' to server 'localhost_1_8'...
            Sent 'pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_0.etf' to server 'localhost_1_8'.
          Received 'pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_3.etf' from server 'localhost_1_9'. (1373250 ms elapsed)
       Start - Partition: pbs_map_n_3  Slack: 342.4  TNS: 0.0  Cell-Count: 101723  Cell-Area: 452223  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_3  Slack: -505.8  TNS: 4217544.0  Cell-Count: 55170  Cell-Area: 215831  Peak-Memory: 1724.33  Elapsed: 1359
          Received 'pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_2.etf' from server 'localhost_1_0'. (1583788 ms elapsed)
       Start - Partition: pbs_map_n_2  Slack: 392.4  TNS: 0.0  Cell-Count: 116317  Cell-Area: 440833  Init-Memory: 1640.93
       Done  - Partition: pbs_map_n_2  Slack: 411.4  TNS: 0.0  Cell-Count: 49364  Cell-Area: 195459  Peak-Memory: 2255.71  Elapsed: 1575
          Received 'pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_8.etf' from server 'localhost_1_14'. (1765282 ms elapsed)
       Start - Partition: pbs_map_n_8  Slack: 392.4  TNS: 0.0  Cell-Count: 123719  Cell-Area: 472043  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_8  Slack: 418.8  TNS: 0.0  Cell-Count: 54598  Cell-Area: 196040  Peak-Memory: 1690.96  Elapsed: 1755
          Received 'pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_9.etf' from server 'localhost_1_13'. (1812217 ms elapsed)
       Start - Partition: pbs_map_n_9  Slack: 392.4  TNS: 0.0  Cell-Count: 124139  Cell-Area: 473124  Init-Memory: 1640.94
       Done  - Partition: pbs_map_n_9  Slack: 418.8  TNS: 0.0  Cell-Count: 54485  Cell-Area: 196175  Peak-Memory: 1688.96  Elapsed: 1801
          Received 'pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_0.etf' from server 'localhost_1_8'. (826844 ms elapsed)
          Received 'pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_5.etf' from server 'localhost_1_10'. (867538 ms elapsed)
          Received 'pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_10.etf' from server 'localhost_1_12'. (1122350 ms elapsed)
          Received 'pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_map_n_4.etf' from server 'localhost_1_11'. (1164340 ms elapsed)
       Start - Partition: pbs_map_n_4  Slack: 392.4  TNS: 0.0  Cell-Count: 82765  Cell-Area: 315605  Init-Memory: 1690.96
       Done  - Partition: pbs_map_n_4  Slack: 424.4  TNS: 0.0  Cell-Count: 36109  Cell-Area: 131055  Peak-Memory: 1690.97  Elapsed: 1159
       Start - Partition: pbs_map_n_10  Slack: 392.4  TNS: 0.0  Cell-Count: 82537  Cell-Area: 314768  Init-Memory: 1690.96
       Done  - Partition: pbs_map_n_10  Slack: 424.4  TNS: 0.0  Cell-Count: 35957  Cell-Area: 130643  Peak-Memory: 1698.97  Elapsed: 1114
       Start - Partition: pbs_map_n_5  Slack: 392.4  TNS: 0.0  Cell-Count: 77841  Cell-Area: 305446  Init-Memory: 1682.41
       Done  - Partition: pbs_map_n_5  Slack: 424.0  TNS: 0.0  Cell-Count: 33350  Cell-Area: 141368  Peak-Memory: 1690.96  Elapsed: 858
       Start - Partition: pbs_map_n_0  Slack: 261.4  TNS: 0.0  Cell-Count: 74854  Cell-Area: 282709  Init-Memory: 1690.96
       Done  - Partition: pbs_map_n_0  Slack: -335.7  TNS: 1833.0  Cell-Count: 31116  Cell-Area: 129437  Peak-Memory: 1698.97  Elapsed: 820
                            Stats from servers
          servers : localhost_1_11 localhost_1_12 localhost_1_0 localhost_1_8 localhost_1_9 localhost_1_13 localhost_1_10 localhost_1_14
          peak_physical_memory_usage (Mb) : 281.2 277.6 11029.7 264.8 381.5 327.3 296.8 326.3
          physical_memory_usage (Mb) : 281.2 277.6 2471.5 264.8 381.5 327.3 296.8 326.3
          Super-thread total peak physical memory usage (Mb):13154.6
        ------------------------------------------------------------
        Applying wireload models.
        Computing net loads.
 Doing ConstProp on design:econV0 ... 

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1917757        0         0  509537666   227270        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                1917757        0         0  509537666   227270        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>===================================== Cadence Confidential (Mapping-Logical) =====================================
##>ST Summary (12 partitions in total):
##>------------------------------------------------------------------------------------------------------------------
##>PARTITION              9         8         2         3        11         1         4         6         7        10
##>------------------------------------------------------------------------------------------------------------------
##>PRE_WNS              392       392       392       342       392       392       392       392       392       392
##>PRE_TNS                0         0         0         0         0         0         0         0         0         0
##>PRE_CNT           124139    123719    116317    101723     95623     88479     82765     83175     83551     82537
##>PRE_PORT_CNT        4728      4728      4759     19546      3861      6346      3726      3816      4932      3461
##>PRE_AREA          473124    472043    440833    452223    364619    359039    315605    316694    318515    314768
##>------------------------------------------------------------------------------------------------------------------
##>POST_WNS             418       418       411      -505       424     -8709       424       424       317       424
##>POST_TNS               0         0         0   4217544         0     13830         0         0         0         0
##>POST_CNT           54485     54598     49364     55170     41427     43494     36109     36300     36960     35957
##>POST_PORT_CNT       4728      4728      4759     19546      3861      6346      3726      3816      4932      3461
##>POST_AREA         196175    196040    195459    215831    156322    161467    131055    131216    132738    130643
##>------------------------------------------------------------------------------------------------------------------
##>M:Structuring        566       547       482       376       411       385       405       351       346       398
##>M:Mapping            989       973       890       726       749       720       583       637       620       556
##>M:Global Incr         70        58        57        76        52        55        40        46        43        38
##>M:Misc               186       186       154       193       134       143       136       116       125       126
##>Total Elapsed       1811      1764      1583      1371      1346      1303      1164      1150      1134      1118
##>==================================================================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial               32   1165258   4516153      4102
##>M:Launch ST            111         -         -      5125
##>M:Distributed         2375         -         -      5125
##>M:Cleanup               26    508330   1917756      4273
##>M:MBCI                   0    508330   1917756      4273
##>M:Misc                  83
##>--------------------------------------------------------
##>Total Elapsed         2627
##>========================================================
##PBS-Mapping-Logical  Partitions:12  Stage Total:2627   Longest:1811   Average:1374   PBS Index:0.76
##>============================================================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 4419
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 4465
                            Stats from servers
          servers : localhost_1_11 localhost_1_12 localhost_1_0 localhost_1_8 localhost_1_9 localhost_1_13 localhost_1_10 localhost_1_14
          peak_physical_memory_usage (Mb) : 281.2 277.6 11029.7 264.8 381.5 327.3 296.8 326.3
          physical_memory_usage (Mb) : 281.2 277.6 2471.5 264.8 381.4 327.3 296.8 326.3
          Super-thread total peak physical memory usage (Mb):13154.6
        ------------------------------------------------------------
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'econV0'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         16883           2902           -0.0 ps         4073.9 ps  syn_map
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:10:09 (Feb25) |  130.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:15) |  00:02:10(00:02:15) |   2.8(  3.0) |   17:12:24 (Feb25) |   1.71 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:28:37(00:27:07) |  00:26:20(00:24:52) |  34.5( 32.9) |   17:37:16 (Feb25) |   4.07 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:16:28(01:15:29) |  00:47:51(00:48:22) |  62.7( 64.1) |   18:25:38 (Feb25) |   4.09 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/map_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:29, real = 00:31).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 01:26).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic         map            
========================================================================================
Slack (ps):                    19,013           4,074
  R2R (ps):                    19,013           4,074
  I2R (ps):                    19,395           6,390
  R2O (ps):                    24,463          15,244
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                  4,301,679       1,917,757
Total Cell Area:            4,301,679       1,917,757
Leaf Instances:             1,087,406         508,330
Total Instances:            1,087,406         508,330
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
========================================================================================
CPU  Runtime (h:m:s):        00:14:01        00:11:35
Real Runtime (h:m:s):        00:27:31        00:47:58
CPU  Elapsed (h:m:s):        00:14:08        00:25:43
Real Elapsed (h:m:s):        00:27:33        01:15:31
Memory (MB):                  4005.42         3958.16
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 01:16:55
Total Memory (MB):     3958.16
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
Info    : Wrote formal verification information fv/econV0/outputgenuseconV0_intermediatev.fv.json for output/genus//econV0_intermediate.v.
Info    : Wrote dofile output/genus//rtl2intermediate.lec.do.
  Setting attribute of root '/': 'syn_opt_effort' = high
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'econV0' using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:econV0.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
        Applying wireload models.
        Computing net loads.
 Uniquify netlist ...
 Done
 Swap or remap avoided cells ...
 Done
 hi_fo_buf               2096087        0         0     63675    84849        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf      1138  (     1138 /     1138 )  128.08

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              2096087        0         0     63675    84849        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_tns                2096087        0         0     63675    84849        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_13' was forked process '31096' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_14' was forked process '31098' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_9' was forked process '31087' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_8' was forked process '31085' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_10' was forked process '31089' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_11' was forked process '31091' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_12' was forked process '31093' on this host.
Start partitioning.  Summary: MEM {curr: 3.8G, peak: 5.0G, phys curr: 4.2G, phys peak: 12.8G}
Start timing analysis.  Summary: MEM {curr: 3.8G, peak: 5.0G, phys curr: 4.2G, phys peak: 12.8G}
Done timing analysis.  Summary: RT {elapsed: 27s, ST: 27s}, MEM {curr: 3.8G, peak: 5.0G, phys curr: 1.9G, phys peak: 12.8G}
Done partitioning.  Summary: RT {elapsed: 32s, ST: 32s}, MEM {curr: 3.8G, peak: 5.0G, phys curr: 1.9G, phys peak: 12.8G}
Start budgeting timing for partitions.  Summary: MEM {curr: 3.8G, peak: 5.0G, phys curr: 1.9G, phys peak: 12.8G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 63s, ST: 62s}, MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.6G, phys peak: 12.8G}
Start deriving partition netlists.  Summary: MEM {curr: 3.9G, peak: 5.0G, phys curr: 2.6G, phys peak: 12.8G}
The inst 'pbs_iopt_n_1' is selected as pbs candidate. The instance cnt is: '39769'.
The inst 'pbs_iopt_n_0' is selected as pbs candidate. The instance cnt is: '48597'.
The inst 'pbs_iopt_n_6' is selected as pbs candidate. The instance cnt is: '81087'.
The inst 'pbs_iopt_n_5' is selected as pbs candidate. The instance cnt is: '79914'.
The inst 'pbs_iopt_n_8' is selected as pbs candidate. The instance cnt is: '81382'.
The inst 'pbs_iopt_n_4' is selected as pbs candidate. The instance cnt is: '72038'.
The inst 'pbs_iopt_n_7' is selected as pbs candidate. The instance cnt is: '69983'.
The inst 'pbs_iopt_n_3' is selected as pbs candidate. The instance cnt is: '64346'.
The inst 'pbs_iopt_n_2' is selected as pbs candidate. The instance cnt is: '69246'.
Done deriving partition netlists.  Summary: RT {elapsed: 24s, ST: 24s}, MEM {curr: 3.8G, peak: 5.0G, phys curr: 2.6G, phys peak: 12.8G}
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_15' is forked process '45718' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_16' is forked process '45720' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_17' is forked process '45723' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_18' is forked process '45726' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_19' is forked process '45728' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_20' is forked process '45730' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_21' is forked process '45732' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: {pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_8.etf} {pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_6.etf} {pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_5.etf} {pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_4.etf} {pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_7.etf} {pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_2.etf} {pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_3.etf} {pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_0.etf} {pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_1.etf}
          Sending 'pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_8.etf' to server 'localhost_1_20'...
            Sent 'pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_8.etf' to server 'localhost_1_20'.
          Sending 'pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_6.etf' to server 'localhost_1_21'...
            Sent 'pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_6.etf' to server 'localhost_1_21'.
          Sending 'pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_5.etf' to server 'localhost_1_0'...
            Sent 'pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_5.etf' to server 'localhost_1_0'.
          Sending 'pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_4.etf' to server 'localhost_1_16'...
            Sent 'pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_4.etf' to server 'localhost_1_16'.
          Sending 'pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_7.etf' to server 'localhost_1_15'...
            Sent 'pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_7.etf' to server 'localhost_1_15'.
          Sending 'pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_2.etf' to server 'localhost_1_17'...
            Sent 'pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_2.etf' to server 'localhost_1_17'.
          Sending 'pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_3.etf' to server 'localhost_1_18'...
            Sent 'pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_3.etf' to server 'localhost_1_18'.
          Sending 'pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_0.etf' to server 'localhost_1_19'...
            Sent 'pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_0.etf' to server 'localhost_1_19'.
          Received 'pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_7.etf' from server 'localhost_1_15'. (68074 ms elapsed)
          Sending 'pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_1.etf' to server 'localhost_1_15'...
            Sent 'pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_1.etf' to server 'localhost_1_15'.
          Received 'pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_3.etf' from server 'localhost_1_18'. (70315 ms elapsed)
          Received 'pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_2.etf' from server 'localhost_1_17'. (71551 ms elapsed)
          Received 'pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_4.etf' from server 'localhost_1_16'. (71553 ms elapsed)
          Received 'pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_8.etf' from server 'localhost_1_20'. (82069 ms elapsed)
          Received 'pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_6.etf' from server 'localhost_1_21'. (85301 ms elapsed)
          Received 'pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_5.etf' from server 'localhost_1_0'. (95384 ms elapsed)
          Received 'pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_0.etf' from server 'localhost_1_19'. (95382 ms elapsed)
       Start - Partition: pbs_iopt_n_0  Slack: 109.0  TNS: 0.0  Cell-Count: 48597  Cell-Area: 236753  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_0  Slack: 47.1  TNS: 0.0  Cell-Count: 46992  Cell-Area: 233804  Peak-Memory: 1640.94  Elapsed: 89
       Start - Partition: pbs_iopt_n_3  Slack: 51.4  TNS: 0.0  Cell-Count: 64346  Cell-Area: 209210  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_3  Slack: 0.0  TNS: 0.0  Cell-Count: 52566  Cell-Area: 187982  Peak-Memory: 1640.94  Elapsed: 65
       Start - Partition: pbs_iopt_n_2  Slack: 50.4  TNS: 0.0  Cell-Count: 69246  Cell-Area: 225276  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_2  Slack: 1.5  TNS: 0.0  Cell-Count: 56220  Cell-Area: 201899  Peak-Memory: 1640.94  Elapsed: 66
       Start - Partition: pbs_iopt_n_7  Slack: 40.1  TNS: 0.0  Cell-Count: 69983  Cell-Area: 229230  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_7  Slack: 0.2  TNS: 0.0  Cell-Count: 57439  Cell-Area: 206405  Peak-Memory: 1640.94  Elapsed: 62
       Start - Partition: pbs_iopt_n_4  Slack: 42.5  TNS: 0.0  Cell-Count: 72038  Cell-Area: 234160  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_4  Slack: 0.0  TNS: 0.0  Cell-Count: 59126  Cell-Area: 211052  Peak-Memory: 1640.94  Elapsed: 65
       Start - Partition: pbs_iopt_n_5  Slack: 44.5  TNS: 0.0  Cell-Count: 79914  Cell-Area: 270407  Init-Memory: 1640.93
       Done  - Partition: pbs_iopt_n_5  Slack: 0.8  TNS: 0.0  Cell-Count: 65344  Cell-Area: 243576  Peak-Memory: 2255.71  Elapsed: 87
       Start - Partition: pbs_iopt_n_6  Slack: 49.1  TNS: 0.0  Cell-Count: 81087  Cell-Area: 273369  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_6  Slack: 0.0  TNS: 0.0  Cell-Count: 65410  Cell-Area: 245202  Peak-Memory: 1640.94  Elapsed: 79
       Start - Partition: pbs_iopt_n_8  Slack: 50.2  TNS: 0.0  Cell-Count: 81382  Cell-Area: 267198  Init-Memory: 1640.94
       Done  - Partition: pbs_iopt_n_8  Slack: 0.3  TNS: 0.0  Cell-Count: 65626  Cell-Area: 239028  Peak-Memory: 1640.94  Elapsed: 76
          Received 'pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_22087/pbs_iopt_n_1.etf' from server 'localhost_1_15'. (155272 ms elapsed)
       Start - Partition: pbs_iopt_n_1  Slack: 51.9  TNS: 0.0  Cell-Count: 39769  Cell-Area: 150479  Init-Memory: 1642.94
       Done  - Partition: pbs_iopt_n_1  Slack: 1.4  TNS: 0.0  Cell-Count: 34385  Cell-Area: 140602  Peak-Memory: 1650.95  Elapsed: 124
                            Stats from servers
          servers : localhost_1_18 localhost_1_19 localhost_1_0 localhost_1_15 localhost_1_16 localhost_1_20 localhost_1_17 localhost_1_21
          peak_physical_memory_usage (Mb) : 299.4 284.4 11029.7 200.8 200.6 335.8 308.5 334.5
          physical_memory_usage (Mb) : 299.4 284.4 2303.3 200.8 200.6 335.8 308.5 334.5
          Super-thread total peak physical memory usage (Mb):13154.6
        ------------------------------------------------------------
 hi_fo_buf               1996381        0         0  14016619    96113        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf       685  (      685 /      685 )  92.20

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1996381        0         0  14016619    96113        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_tns                1996381        0         0  14016619    96113        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1996381        0         0  14016619    96113        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_tns                1996381        0         0  14016619    96113        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_delay              1996381        0         0  14016619    96113        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
 init_drc                1996381        0         0  14016619    96113        0
 incr_max_trans          1998320        0         0     62901    84139        0
 incr_max_trans          1998372        0         0     61390    82248        0
 incr_max_trans          1998466        0         0     58387    78466        0
 incr_max_trans          1998592        0         0     56130    75629        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        drc_bufs       929  (      374 /      495 )  17.93
        drc_fopt        60  (        0 /       60 )  0.04
      simple_buf        60  (        1 /        1 )  0.28

 incr_max_cap            1999611        0         0     55806    82381        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
      drc_buf_sp      1098  (       70 /      923 )  0.64
        drc_bufs       211  (      104 /      106 )  2.83
        drc_fopt         1  (        0 /        1 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------


# Incremental Optimization Runtime Summary: 
                     Step   Elapsed Time(s)   Runtime(s)        WNS(ps)           TNS(ps)           CELL AREA                           Leakage Power  
*****************************************************************************************************************************************************
                     INIT         0 (0.0 %)         0 (0.0 %)   NOT_TIMED         NOT_TIMED         1917756           NA             
         HIGH_FANOUT_OPTO       152 (22.0%)       150 (22.4%)   0.0               0                 2096086           NA             
               SCORE_INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 2096086           NA             
                 WNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 2096086           NA             
                 TNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 2096086           NA             
                 FIRST_ST       378 (54.6%)       356 (53.2%)   NOT_TIMED         NOT_TIMED         1909553           NA             
                     INIT        22 (3.2 %)        21 (3.1 %)   0.0               0                 1909553           NA             
         HIGH_FANOUT_OPTO        97 (14.0%)        96 (14.3%)   0.0               0                 1996381           NA             
            MULTIBIT_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
               SCORE_INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
                 WNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
                 TNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
                     INIT         1 (0.1 %)         0 (0.0 %)   0.0               0                 1996381           NA             
               LATCH_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
               SCORE_INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
                 WNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
                 TNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
             WNS_CRR_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1996381           NA             
                 DRC_OPTO        29 (4.2 %)        29 (4.3 %)   0.0               0                 1999611           NA             
*****************************************************************************************************************************************************
                               692               669 

Done incrementally optimizing.
        Applying wireload models.
        Computing net loads.
##>================================= Cadence Confidential (Iopt-Logical) ==================================
##>ST Summary (9 partitions in total):
##>--------------------------------------------------------------------------------------------------------
##>PARTITION              1         5         0         6         8         2         3         4         7
##>--------------------------------------------------------------------------------------------------------
##>PRE_WNS               51        44       109        49        50        50        51        42        40
##>PRE_TNS                0         0         0         0         0         0         0         0         0
##>PRE_CNT            39769     79914     48597     81087     81382     69246     64346     72038     69983
##>PRE_PORT_CNT       21524      4831      2252      3582      3972      2535      2725      3094      3180
##>PRE_AREA          150479    270407    236753    273369    267198    225276    209210    234160    229230
##>--------------------------------------------------------------------------------------------------------
##>POST_WNS               1         0        47         0         0         1         0         0         0
##>POST_TNS               0         0         0         0         0         0         0         0         0
##>POST_CNT           34385     65344     46992     65410     65626     56220     52566     59126     57439
##>POST_PORT_CNT      21524      4831      2252      3582      3972      2535      2725      3094      3180
##>POST_AREA         140602    243576    233804    245202    239028    201899    187982    211052    206405
##>--------------------------------------------------------------------------------------------------------
##>I:Misc               129        94        92        84        81        70        69        69        67
##>Total Elapsed        129        94        92        84        81        70        69        69        67
##>========================================================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>I:Initial               37    508330   1917756      4084
##>I:Launch ST             78         -         -      5125
##>I:Distributed          254         -         -      5125
##>I:Cleanup              697    551633   1999611      3586
##>I:Misc                   0
##>--------------------------------------------------------
##>Total Elapsed          732
##>========================================================
##PBS-Iopt-Logical     Partitions:9   Stage Total:732    Longest:129    Average:83     PBS Index:0.64
##>============================================================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 5434
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 5489
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'econV0'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          1597            948           -0.0 ps         7605.8 ps  syn_opt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/syn_opt_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:35, real = 00:36).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:01, real = 01:50).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic         map             syn_opt        
========================================================================================
Slack (ps):                    19,013           4,074           7,606
  R2R (ps):                    19,013           4,074           7,606
  I2R (ps):                    19,395           6,390           9,208
  R2O (ps):                    24,463          15,244          18,374
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                  4,301,679       1,917,757       1,999,611
Total Cell Area:            4,301,679       1,917,757       1,999,611
Leaf Instances:             1,087,406         508,330         551,633
Total Instances:            1,087,406         508,330         551,633
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
========================================================================================
CPU  Runtime (h:m:s):        00:14:01        00:11:35        00:13:58
Real Runtime (h:m:s):        00:27:31        00:47:58        00:15:48
CPU  Elapsed (h:m:s):        00:14:08        00:25:43        00:39:41
Real Elapsed (h:m:s):        00:27:33        01:15:31        01:31:19
Memory (MB):                  4005.42         3958.16         3887.78
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 01:33:07
Total Memory (MB):     3893.18
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Runtime & Memory after incremental synthesis
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:10:09 (Feb25) |  130.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:15) |  00:02:10(00:02:15) |   2.3(  2.4) |   17:12:24 (Feb25) |   1.71 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:28:37(00:27:07) |  00:26:20(00:24:52) |  28.6( 26.7) |   17:37:16 (Feb25) |   4.07 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:16:28(01:15:29) |  00:47:51(00:48:22) |  51.9( 51.9) |   18:25:38 (Feb25) |   4.09 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:32:21(01:33:07) |  00:15:52(00:17:38) |  17.2( 18.9) |   18:43:17 (Feb25) |   3.97 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/final_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:34, real = 00:34).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 01:47).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic         map             syn_opt         final          
========================================================================================
Slack (ps):                    19,013           4,074           7,606           7,606
  R2R (ps):                    19,013           4,074           7,606           7,606
  I2R (ps):                    19,395           6,390           9,208           9,208
  R2O (ps):                    24,463          15,244          18,374          18,374
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                  4,301,679       1,917,757       1,999,611       1,999,611
Total Cell Area:            4,301,679       1,917,757       1,999,611       1,999,611
Leaf Instances:             1,087,406         508,330         551,633         551,633
Total Instances:            1,087,406         508,330         551,633         551,633
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
========================================================================================
CPU  Runtime (h:m:s):        00:14:01        00:11:35        00:13:58        00:00:01
Real Runtime (h:m:s):        00:27:31        00:47:58        00:15:48        00:01:51
CPU  Elapsed (h:m:s):        00:14:08        00:25:43        00:39:41        00:39:42
Real Elapsed (h:m:s):        00:27:33        01:15:31        01:31:19        01:33:10
Memory (MB):                  4005.42         3958.16         3887.78         3889.78
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 01:34:55
Total Memory (MB):     3893.18
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Finished SDC export (command execution time mm:ss (real) = 00:21).
Exporting design data for 'econV0' to output/genus/econV0_wd...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: output/genus/econV0_wd.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: output/genus/econV0_wd.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: output/genus/econV0_wd.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: output/genus/econV0_wd.mmmc.tcl
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Finished SDC export (command execution time mm:ss (real) = 00:21).
Info: file output/genus//econV0_wd.default_emulate_constraint_mode.sdc has been written
File output/genus//econV0_wd.mmmc.tcl has been written.
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: output/genus/econV0_wd.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: output/genus/econV0_wd.genus_setup.tcl
** To load the database source output/genus/econV0_wd.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'econV0' (command execution time mm:ss cpu = 00:11, real = 00:32).
.
Info    : Wrote formal verification information fv/econV0/outputgenuseconV0_mv.fv.json for output/genus//econV0_m.v.
Info    : Wrote dofile output/genus//intermediate2final.lec.do.
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:10:09 (Feb25) |  130.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:15) |  00:02:10(00:02:15) |   2.3(  2.3) |   17:12:24 (Feb25) |   1.71 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:28:37(00:27:07) |  00:26:20(00:24:52) |  28.3( 25.9) |   17:37:16 (Feb25) |   4.07 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:16:28(01:15:29) |  00:47:51(00:48:22) |  51.4( 50.3) |   18:25:38 (Feb25) |   4.09 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:32:21(01:33:07) |  00:15:52(00:17:38) |  17.0( 18.3) |   18:43:17 (Feb25) |   3.97 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:33:16(01:36:11) |  00:00:55(00:03:04) |   1.0(  3.2) |   18:46:21 (Feb25) |   4.28 GB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
WARNING: This version of the tool is 921 days old.
genus@root:> 
genus@root:> 
genus@root:> 
genus@root:> exit
=======================================================================================
PBS_gen Index: 0.61  PBS_map Index: 0.76  PBS_iopt Index: 0.64  PBS_overall Index: 0.69
=======================================================================================
Normal exit.