--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 843 paths analyzed, 197 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.405ns.
--------------------------------------------------------------------------------
Slack:                  14.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.534ns (1.244 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X23Y33.B2      net (fanout=13)       1.311   ld/M_slowclock_value[2]
    SLICE_X23Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.726   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.867ns logic, 4.037ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  14.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y21.D5      net (fanout=13)       2.180   ld/M_slowclock_value[2]
    SLICE_X21Y21.D       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.835   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.867ns logic, 4.015ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  14.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.243 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X23Y21.D2      net (fanout=13)       2.246   ld/M_slowclock_value[3]
    SLICE_X23Y21.D       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.721   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.880ns (1.913ns logic, 3.967ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  14.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.534ns (1.244 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y33.B4      net (fanout=13)       1.286   ld/M_slowclock_value[0]
    SLICE_X23Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.726   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (1.867ns logic, 4.012ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  14.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.BQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X21Y21.D3      net (fanout=13)       2.158   ld/M_slowclock_value[1]
    SLICE_X21Y21.D       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.835   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (1.867ns logic, 3.993ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  14.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.534ns (1.244 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.BQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y33.B5      net (fanout=13)       1.209   ld/M_slowclock_value[1]
    SLICE_X23Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.726   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (1.867ns logic, 3.935ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  14.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.526ns (1.239 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X21Y21.D2      net (fanout=13)       2.012   ld/M_slowclock_value[3]
    SLICE_X21Y21.D       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.835   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (1.913ns logic, 3.847ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.531ns (1.244 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X23Y33.B3      net (fanout=13)       1.117   ld/M_slowclock_value[3]
    SLICE_X23Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.726   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (1.913ns logic, 3.843ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.243 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y21.D3      net (fanout=13)       2.163   ld/M_slowclock_value[0]
    SLICE_X23Y21.D       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.721   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.751ns (1.867ns logic, 3.884ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  14.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.539ns (1.245 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y62.SR     net (fanout=18)       4.294   M_reset_cond_out
    OLOGIC_X11Y62.CLK0   Tosrck                1.022   M_ld_c[15]
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.452ns logic, 4.294ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y21.D4      net (fanout=13)       2.033   ld/M_slowclock_value[0]
    SLICE_X21Y21.D       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.835   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (1.867ns logic, 3.868ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  14.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.243 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.BQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y21.D4      net (fanout=13)       2.028   ld/M_slowclock_value[1]
    SLICE_X23Y21.D       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.721   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (1.867ns logic, 3.749ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.243 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X23Y21.D5      net (fanout=13)       1.974   ld/M_slowclock_value[2]
    SLICE_X23Y21.D       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.721   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.867ns logic, 3.695ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.538ns (1.244 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y60.SR     net (fanout=18)       4.078   M_reset_cond_out
    OLOGIC_X11Y60.CLK0   Tosrck                1.022   M_ld_c[14]
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (1.452ns logic, 4.078ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.538ns (1.155 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X23Y33.B2      net (fanout=13)       1.311   ld/M_slowclock_value[2]
    SLICE_X23Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.244   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.945ns logic, 3.555ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  15.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.538ns (1.155 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y33.B4      net (fanout=13)       1.286   ld/M_slowclock_value[0]
    SLICE_X23Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.244   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (1.945ns logic, 3.530ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  15.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.538ns (1.155 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.BQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y33.B5      net (fanout=13)       1.209   ld/M_slowclock_value[1]
    SLICE_X23Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.244   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.945ns logic, 3.453ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  15.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.535ns (1.155 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X23Y33.B3      net (fanout=13)       1.117   ld/M_slowclock_value[3]
    SLICE_X23Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.244   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.991ns logic, 3.361ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  15.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.537ns (1.243 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y58.SR     net (fanout=18)       3.810   M_reset_cond_out
    OLOGIC_X12Y58.CLK0   Tosrck                1.022   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.452ns logic, 3.810ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.469ns (1.182 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X23Y21.D2      net (fanout=13)       2.246   ld/M_slowclock_value[3]
    SLICE_X23Y21.DMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        0.853   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.991ns logic, 3.099ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  15.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.472ns (1.182 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y21.D3      net (fanout=13)       2.163   ld/M_slowclock_value[0]
    SLICE_X23Y21.DMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        0.853   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.945ns logic, 3.016ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  15.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.472ns (1.182 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.BQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y21.D4      net (fanout=13)       2.028   ld/M_slowclock_value[1]
    SLICE_X23Y21.DMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        0.853   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.945ns logic, 2.881ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_3 (FF)
  Destination:          ld/slowclock/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.289 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_3 to ld/slowclock/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.DQ      Tcko                  0.430   ld/slowclock/M_ctr_q[3]
                                                       ld/slowclock/M_ctr_q_3
    SLICE_X23Y38.A1      net (fanout=2)        0.990   ld/slowclock/M_ctr_q[3]
    SLICE_X23Y38.A       Tilo                  0.259   ld/slowclock/N4
                                                       ld/slowclock/M_ctr_q[15]_PWR_23_o_equal_2_o_014
    SLICE_X22Y38.B1      net (fanout=1)        0.922   ld/slowclock/M_ctr_q[15]_PWR_23_o_equal_2_o_013
    SLICE_X22Y38.B       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q[15]_PWR_23_o_equal_2_o_015
    SLICE_X21Y40.B1      net (fanout=16)       1.101   ld/slowclock/M_ctr_q[15]_PWR_23_o_equal_2_o_0
    SLICE_X21Y40.CLK     Tas                   0.373   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13_rstpot
                                                       ld/slowclock/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.297ns logic, 3.013ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.472ns (1.182 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X23Y21.D5      net (fanout=13)       1.974   ld/M_slowclock_value[2]
    SLICE_X23Y21.DMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        0.853   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (1.945ns logic, 2.827ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.527ns (1.233 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y50.SR     net (fanout=18)       3.364   M_reset_cond_out
    OLOGIC_X12Y50.CLK0   Tosrck                1.022   M_ld_c[12]
                                                       ld/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.452ns logic, 3.364ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.540ns (1.157 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y50.D1      net (fanout=13)       1.638   ld/M_slowclock_value[0]
    SLICE_X23Y50.DMUX    Tilo                  0.337   ld/M_cSignal_d[11]
                                                       ld/M_cSignal_d<15>1
    OLOGIC_X11Y62.D1     net (fanout=1)        1.246   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_ld_c[15]
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.945ns logic, 2.884ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.461ns (1.171 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y21.D5      net (fanout=13)       2.180   ld/M_slowclock_value[2]
    SLICE_X21Y21.DMUX    Tilo                  0.337   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<4>1
    OLOGIC_X12Y22.D1     net (fanout=1)        0.613   ld/M_cSignal_d[4]
    OLOGIC_X12Y22.CLK0   Todck                 1.178   M_ld_c[4]
                                                       ld/M_cSignal_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (1.945ns logic, 2.793ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  15.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.461ns (1.171 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.BQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X21Y21.D3      net (fanout=13)       2.158   ld/M_slowclock_value[1]
    SLICE_X21Y21.DMUX    Tilo                  0.337   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<4>1
    OLOGIC_X12Y22.D1     net (fanout=1)        0.613   ld/M_cSignal_d[4]
    OLOGIC_X12Y22.CLK0   Todck                 1.178   M_ld_c[4]
                                                       ld/M_cSignal_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.945ns logic, 2.771ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  15.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.529ns (1.235 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y48.SR     net (fanout=18)       3.317   M_reset_cond_out
    OLOGIC_X12Y48.CLK0   Tosrck                1.022   M_ld_c[11]
                                                       ld/M_cSignal_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (1.452ns logic, 3.317ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/slowclock/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.681 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/slowclock/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y38.B3      net (fanout=18)       2.023   M_reset_cond_out
    SLICE_X22Y38.B       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q[15]_PWR_23_o_equal_2_o_015
    SLICE_X21Y40.B1      net (fanout=16)       1.101   ld/slowclock/M_ctr_q[15]_PWR_23_o_equal_2_o_0
    SLICE_X21Y40.CLK     Tas                   0.373   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13_rstpot
                                                       ld/slowclock/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (1.038ns logic, 3.124ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[10]/CLK0
  Logical resource: ld/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[11]/CLK0
  Logical resource: ld/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[12]/CLK0
  Logical resource: ld/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[13]/CLK0
  Logical resource: ld/M_cSignal_q_13/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[14]/CLK0
  Logical resource: ld/M_cSignal_q_14/CK0
  Location pin: OLOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[15]/CLK0
  Logical resource: ld/M_cSignal_q_15/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[0]/CLK0
  Logical resource: ld/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[1]/CLK0
  Logical resource: ld/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[2]/CLK0
  Logical resource: ld/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[3]/CLK0
  Logical resource: ld/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[4]/CLK0
  Logical resource: ld/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[5]/CLK0
  Logical resource: ld/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[6]/CLK0
  Logical resource: ld/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[7]/CLK0
  Logical resource: ld/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[8]/CLK0
  Logical resource: ld/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[9]/CLK0
  Logical resource: ld/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ld_a[15]/CLK
  Logical resource: ld/M_aSignal_q_13/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ld_a[15]/CLK
  Logical resource: ld/M_aSignal_q_9/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ld_a[15]/CLK
  Logical resource: ld/M_aSignal_q_15/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_0/CK
  Location pin: SLICE_X18Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_1/CK
  Location pin: SLICE_X18Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_2/CK
  Location pin: SLICE_X18Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_3/CK
  Location pin: SLICE_X18Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_4/CK
  Location pin: SLICE_X18Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_5/CK
  Location pin: SLICE_X18Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_6/CK
  Location pin: SLICE_X18Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.405|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 843 paths, 0 nets, and 233 connections

Design statistics:
   Minimum period:   5.405ns{1}   (Maximum frequency: 185.014MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 21:58:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



