

================================================================
== Vivado HLS Report for 'relu_ap_fixed_ap_fixed_7_4_0_0_0_relu_config21_s'
================================================================
* Date:           Thu Apr 15 21:21:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        anomaly_detector_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.366|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    770|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      50|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      50|    851|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_379_fu_391_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln415_380_fu_540_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln415_381_fu_689_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln415_382_fu_838_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln415_383_fu_987_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln415_384_fu_1136_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln415_385_fu_1285_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln415_fu_242_p2           |     +    |      0|  0|  15|           7|           7|
    |add_ln416_379_fu_397_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln416_380_fu_546_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln416_381_fu_695_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln416_382_fu_844_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln416_383_fu_993_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln416_384_fu_1142_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln416_385_fu_1291_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln416_fu_248_p2           |     +    |      0|  0|  15|           6|           6|
    |and_ln416_379_fu_417_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln416_380_fu_566_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln416_381_fu_715_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln416_382_fu_864_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln416_383_fu_1013_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_384_fu_1162_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_385_fu_1311_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_268_p2           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_341_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_2_fu_490_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_3_fu_639_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_4_fu_788_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_5_fu_937_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_6_fu_1086_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_7_fu_1235_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_fu_192_p2         |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln768_379_fu_447_p2      |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_380_fu_596_p2      |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_381_fu_745_p2      |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_382_fu_894_p2      |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_383_fu_1043_p2     |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_384_fu_1192_p2     |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_385_fu_1341_p2     |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln768_fu_298_p2          |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln879_379_fu_441_p2      |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_380_fu_590_p2      |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_381_fu_739_p2      |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_382_fu_888_p2      |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_383_fu_1037_p2     |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_384_fu_1186_p2     |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_385_fu_1335_p2     |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln879_fu_292_p2          |   icmp   |      0|  0|  13|          12|           2|
    |ap_block_state1               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_467_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_616_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_765_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_914_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1063_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1212_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1361_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_318_p2            |    or    |      0|  0|   2|           1|           1|
    |select_ln1494_379_fu_481_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_380_fu_630_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_381_fu_779_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_382_fu_928_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_383_fu_1077_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_384_fu_1226_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_385_fu_1375_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln1494_fu_332_p3       |  select  |      0|  0|   6|           1|           6|
    |select_ln340_1_fu_473_p3      |  select  |      0|  0|   6|           1|           2|
    |select_ln340_2_fu_622_p3      |  select  |      0|  0|   6|           1|           2|
    |select_ln340_3_fu_771_p3      |  select  |      0|  0|   6|           1|           2|
    |select_ln340_4_fu_920_p3      |  select  |      0|  0|   6|           1|           2|
    |select_ln340_5_fu_1069_p3     |  select  |      0|  0|   6|           1|           2|
    |select_ln340_6_fu_1218_p3     |  select  |      0|  0|   6|           1|           2|
    |select_ln340_7_fu_1367_p3     |  select  |      0|  0|   6|           1|           2|
    |select_ln340_fu_324_p3        |  select  |      0|  0|   6|           1|           2|
    |select_ln777_379_fu_453_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln777_380_fu_602_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln777_381_fu_751_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln777_382_fu_900_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln777_383_fu_1049_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_384_fu_1198_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_385_fu_1347_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_304_p3        |  select  |      0|  0|   2|           1|           1|
    |xor_ln416_379_fu_411_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_380_fu_560_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_381_fu_709_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_382_fu_858_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_383_fu_1007_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_384_fu_1156_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_385_fu_1305_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_262_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_461_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_610_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_759_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_908_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_1057_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_1206_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1355_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_312_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 770|         609|         257|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    |res_0_V  |   9|          2|    6|         12|
    |res_1_V  |   9|          2|    6|         12|
    |res_2_V  |   9|          2|    6|         12|
    |res_3_V  |   9|          2|    6|         12|
    |res_4_V  |   9|          2|    6|         12|
    |res_5_V  |   9|          2|    6|         12|
    |res_6_V  |   9|          2|    6|         12|
    |res_7_V  |   9|          2|    6|         12|
    +---------+----+-----------+-----+-----------+
    |Total    |  81|         18|   49|         98|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |res_0_V_preg  |  6|   0|    6|          0|
    |res_1_V_preg  |  6|   0|    6|          0|
    |res_2_V_preg  |  6|   0|    6|          0|
    |res_3_V_preg  |  6|   0|    6|          0|
    |res_4_V_preg  |  6|   0|    6|          0|
    |res_5_V_preg  |  6|   0|    6|          0|
    |res_6_V_preg  |  6|   0|    6|          0|
    |res_7_V_preg  |  6|   0|    6|          0|
    +--------------+---+----+-----+-----------+
    |Total         | 50|   0|   50|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|ap_done         | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<7,4,0,0,0>,relu_config21> | return value |
|data_0_V        |  in |   32|   ap_none  |                     data_0_V                     |    pointer   |
|data_1_V        |  in |   32|   ap_none  |                     data_1_V                     |    pointer   |
|data_2_V        |  in |   32|   ap_none  |                     data_2_V                     |    pointer   |
|data_3_V        |  in |   32|   ap_none  |                     data_3_V                     |    pointer   |
|data_4_V        |  in |   32|   ap_none  |                     data_4_V                     |    pointer   |
|data_5_V        |  in |   32|   ap_none  |                     data_5_V                     |    pointer   |
|data_6_V        |  in |   32|   ap_none  |                     data_6_V                     |    pointer   |
|data_7_V        |  in |   32|   ap_none  |                     data_7_V                     |    pointer   |
|res_0_V         | out |    6|   ap_vld   |                      res_0_V                     |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                      res_0_V                     |    pointer   |
|res_1_V         | out |    6|   ap_vld   |                      res_1_V                     |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                      res_1_V                     |    pointer   |
|res_2_V         | out |    6|   ap_vld   |                      res_2_V                     |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                      res_2_V                     |    pointer   |
|res_3_V         | out |    6|   ap_vld   |                      res_3_V                     |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                      res_3_V                     |    pointer   |
|res_4_V         | out |    6|   ap_vld   |                      res_4_V                     |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                      res_4_V                     |    pointer   |
|res_5_V         | out |    6|   ap_vld   |                      res_5_V                     |    pointer   |
|res_5_V_ap_vld  | out |    1|   ap_vld   |                      res_5_V                     |    pointer   |
|res_6_V         | out |    6|   ap_vld   |                      res_6_V                     |    pointer   |
|res_6_V_ap_vld  | out |    1|   ap_vld   |                      res_6_V                     |    pointer   |
|res_7_V         | out |    6|   ap_vld   |                      res_7_V                     |    pointer   |
|res_7_V_ap_vld  | out |    1|   ap_vld   |                      res_7_V                     |    pointer   |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

