
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006545                       # Number of seconds simulated
sim_ticks                                  6544643000                       # Number of ticks simulated
final_tick                                 6544643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155660                       # Simulator instruction rate (inst/s)
host_op_rate                                   281173                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               90092898                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662396                       # Number of bytes of host memory used
host_seconds                                    72.64                       # Real time elapsed on the host
sim_insts                                    11307648                       # Number of instructions simulated
sim_ops                                      20425294                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           34624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           48320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               82944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        34624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34624                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              755                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1296                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5290434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            7383138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               12673571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5290434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5290434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5290434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           7383138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              12673571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       755.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2718                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1296                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   82944                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    82944                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                206                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 91                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                36                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                57                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6544558000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1296                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1051                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      196                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       39                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          312                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     258.256410                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    147.016654                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    307.867489                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           156     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           57     18.27%     68.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           27      8.65%     76.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           17      5.45%     82.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           14      4.49%     86.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      0.96%     87.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      1.28%     89.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      1.28%     90.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      9.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           312                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        34624                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        48320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5290433.718080573715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 7383137.628744607791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          541                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          755                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     21390750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25359000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39539.28                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33588.08                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22449750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 46749750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6480000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17322.34                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36072.34                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         12.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      12.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.10                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       973                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     5049813.27                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1620780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    846285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6340320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          80517840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              26163000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2088480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        254127090                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        155647680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1326265020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1853616495                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             283.226525                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6481820000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1686500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       34060000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5519200250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    405302000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27034750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    557359500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2913120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6367470                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                625920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29415990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         13329120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1545368160                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1607647935                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             245.643335                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6528832000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1268000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3640000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6429830500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     34712500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10670250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     64521750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2117327                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2117327                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             65565                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1731994                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  141772                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9996                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1731994                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1036064                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           695930                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        10591                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3865362                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1612203                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2406                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            38                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4005628                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           168                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13089287                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              96696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12201652                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2117327                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1177836                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12887180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  131472                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           600                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   4005511                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   197                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13050313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.660769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.628412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1114160      8.54%      8.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2198752     16.85%     25.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9737401     74.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13050313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161760                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.932186                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1024907                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                136939                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11795966                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 26765                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  65736                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               21554763                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  65736                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1097333                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   27033                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2210                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11749807                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                108194                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               21436500                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     33                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    365                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  99818                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            24629937                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              54935487                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         33365913                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1014900                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23313998                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1315939                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     23733                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3976331                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1686516                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            436070                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              220                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   21322298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 124                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20956299                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             36956                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          897127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1422125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            106                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13050313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.605808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.618354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              936731      7.18%      7.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3270865     25.06%     32.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8842717     67.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13050313                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    244      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  11748      0.99%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  48014      4.05%      5.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 48139      4.06%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 984873     82.99%     92.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 93770      7.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             63096      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14900585     71.10%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46900      0.22%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24011      0.11%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                96084      0.46%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96112      0.46%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216227      1.03%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3826433     18.26%     91.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1586698      7.57%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72073      0.34%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          27456      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20956299                       # Type of FU issued
system.cpu.iq.rate                           1.601027                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1186788                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.056632                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           54868425                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21614519                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20132222                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1318230                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             605106                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       605016                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21366808                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  713183                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           399061                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       336253                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        81636                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  65736                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24143                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1352                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            21322422                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3976331                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1686516                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1301                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          37053                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        29024                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                66077                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20839053                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3865359                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            117246                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5477363                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2059834                       # Number of branches executed
system.cpu.iew.exec_stores                    1612004                       # Number of stores executed
system.cpu.iew.exec_rate                     1.592069                       # Inst execution rate
system.cpu.iew.wb_sent                       20779335                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20737238                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15167276                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20984163                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.584291                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.722796                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          783426                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             65663                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12961368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.575859                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.702085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1611600     12.43%     12.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2274242     17.55%     29.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9075526     70.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12961368                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11307648                       # Number of instructions committed
system.cpu.commit.committedOps               20425294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5244958                       # Number of memory references committed
system.cpu.commit.loads                       3640078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2058725                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     604988                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19919729                       # Number of committed integer instructions.
system.cpu.commit.function_calls               138237                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        60114      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14640284     71.68%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46883      0.23%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          24011      0.12%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           96084      0.47%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96112      0.47%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         216225      1.06%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3568018     17.47%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1577457      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72060      0.35%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        27423      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20425294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9075526                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25094562                       # The number of ROB reads
system.cpu.rob.rob_writes                    42506385                       # The number of ROB writes
system.cpu.timesIdled                             408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           38974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11307648                       # Number of Instructions Simulated
system.cpu.committedOps                      20425294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.157561                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.157561                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.863886                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.863886                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 32210197                       # number of integer regfile reads
system.cpu.int_regfile_writes                16571409                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1014868                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529515                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10524274                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6655717                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9606857                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.197584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5068836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1263                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4013.330166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.197584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40553111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40553111                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3463374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3463374                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1604199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1604199                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5067573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5067573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5067573                       # number of overall hits
system.cpu.dcache.overall_hits::total         5067573                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           528                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          880                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1408                       # number of overall misses
system.cpu.dcache.overall_misses::total          1408                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21863000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21863000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55788999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55788999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     77651999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     77651999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     77651999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     77651999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3463902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3463902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5068981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5068981                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5068981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5068981                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000548                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41407.196970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41407.196970                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63396.589773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63396.589773                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55150.567472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55150.567472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55150.567472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55150.567472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          677                       # number of writebacks
system.cpu.dcache.writebacks::total               677                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          878                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1263                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13914500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13914500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     54805000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     54805000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68719500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68719500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000249                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36141.558442                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36141.558442                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62420.273349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62420.273349                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54409.738717                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54409.738717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54409.738717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54409.738717                       # average overall mshr miss latency
system.cpu.dcache.replacements                    751                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.512075                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4005433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7322.546618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.512075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32044635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32044635                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      4004886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4004886                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      4004886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4004886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4004886                       # number of overall hits
system.cpu.icache.overall_hits::total         4004886                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          625                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           625                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          625                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            625                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          625                       # number of overall misses
system.cpu.icache.overall_misses::total           625                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53098000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53098000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     53098000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53098000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53098000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53098000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4005511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4005511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      4005511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4005511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4005511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4005511                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000156                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000156                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84956.800000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84956.800000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84956.800000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84956.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84956.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84956.800000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          548                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          548                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48345500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48345500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48345500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48345500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88221.715328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88221.715328                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88221.715328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88221.715328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88221.715328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88221.715328                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2640                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 932                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           677                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               152                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                878                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               878                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            933                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3277                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4448                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   159040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1811                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003865                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.062068                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1804     99.61%     99.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.39%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1811                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2674000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1367500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3157500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1203.143626                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2485                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1296                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.917438                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   475.459025                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   727.684600                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.116079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.177657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.293736                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1296                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1231                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.316406                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                21184                       # Number of tag accesses
system.l2cache.tags.data_accesses               21184                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          677                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          677                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          249                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              249                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          259                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          263                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             508                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 512                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            508                       # number of overall hits
system.l2cache.overall_hits::total                512                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          629                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            629                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          542                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          668                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           542                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           755                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1297                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          542                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          755                       # number of overall misses
system.l2cache.overall_misses::total             1297                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     50998000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     50998000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     47471500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10742500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     58214000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     47471500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     61740500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    109212000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     47471500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     61740500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    109212000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          677                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          677                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          878                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          878                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          385                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          931                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          546                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1263                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1809                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          546                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1263                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1809                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.716401                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.716401                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.992674                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.327273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.717508                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.992674                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.597783                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.716971                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.992674                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.597783                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.716971                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81077.901431                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81077.901431                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87585.793358                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85257.936508                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87146.706587                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87585.793358                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 81775.496689                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84203.546646                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87585.793358                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 81775.496689                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84203.546646                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          629                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          629                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          542                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          668                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          755                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1297                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          755                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1297                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     49740000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     49740000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     46389500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10490500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     56880000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     46389500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     60230500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    106620000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     46389500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     60230500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    106620000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.716401                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.716401                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.992674                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.327273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.717508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.992674                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.597783                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.716971                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.992674                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.597783                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.716971                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79077.901431                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79077.901431                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85589.483395                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83257.936508                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85149.700599                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85589.483395                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 79775.496689                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82205.088666                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85589.483395                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 79775.496689                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82205.088666                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1296                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 667                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                629                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               629                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            667                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2592                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        82944                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1296                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1296    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1296                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               648000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3240000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1203.144220                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1296                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1296                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   475.459273                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   727.684947                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.014510                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.022207                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.036717                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1296                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1231                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.039551                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22032                       # Number of tag accesses
system.l3cache.tags.data_accesses               22032                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          629                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            629                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          541                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          667                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           541                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           755                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1296                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          541                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          755                       # number of overall misses
system.l3cache.overall_misses::total             1296                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     44079000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     44079000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     41520500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9356500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     50877000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     41520500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     53435500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     94956000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     41520500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     53435500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     94956000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          629                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          629                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          541                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          667                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          541                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          755                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1296                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          541                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          755                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1296                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 70077.901431                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 70077.901431                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76747.689464                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 74257.936508                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76277.361319                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76747.689464                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 70775.496689                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73268.518519                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76747.689464                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 70775.496689                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73268.518519                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          629                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          629                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          541                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          667                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          541                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          755                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1296                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          541                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          755                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1296                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     42821000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     42821000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40438500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9104500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     49543000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     40438500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     51925500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     92364000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     40438500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     51925500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     92364000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68077.901431                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 68077.901431                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74747.689464                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72257.936508                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74277.361319                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74747.689464                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 68775.496689                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71268.518519                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74747.689464                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 68775.496689                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71268.518519                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6544643000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                667                       # Transaction distribution
system.membus.trans_dist::ReadExReq               629                       # Transaction distribution
system.membus.trans_dist::ReadExResp              629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           667                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1296                       # Request fanout histogram
system.membus.reqLayer0.occupancy              648000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3494250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
