// Seed: 1624391249
module module_0;
  always id_1 <= 1 < -1;
  assign module_3.id_4 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  reg id_1;
  localparam id_2 = -1;
  module_0 modCall_1 ();
  assign id_1 = id_2 - id_1;
  always id_1 <= 1;
endmodule
module module_2 (
    output tri1 id_0,
    id_2
);
  wire id_3, id_4 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5, id_6 = {id_3{id_2}};
  xor primCall (id_0, id_2, id_3, id_4);
  wire id_7 = id_3;
  wire id_8, id_9, id_10;
endmodule
module module_3 (
    output tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4
);
  if (id_4) assign id_0 = -1;
  wire id_6;
  supply0 id_7 = id_4;
  assign id_0 = id_2;
  assign id_0 = -1 | id_2;
  module_0 modCall_1 ();
endmodule
