// Seed: 1003557999
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2
);
endmodule
module module_1 (
    input  tri1 id_0,
    input  wire id_1,
    output tri0 id_2,
    output wand id_3,
    input  tri  id_4
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4
  );
  assign modCall_1.type_4 = 0;
  nor primCall (id_2, id_0, id_1);
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign module_3.id_1 = 0.0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  real id_4 = id_1;
  assign id_1 = ~1;
  module_2 modCall_1 (id_3);
endmodule
