# Output products list for <ddr2>
_xmsgs/
ddr2/docs/adr_cntrl_timing.xls
ddr2/docs/read_data_timing.xls
ddr2/docs/ug086.pdf
ddr2/docs/write_data_timing.xls
ddr2/docs/xapp858.url
ddr2/example_design/datasheet.txt
ddr2/example_design/log.txt
ddr2/example_design/mig.prj
ddr2/example_design/par/create_ise.bat
ddr2/example_design/par/ddr2.cdc
ddr2/example_design/par/ddr2.ucf
ddr2/example_design/par/icon4_cg.xco
ddr2/example_design/par/ise_flow.bat
ddr2/example_design/par/mem_interface_top.ut
ddr2/example_design/par/readme.txt
ddr2/example_design/par/rem_files.bat
ddr2/example_design/par/set_ise_prop.tcl
ddr2/example_design/par/vio_async_in100_cg.xco
ddr2/example_design/par/vio_async_in192_cg.xco
ddr2/example_design/par/vio_async_in96_cg.xco
ddr2/example_design/par/vio_sync_out32_cg.xco
ddr2/example_design/par/xst_run.txt
ddr2/example_design/rtl/ddr2.v
ddr2/example_design/rtl/ddr2_chipscope.v
ddr2/example_design/rtl/ddr2_ctrl.v
ddr2/example_design/rtl/ddr2_idelay_ctrl.v
ddr2/example_design/rtl/ddr2_infrastructure.v
ddr2/example_design/rtl/ddr2_mem_if_top.v
ddr2/example_design/rtl/ddr2_phy_calib.v
ddr2/example_design/rtl/ddr2_phy_ctl_io.v
ddr2/example_design/rtl/ddr2_phy_dm_iob.v
ddr2/example_design/rtl/ddr2_phy_dq_iob.v
ddr2/example_design/rtl/ddr2_phy_dqs_iob.v
ddr2/example_design/rtl/ddr2_phy_init.v
ddr2/example_design/rtl/ddr2_phy_io.v
ddr2/example_design/rtl/ddr2_phy_top.v
ddr2/example_design/rtl/ddr2_phy_write.v
ddr2/example_design/rtl/ddr2_tb_test_addr_gen.v
ddr2/example_design/rtl/ddr2_tb_test_cmp.v
ddr2/example_design/rtl/ddr2_tb_test_data_gen.v
ddr2/example_design/rtl/ddr2_tb_test_gen.v
ddr2/example_design/rtl/ddr2_tb_top.v
ddr2/example_design/rtl/ddr2_top.v
ddr2/example_design/rtl/ddr2_usr_addr_fifo.v
ddr2/example_design/rtl/ddr2_usr_rd.v
ddr2/example_design/rtl/ddr2_usr_top.v
ddr2/example_design/rtl/ddr2_usr_wr.v
ddr2/example_design/sim/ddr2_model.v
ddr2/example_design/sim/ddr2_model_parameters.vh
ddr2/example_design/sim/glbl.v
ddr2/example_design/sim/sim.do
ddr2/example_design/sim/sim_tb_top.v
ddr2/example_design/sim/wiredly.v
ddr2/example_design/synth/ddr2.lso
ddr2/example_design/synth/ddr2.prj
ddr2/example_design/synth/mem_interface_top_synp.sdc
ddr2/example_design/synth/script_synp.tcl
ddr2/user_design/datasheet.txt
ddr2/user_design/log.txt
ddr2/user_design/mig.prj
ddr2/user_design/par/create_ise.bat
ddr2/user_design/par/ddr2.cdc
ddr2/user_design/par/ddr2.ucf
ddr2/user_design/par/icon4_cg.xco
ddr2/user_design/par/ise_flow.bat
ddr2/user_design/par/mem_interface_top.ut
ddr2/user_design/par/readme.txt
ddr2/user_design/par/rem_files.bat
ddr2/user_design/par/set_ise_prop.tcl
ddr2/user_design/par/vio_async_in100_cg.xco
ddr2/user_design/par/vio_async_in192_cg.xco
ddr2/user_design/par/vio_async_in96_cg.xco
ddr2/user_design/par/vio_sync_out32_cg.xco
ddr2/user_design/par/xst_run.txt
ddr2/user_design/rtl/ddr2.v
ddr2/user_design/rtl/ddr2_chipscope.v
ddr2/user_design/rtl/ddr2_ctrl.v
ddr2/user_design/rtl/ddr2_idelay_ctrl.v
ddr2/user_design/rtl/ddr2_infrastructure.v
ddr2/user_design/rtl/ddr2_mem_if_top.v
ddr2/user_design/rtl/ddr2_phy_calib.v
ddr2/user_design/rtl/ddr2_phy_ctl_io.v
ddr2/user_design/rtl/ddr2_phy_dm_iob.v
ddr2/user_design/rtl/ddr2_phy_dq_iob.v
ddr2/user_design/rtl/ddr2_phy_dqs_iob.v
ddr2/user_design/rtl/ddr2_phy_init.v
ddr2/user_design/rtl/ddr2_phy_io.v
ddr2/user_design/rtl/ddr2_phy_top.v
ddr2/user_design/rtl/ddr2_phy_write.v
ddr2/user_design/rtl/ddr2_top.v
ddr2/user_design/rtl/ddr2_usr_addr_fifo.v
ddr2/user_design/rtl/ddr2_usr_rd.v
ddr2/user_design/rtl/ddr2_usr_top.v
ddr2/user_design/rtl/ddr2_usr_wr.v
ddr2/user_design/sim/ddr2_model.v
ddr2/user_design/sim/ddr2_model_parameters.vh
ddr2/user_design/sim/ddr2_tb_test_addr_gen.v
ddr2/user_design/sim/ddr2_tb_test_cmp.v
ddr2/user_design/sim/ddr2_tb_test_data_gen.v
ddr2/user_design/sim/ddr2_tb_test_gen.v
ddr2/user_design/sim/ddr2_tb_top.v
ddr2/user_design/sim/glbl.v
ddr2/user_design/sim/sim.do
ddr2/user_design/sim/sim_tb_top.v
ddr2/user_design/sim/wiredly.v
ddr2/user_design/synth/ddr2.lso
ddr2/user_design/synth/ddr2.prj
ddr2/user_design/synth/mem_interface_top_synp.sdc
ddr2/user_design/synth/script_synp.tcl
ddr2.gise
ddr2.ise
ddr2.veo
ddr2.xco
ddr2.xise
ddr2_flist.txt
ddr2_xdb/tmp/
ddr2_xmdf.tcl
