#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Apps\1_LearningApps\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: WIN-N8QUUCFJHSN
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Nov  9 22:07:43 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data_out[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 12)] | Port da_data_out[6] has been placed at location Y13, whose type is share pin.
Executing : def_port {da_data_out[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data_out[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 13)] | Port da_data_out[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {da_data_out[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[0]} LOC=AA2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=AA2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 26)] | Port vout_clk has been placed at location M22, whose type is share pin.
Executing : def_port {vout_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 29)] | Port vout_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {vout_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 31)] | Port vout_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {vout_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 32)] | Port vout_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {vout_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 35)] | Port vout_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {vout_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 40)] | Port vout_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {vout_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 41)] | Port vout_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {vout_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 42)] | Port vout_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {vout_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 43)] | Port vout_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {vout_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 48)] | Port vout_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {vout_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 49)] | Port vout_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {vout_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 50)] | Port vout_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {vout_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_in[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_in[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_in[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_2_adda} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_2_adda} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_3_wave} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_3_wave} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_4_frq} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_4_frq} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_5_fft} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_5_fft} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_6_ad_clk} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 67)] | Port key_6_ad_clk has been placed at location J19, whose type is share pin.
Executing : def_port {key_6_ad_clk} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_7_hor} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 68)] | Port key_7_hor has been placed at location H20, whose type is share pin.
Executing : def_port {key_7_hor} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf(line number: 69)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: wav_display_1/u_fft_256/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance hdmi_color/u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_75.
Mapping instance u_pll_adda/u_pll_e3/goppll to PLL_158_179.
Mapping instance u_pll_fft_256/u_pll_e3/goppll to PLL_158_199.
Phase 1.1 1st GP placement started.
Design Utilization : 17%.
Wirelength after clock region global placement is 69082.
1st GP placement takes 10.91 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_12/gopclkbufg to USCM_84_114.
Mapping instance u_picosoc/u_pll/u_pll_e3/goppll to PLL_158_303.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_115.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_116.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_117.
Clock placement takes 0.59 sec.

Pre global placement takes 12.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data_in_ibuf[0]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data_in_ibuf[1]/opit_1 on IOL_187_6.
Placed fixed group with base inst ad_data_in_ibuf[2]/opit_1 on IOL_155_5.
Placed fixed group with base inst ad_data_in_ibuf[3]/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_data_in_ibuf[4]/opit_1 on IOL_171_5.
Placed fixed group with base inst ad_data_in_ibuf[5]/opit_1 on IOL_171_6.
Placed fixed group with base inst ad_data_in_ibuf[6]/opit_1 on IOL_115_5.
Placed fixed group with base inst ad_data_in_ibuf[7]/opit_1 on IOL_115_6.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst da_clk_1/opit_1 on IOL_123_6.
Placed fixed group with base inst da_data_out[0]/opit_1 on IOL_151_6.
Placed fixed group with base inst da_data_out[1]/opit_1 on IOL_151_5.
Placed fixed group with base inst da_data_out[2]/opit_1 on IOL_135_6.
Placed fixed group with base inst da_data_out[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst da_data_out[4]/opit_1 on IOL_159_6.
Placed fixed group with base inst da_data_out[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst da_data_out[6]/opit_1 on IOL_167_6.
Placed fixed group with base inst da_data_out[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst hdmi_color.ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst key_2_adda_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst key_3_wave_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst key_4_frq_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst key_5_fft_ibuf/opit_1 on IOL_327_298.
Placed fixed group with base inst key_6_ad_clk_ibuf/opit_1 on IOL_327_262.
Placed fixed group with base inst key_7_hor_ibuf/opit_1 on IOL_327_261.
Placed fixed group with base inst led_int_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[0]/opit_1_OL on IOL_7_45.
Placed fixed group with base inst led_obuf[1]/opit_1_OL on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1_OL on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1_OL on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1_OL on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1_OL on IOL_67_373.
Placed fixed group with base inst led_obuf[6]/opit_1_OL on IOL_47_374.
Placed fixed group with base inst led_obuf[7]/opit_1_OL on IOL_47_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOL_43_6.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOL_327_109.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOL_327_122.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOL_327_121.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOL_327_233.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOL_327_234.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOL_327_241.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOL_327_230.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOL_327_213.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOL_327_238.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOL_327_237.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOL_327_273.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_12/gopclkbufg on USCM_84_114.
Placed fixed instance hdmi_color/u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_picosoc/u_pll/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance u_pll_adda/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_pll_fft_256/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -8688.
	3 iterations finished.
	Final slack -7389.
Super clustering done.
Design Utilization : 17%.
2nd GP placement takes 9.08 sec.

Wirelength after global placement is 71052.
Global placement takes 9.11 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 83044.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -8688.
	3 iterations finished.
	Final slack -7389.
Super clustering done.
Design Utilization : 17%.
3rd GP placement takes 6.88 sec.

Wirelength after post global placement is 70711.
Post global placement takes 6.91 sec.

Phase 4 Legalization started.
The average distance in LP is 1.426039.
Wirelength after legalization is 83890.
Legalization takes 0.56 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -4164.
Replication placement takes 0.64 sec.

Wirelength after replication placement is 83890.
Phase 5.2 DP placement started.
Legalized cost -4164.000000.
The detailed placement ends at 11th iteration.
DP placement takes 3.42 sec.

Wirelength after detailed placement is 85310.
Timing-driven detailed placement takes 4.06 sec.

Worst slack is -5768, TNS after placement is -1305855.
Placement done.
Total placement takes 35.70 sec.
Finished placement. (CPU time elapsed 0h:00m:35s)

Routing started.
Building routing graph takes 1.94 sec.
Worst slack is -5768, TNS before global route is -1305855.
Processing design graph takes 0.50 sec.
Total memory for routing:
	122.476469 M.
Total nets for routing : 11823.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 46 nets, it takes 0.02 sec.
Unrouted nets 114 at the end of iteration 0.
Unrouted nets 63 at the end of iteration 1.
Unrouted nets 52 at the end of iteration 2.
Unrouted nets 43 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 29 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 20 at the end of iteration 7.
Unrouted nets 25 at the end of iteration 8.
Unrouted nets 20 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 20 at the end of iteration 11.
Unrouted nets 19 at the end of iteration 12.
Unrouted nets 15 at the end of iteration 13.
Unrouted nets 20 at the end of iteration 14.
Unrouted nets 16 at the end of iteration 15.
Unrouted nets 19 at the end of iteration 16.
Unrouted nets 15 at the end of iteration 17.
Unrouted nets 15 at the end of iteration 18.
Unrouted nets 14 at the end of iteration 19.
Unrouted nets 14 at the end of iteration 20.
Unrouted nets 13 at the end of iteration 21.
Unrouted nets 10 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 3 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 5 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 0 at the end of iteration 37.
Global Routing step 2 processed 219 nets, it takes 0.86 sec.
Unrouted nets 175 at the end of iteration 0.
Unrouted nets 94 at the end of iteration 1.
Unrouted nets 60 at the end of iteration 2.
Unrouted nets 33 at the end of iteration 3.
Unrouted nets 28 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 11 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 3 processed 382 nets, it takes 2.88 sec.
Global routing takes 3.77 sec.
Total 14281 subnets.
    forward max bucket size 33965 , backward 3701.
        Unrouted nets 9060 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.687500 sec.
    forward max bucket size 33821 , backward 4072.
        Unrouted nets 6301 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.796875 sec.
    forward max bucket size 26782 , backward 3746.
        Unrouted nets 4735 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.031250 sec.
    forward max bucket size 2008 , backward 3228.
        Unrouted nets 4351 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.078125 sec.
    forward max bucket size 2007 , backward 3087.
        Unrouted nets 3662 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.734375 sec.
    forward max bucket size 2005 , backward 3400.
        Unrouted nets 3027 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.609375 sec.
    forward max bucket size 2005 , backward 3439.
        Unrouted nets 2417 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.515625 sec.
    forward max bucket size 2003 , backward 1427.
        Unrouted nets 1894 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.390625 sec.
    forward max bucket size 2004 , backward 2559.
        Unrouted nets 1474 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.437500 sec.
    forward max bucket size 2005 , backward 1427.
        Unrouted nets 1154 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.437500 sec.
    forward max bucket size 2007 , backward 1427.
        Unrouted nets 933 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.296875 sec.
    forward max bucket size 1737 , backward 1230.
        Unrouted nets 724 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.187500 sec.
    forward max bucket size 2007 , backward 1427.
        Unrouted nets 564 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.140625 sec.
    forward max bucket size 1194 , backward 1427.
        Unrouted nets 488 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.125000 sec.
    forward max bucket size 1067 , backward 2230.
        Unrouted nets 378 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.171875 sec.
    forward max bucket size 1269 , backward 1871.
        Unrouted nets 263 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.140625 sec.
    forward max bucket size 1282 , backward 66.
        Unrouted nets 211 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.078125 sec.
    forward max bucket size 2007 , backward 66.
        Unrouted nets 147 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.109375 sec.
    forward max bucket size 2007 , backward 77.
        Unrouted nets 115 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.140625 sec.
    forward max bucket size 2007 , backward 66.
        Unrouted nets 83 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.062500 sec.
    forward max bucket size 2007 , backward 1227.
        Unrouted nets 61 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.093750 sec.
    forward max bucket size 2008 , backward 2592.
        Unrouted nets 51 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.078125 sec.
    forward max bucket size 2008 , backward 66.
        Unrouted nets 46 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.125000 sec.
    forward max bucket size 2008 , backward 66.
        Unrouted nets 33 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.093750 sec.
    forward max bucket size 2008 , backward 66.
        Unrouted nets 19 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.093750 sec.
    forward max bucket size 2008 , backward 66.
        Unrouted nets 12 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 2008 , backward 66.
        Unrouted nets 10 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 48 , backward 76.
        Unrouted nets 7 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 18.
        Unrouted nets 4 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 23.
        Unrouted nets 4 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 22.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 21.
        Unrouted nets 0 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
Detailed routing takes 32 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_11/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_picosoc/N77/gateop:Z to led_obuf[0]/opit_1_OL:SYSCLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv_L6Q:Z to wav_display_1/sample_cnt[0]/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 14.59 sec.
Start fix hold violation.
Build tmp routing results takes 0.09 sec.
Timing analysis takes 2.33 sec.
C: Route-2015: Hold violation is 5463 ps over the critical value of 5000 ps, beyond the critical value will not be repaired.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 3.16 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.73 sec.
Used SRB routing arc is 120228.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 25.42 sec.
W: Timing-4105: The worst slack of endpoint wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4] of clock clk_50M|u_pll/u_pll_e3/CLKOUT2_Inferred is -5067ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 924 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 8        | 84            | 10                 
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1391     | 6450          | 22                 
|   FF                     | 3700     | 38700         | 10                 
|   LUT                    | 4385     | 25800         | 17                 
|   LUT-FF pairs           | 2178     | 25800         | 9                  
| Use of CLMS              | 934      | 4250          | 22                 
|   FF                     | 1834     | 25500         | 8                  
|   LUT                    | 2810     | 17000         | 17                 
|   LUT-FF pairs           | 893      | 17000         | 6                  
|   Distributed RAM        | 409      | 17000         | 3                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 95       | 134           | 71                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 961      | 6672          | 15                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 68       | 296           | 23                 
|   IOBD                   | 14       | 64            | 22                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 39       | 161           | 25                 
|   IOBS_TB                | 12       | 56            | 22                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 68       | 400           | 17                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 5        | 5             | 100                
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 17       | 30            | 57                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:25s)
Design 'ad_da_hdmi_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:13s)
Action pnr: Real time elapsed is 0h:1m:41s
Action pnr: CPU time elapsed is 0h:1m:14s
Action pnr: Process CPU time elapsed is 0h:1m:14s
Current time: Sat Nov  9 22:09:22 2024
Action pnr: Peak memory pool usage is 1,179 MB
