==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7vx690tffg1927-2'
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [SIM-2] *************** CSIM start ***************
@I [SIM-4] CSIM will launch GCC as the compiler.
@I [SIM-1] CSim done with 0 errors.
@I [SIM-3] *************** CSIM finish ***************
@I [HLS-10] Analyzing design file 'src/tk-mu_simple.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 437.828 ; gain = 33.504 ; free physical = 32435 ; free virtual = 60549
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 437.828 ; gain = 33.504 ; free physical = 32419 ; free virtual = 60548
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 629.824 ; gain = 225.500 ; free physical = 32282 ; free virtual = 60426
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:68) automatically.
@I [XFORM-602] Inlining function 'deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:127) automatically.
@I [XFORM-602] Inlining function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:131) automatically.
@I [XFORM-602] Inlining function 'delta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:145) automatically.
@I [XFORM-602] Inlining function 'delta_plus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:163) automatically.
@I [XFORM-602] Inlining function 'delta_minus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:167) automatically.
@I [XFORM-602] Inlining function 'tanh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:182) automatically.
@I [XFORM-602] Inlining function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:200) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 629.824 ; gain = 225.500 ; free physical = 32272 ; free virtual = 60419
@I [XFORM-602] Inlining function 'arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:68) automatically.
@I [XFORM-602] Inlining function 'deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:127) automatically.
@I [XFORM-602] Inlining function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:131) automatically.
@I [XFORM-602] Inlining function 'delta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:145) automatically.
@I [XFORM-602] Inlining function 'delta_plus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:163) automatically.
@I [XFORM-602] Inlining function 'delta_minus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:167) automatically.
@I [XFORM-602] Inlining function 'tanh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:182) automatically.
@I [XFORM-602] Inlining function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'tkmu_simple_hw' (src/tk-mu_simple.cpp:200) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (src/tk-mu_simple.cpp:71:16) in function 'tkmu_simple_hw'... converting 20 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.cpp:71:16) to (src/tk-mu_simple.cpp:95:9) in function 'tkmu_simple_hw'... converting 38 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.cpp:183:9) to (src/tk-mu_simple.cpp:220:5) in function 'tkmu_simple_hw'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:516:19) to (src/tk-mu_simple.h:530:5) in function 'tanh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:563:22) to (src/tk-mu_simple.h:579:5) in function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (src/tk-mu_simple.h:579:5) in function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:329:23) to (src/tk-mu_simple.h:344:5) in function 'deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:422:29) to (src/tk-mu_simple.h:438:5) in function 'delta_plus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:375:30) to (src/tk-mu_simple.h:391:5) in function 'delta_minus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:468:24) to (src/tk-mu_simple.h:484:5) in function 'delta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/tk-mu_simple.h:614:22) to (src/tk-mu_simple.h:630:5) in function 'arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>'... converting 6 basic blocks.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 645.828 ; gain = 241.504 ; free physical = 32201 ; free virtual = 60366
@W [XFORM-631] Renaming function 'tanh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>' (src/tk-mu_simple.h:521:5) into tanh.
@W [XFORM-631] Renaming function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>' (src/tk-mu_simple.h:568:5) into invCosh.
@W [XFORM-631] Renaming function 'invCosh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>' (src/tk-mu_simple.h:568:5) into invCosh.1.
@W [XFORM-631] Renaming function 'deta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>' (src/tk-mu_simple.h:334:5) into deta_LUT.
@W [XFORM-631] Renaming function 'delta_plus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>' (src/tk-mu_simple.h:427:5) into delta_plus_LUT.
@W [XFORM-631] Renaming function 'delta_minus_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>' (src/tk-mu_simple.h:380:5) into delta_minus_LUT.
@W [XFORM-631] Renaming function 'delta_LUT<ap_fixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>' (src/tk-mu_simple.h:473:5) into delta_LUT.
@W [XFORM-631] Renaming function 'arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192>' (src/tk-mu_simple.h:619:5) into arcsinh.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 773.828 ; gain = 369.504 ; free physical = 32123 ; free virtual = 60293
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'tkmu_simple_hw' ...
@W [SYN-103] Legalizing function name 'invCosh.1' to 'invCosh_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'arcsinh' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'arcsinh'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 30 seconds; current allocated memory: 281.809 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.087 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'delta_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'delta_LUT'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 282.362 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.549 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'delta_plus_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'delta_plus_LUT'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 282.790 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 282.977 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'delta_minus_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'delta_minus_LUT'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.234 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 283.420 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'tanh' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'tanh'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.657 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 283.831 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'deta_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'deta_LUT'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.15 seconds; current allocated memory: 284.035 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 284.221 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'invCosh_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'invCosh.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.15 seconds; current allocated memory: 284.385 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.488 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'invCosh' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'invCosh'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.645 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 284.791 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'tkmu_simple_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated clock period (4.89ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('r.V', src/tk-mu_simple.cpp:71) (4.89 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.65 seconds; current allocated memory: 287.977 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 1.73 seconds; current allocated memory: 290.919 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'arcsinh' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'arcsinh_arcsinh_table9' to 'arcsinh_arcsinh_tbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_29ns_27s_55_7' to 'tkmu_simple_hw_mucud' due to the length limit 20
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mucud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'arcsinh'.
@I [HLS-111]  Elapsed time: 1.6 seconds; current allocated memory: 291.643 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'delta_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'delta_LUT_delta_table5' to 'delta_LUT_delta_tdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_23ns_21s_44_5' to 'tkmu_simple_hw_mueOg' due to the length limit 20
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mueOg': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'delta_LUT'.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 292.814 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'delta_plus_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'delta_plus_LUT_delta_plus_table4' to 'delta_plus_LUT_defYi' due to the length limit 20
@W [RTGEN-101] RTL name 'tkmu_simple_hw_mueOg' is changed to 'tkmu_simple_hw_mueOg_x' due to conflict.
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mueOg': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'delta_plus_LUT'.
@I [HLS-111]  Elapsed time: 0.17 seconds; current allocated memory: 293.887 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'delta_minus_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'delta_minus_LUT_delta_minus_table3' to 'delta_minus_LUT_dg8j' due to the length limit 20
@W [RTGEN-101] RTL name 'tkmu_simple_hw_mueOg' is changed to 'tkmu_simple_hw_mueOg_x' due to conflict.
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mueOg': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'delta_minus_LUT'.
@I [HLS-111]  Elapsed time: 0.17 seconds; current allocated memory: 294.991 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'tanh' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_29ns_26s_55_7' to 'tkmu_simple_hw_muhbi' due to the length limit 20
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_muhbi': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'tanh'.
@I [HLS-111]  Elapsed time: 0.17 seconds; current allocated memory: 296.064 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'deta_LUT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'deta_LUT_deta_table8' to 'deta_LUT_deta_tabibs' due to the length limit 20
@W [RTGEN-101] RTL name 'tkmu_simple_hw_mueOg' is changed to 'tkmu_simple_hw_mueOg_x' due to conflict.
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mueOg': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'deta_LUT'.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 297.082 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'invCosh_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'invCosh_1_cosh_table7' to 'invCosh_1_cosh_tajbC' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_26ns_24ns_49_5' to 'tkmu_simple_hw_mukbM' due to the length limit 20
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mukbM': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'invCosh_1'.
@I [HLS-111]  Elapsed time: 0.17 seconds; current allocated memory: 298.033 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'invCosh' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_27ns_25ns_51_5' to 'tkmu_simple_hw_mulbW' due to the length limit 20
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mulbW': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'invCosh'.
@I [HLS-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.691 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'tkmu_simple_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwRinv_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwPt_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwSinhEta_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwEta_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwPhi_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwZ0_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwQ_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwX2_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_VALID_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwBX_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwPropEta_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/agg_result_hwPropPhi_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwRinv_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwPt_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwSinhEta_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwEta_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwPhi_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwZ0_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwQ_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwX2_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_VALID_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'tkmu_simple_hw/in_hwBX_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'tkmu_simple_hw' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'tkmu_simple_hw_dmul_64ns_64ns_64_8_max_dsp' to 'tkmu_simple_hw_dmmb6' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_sitodp_64s_64_6' to 'tkmu_simple_hw_sincg' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_6s_10ns_17_3' to 'tkmu_simple_hw_muocq' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_19ns_19s_38_5' to 'tkmu_simple_hw_mupcA' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_38s_17ns_51_5' to 'tkmu_simple_hw_muqcK' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_mul_13s_11ns_24_1' to 'tkmu_simple_hw_murcU' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_mul_15s_17ns_32_1' to 'tkmu_simple_hw_musc4' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mac_muladd_15s_11ns_19ns_19_1' to 'tkmu_simple_hw_matde' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_mul_6s_11ns_17_1' to 'tkmu_simple_hw_muudo' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_am_addmul_13s_7s_11ns_26_1' to 'tkmu_simple_hw_amvdy' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_mul_18ns_19s_35_1' to 'tkmu_simple_hw_muwdI' due to the length limit 20
@I [SYN-210] Renamed object name 'tkmu_simple_hw_mul_mul_19ns_17ns_35_1' to 'tkmu_simple_hw_muxdS' due to the length limit 20
@W [RTGEN-101] Port 'tkmu_simple_hw/in_hwPt_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'tkmu_simple_hw/in_hwX2_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'tkmu_simple_hw/in_VALID_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'tkmu_simple_hw/in_hwBX_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_amvdy': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_dmmb6': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_matde': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_muocq': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_mupcA': 2 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_muqcK': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_murcU': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_musc4': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_muudo': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_muwdI': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_muxdS': 1 instance(s).
@I [RTGEN-100] Generating core module 'tkmu_simple_hw_sincg': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'tkmu_simple_hw'.
@I [HLS-111]  Elapsed time: 0.27 seconds; current allocated memory: 303.553 MB.
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_mucud_MulnS_0'
@I [RTMG-279] Implementing memory 'arcsinh_arcsinh_tbkb_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_mueOg_MulnS_1'
@I [RTMG-279] Implementing memory 'delta_LUT_delta_tdEe_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'delta_plus_LUT_defYi_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'delta_minus_LUT_dg8j_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_muhbi_MulnS_2'
@I [RTMG-279] Implementing memory 'tanh_tanh_table2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'deta_LUT_deta_tabibs_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_mukbM_MulnS_3'
@I [RTMG-279] Implementing memory 'invCosh_1_cosh_tajbC_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_mulbW_MulnS_4'
@I [RTMG-279] Implementing memory 'invCosh_cosh_table1_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_muocq_MulnS_5'
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_mupcA_MulnS_6'
@I [RTMG-282] Generating pipelined core: 'tkmu_simple_hw_muqcK_MulnS_7'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 837.832 ; gain = 433.508 ; free physical = 32072 ; free virtual = 60258
@I [SYSC-301] Generating SystemC RTL for tkmu_simple_hw.
@I [VHDL-304] Generating VHDL RTL for tkmu_simple_hw.
@I [VLOG-307] Generating Verilog RTL for tkmu_simple_hw.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 65.72 seconds; peak allocated memory: 303.553 MB.
