============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Aug 22 10:46:14 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.587355s wall, 1.497610s user + 0.046800s system = 1.544410s CPU (97.3%)

RUN-1004 : used memory is 153 MB, reserved memory is 132 MB, peak memory is 153 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-5007 WARNING: literal value truncated to fit in 9 bits in src/uart_byte_rx.v(9)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-5007 WARNING: literal value truncated to fit in 9 bits in src/uart_byte_rx.v(9)
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2476/8538 useful/useless nets, 2281/8440 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18188 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2135/633 useful/useless nets, 1940/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2132/1 useful/useless nets, 1937/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2132/0 useful/useless nets, 1937/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.718537s wall, 1.794012s user + 0.015600s system = 1.809612s CPU (105.3%)

RUN-1004 : used memory is 171 MB, reserved memory is 151 MB, peak memory is 173 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1278
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                594
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |594    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2243/28 useful/useless nets, 2049/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2650/0 useful/useless nets, 2457/0 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-2501 : Optimize round 1, 255 better
SYN-2501 : Optimize round 2
SYN-1032 : 2630/0 useful/useless nets, 2437/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3082/0 useful/useless nets, 2889/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11070, tnet num: 3097, tinst num: 2888, tnode num: 19183, tedge num: 19803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 567 (3.90), #lev = 7 (3.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 566 (3.90), #lev = 7 (3.57)
SYN-2581 : Mapping with K=5, #lut = 566 (3.90), #lev = 7 (3.57)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1880 instances into 568 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1762/0 useful/useless nets, 1569/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 592 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 568 LUT to BLE ...
SYN-4008 : Packed 568 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 107 SEQ (5133 nodes)...
SYN-4004 : #2: Packed 186 SEQ (36554 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31446 nodes)...
SYN-4004 : #4: Packed 288 SEQ (13760 nodes)...
SYN-4004 : #5: Packed 307 SEQ (4725 nodes)...
SYN-4004 : #6: Packed 307 SEQ (683 nodes)...
SYN-4004 : #7: Packed 307 SEQ (72 nodes)...
SYN-4004 : #8: Packed 307 SEQ (49 nodes)...
SYN-4004 : #9: Packed 307 SEQ (54 nodes)...
SYN-4004 : #10: Packed 307 SEQ (18 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 576/895 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  707   out of   4480   15.78%
#reg                  592   out of   4480   13.21%
#le                   715
  #lut only           123   out of    715   17.20%
  #reg only             8   out of    715    1.12%
  #lut&reg            584   out of    715   81.68%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |715   |707   |592   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.985286s wall, 2.698817s user + 0.031200s system = 2.730018s CPU (91.4%)

RUN-1004 : used memory is 205 MB, reserved memory is 179 MB, peak memory is 207 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2065/120 useful/useless nets, 1205/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1862/203 useful/useless nets, 1002/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1862/0 useful/useless nets, 1002/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.123852s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.9%)

RUN-1004 : used memory is 205 MB, reserved memory is 179 MB, peak memory is 207 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1899/0 useful/useless nets, 1043/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1890/0 useful/useless nets, 1034/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2042/0 useful/useless nets, 1186/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2010/0 useful/useless nets, 1154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2217/6 useful/useless nets, 1361/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8496, tnet num: 2218, tinst num: 1356, tnode num: 13456, tedge num: 15449.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2218 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2075/0 useful/useless nets, 1219/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8351 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14751 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12631 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20826 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24367 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16279 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10822 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5095 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3041 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/964 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.129272s wall, 2.137214s user + 0.046800s system = 2.184014s CPU (102.6%)

RUN-1004 : used memory is 221 MB, reserved memory is 197 MB, peak memory is 223 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.518925s wall, 3.463222s user + 0.109201s system = 3.572423s CPU (101.5%)

RUN-1004 : used memory is 221 MB, reserved memory is 197 MB, peak memory is 223 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 689 instances
RUN-1001 : 287 mslices, 288 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1767 nets
RUN-1001 : 957 nets have 2 pins
RUN-1001 : 653 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 687 instances, 575 slices, 19 macros(136 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6831, tnet num: 1765, tinst num: 687, tnode num: 8633, tedge num: 11126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1765 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.285076s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (109.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 265245
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 180738, overlap = 22.75
PHY-3002 : Step(2): len = 140264, overlap = 24.75
PHY-3002 : Step(3): len = 122410, overlap = 29.5
PHY-3002 : Step(4): len = 107943, overlap = 36
PHY-3002 : Step(5): len = 97255.5, overlap = 40.75
PHY-3002 : Step(6): len = 88274.4, overlap = 45.5
PHY-3002 : Step(7): len = 80670, overlap = 54.25
PHY-3002 : Step(8): len = 72793.5, overlap = 59.25
PHY-3002 : Step(9): len = 65615.8, overlap = 61.5
PHY-3002 : Step(10): len = 57077.6, overlap = 71.75
PHY-3002 : Step(11): len = 55700.6, overlap = 71.75
PHY-3002 : Step(12): len = 52579.4, overlap = 73.75
PHY-3002 : Step(13): len = 46680.6, overlap = 76.25
PHY-3002 : Step(14): len = 46434.5, overlap = 79
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.65671e-06
PHY-3002 : Step(15): len = 45644.2, overlap = 78.75
PHY-3002 : Step(16): len = 45183.6, overlap = 77.75
PHY-3002 : Step(17): len = 45070.2, overlap = 75.25
PHY-3002 : Step(18): len = 45254.8, overlap = 71.25
PHY-3002 : Step(19): len = 47881.8, overlap = 66
PHY-3002 : Step(20): len = 47253.2, overlap = 66.25
PHY-3002 : Step(21): len = 46980.2, overlap = 66.25
PHY-3002 : Step(22): len = 47083.6, overlap = 64
PHY-3002 : Step(23): len = 47209.6, overlap = 61
PHY-3002 : Step(24): len = 47016.2, overlap = 59.5
PHY-3002 : Step(25): len = 46751.3, overlap = 53.5
PHY-3002 : Step(26): len = 47260.3, overlap = 53
PHY-3002 : Step(27): len = 46506.3, overlap = 53.25
PHY-3002 : Step(28): len = 45820.5, overlap = 54
PHY-3002 : Step(29): len = 45671, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13134e-05
PHY-3002 : Step(30): len = 46097.9, overlap = 55
PHY-3002 : Step(31): len = 46223.9, overlap = 54.5
PHY-3002 : Step(32): len = 46335.3, overlap = 53.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26268e-05
PHY-3002 : Step(33): len = 47045.3, overlap = 53.5
PHY-3002 : Step(34): len = 47292.7, overlap = 53.75
PHY-3002 : Step(35): len = 47132.7, overlap = 53.5
PHY-3002 : Step(36): len = 47201.9, overlap = 53.75
PHY-3002 : Step(37): len = 49035.5, overlap = 44.5
PHY-3002 : Step(38): len = 49047.6, overlap = 37
PHY-3002 : Step(39): len = 49111.3, overlap = 37.5
PHY-3002 : Step(40): len = 49163, overlap = 37.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.52537e-05
PHY-3002 : Step(41): len = 49502.5, overlap = 37.5
PHY-3002 : Step(42): len = 49555.8, overlap = 37.5
PHY-3002 : Step(43): len = 49488.7, overlap = 37.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.31337e-05
PHY-3002 : Step(44): len = 49740.9, overlap = 37.75
PHY-3002 : Step(45): len = 49919.5, overlap = 37
PHY-3002 : Step(46): len = 50855.1, overlap = 36
PHY-3002 : Step(47): len = 51019.2, overlap = 35.5
PHY-3002 : Step(48): len = 51055.2, overlap = 35.5
PHY-3002 : Step(49): len = 51034.4, overlap = 34.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87762e-06
PHY-3002 : Step(50): len = 56878.8, overlap = 39
PHY-3002 : Step(51): len = 56352.3, overlap = 43.75
PHY-3002 : Step(52): len = 54570.8, overlap = 45.5
PHY-3002 : Step(53): len = 54120.9, overlap = 48
PHY-3002 : Step(54): len = 53690.3, overlap = 50.25
PHY-3002 : Step(55): len = 53184.8, overlap = 53.5
PHY-3002 : Step(56): len = 52947.5, overlap = 54.75
PHY-3002 : Step(57): len = 52574.4, overlap = 54.5
PHY-3002 : Step(58): len = 52150.4, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.75523e-06
PHY-3002 : Step(59): len = 52016, overlap = 55
PHY-3002 : Step(60): len = 52016, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15105e-05
PHY-3002 : Step(61): len = 52257.7, overlap = 54.5
PHY-3002 : Step(62): len = 52591.8, overlap = 51.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.76579e-05
PHY-3002 : Step(63): len = 52692.6, overlap = 51.75
PHY-3002 : Step(64): len = 53758.8, overlap = 50.25
PHY-3002 : Step(65): len = 57810.6, overlap = 37
PHY-3002 : Step(66): len = 57565.1, overlap = 36.25
PHY-3002 : Step(67): len = 57523.4, overlap = 35.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.97532e-05
PHY-3002 : Step(68): len = 57917.9, overlap = 74
PHY-3002 : Step(69): len = 58739.2, overlap = 68.25
PHY-3002 : Step(70): len = 58625.8, overlap = 67.25
PHY-3002 : Step(71): len = 58246.3, overlap = 66
PHY-3002 : Step(72): len = 57739.9, overlap = 60.75
PHY-3002 : Step(73): len = 57269.8, overlap = 63.25
PHY-3002 : Step(74): len = 56758.1, overlap = 63.5
PHY-3002 : Step(75): len = 56351, overlap = 64.75
PHY-3002 : Step(76): len = 55805.4, overlap = 68.25
PHY-3002 : Step(77): len = 55227.4, overlap = 68
PHY-3002 : Step(78): len = 54951.5, overlap = 70
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.95063e-05
PHY-3002 : Step(79): len = 55570.5, overlap = 68.75
PHY-3002 : Step(80): len = 56049.5, overlap = 68
PHY-3002 : Step(81): len = 56218.3, overlap = 65.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.26179e-05
PHY-3002 : Step(82): len = 58463.4, overlap = 57.75
PHY-3002 : Step(83): len = 59898, overlap = 56.5
PHY-3002 : Step(84): len = 60211, overlap = 57.75
PHY-3002 : Step(85): len = 60329.2, overlap = 57
PHY-3002 : Step(86): len = 60535.8, overlap = 54.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000145236
PHY-3002 : Step(87): len = 62550.9, overlap = 53
PHY-3002 : Step(88): len = 64244, overlap = 51
PHY-3002 : Step(89): len = 65539.2, overlap = 44
PHY-3002 : Step(90): len = 65112.5, overlap = 43.5
PHY-3002 : Step(91): len = 64872.7, overlap = 45.25
PHY-3002 : Step(92): len = 65004, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000262899
PHY-3002 : Step(93): len = 67063.4, overlap = 42.75
PHY-3002 : Step(94): len = 68330.3, overlap = 41
PHY-3002 : Step(95): len = 70141.6, overlap = 40.5
PHY-3002 : Step(96): len = 71078.2, overlap = 39.75
PHY-3002 : Step(97): len = 71022.3, overlap = 36.75
PHY-3002 : Step(98): len = 71095.9, overlap = 37.5
PHY-3002 : Step(99): len = 71251.3, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.166549s wall, 0.062400s user + 0.062400s system = 0.124801s CPU (74.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172905
PHY-3002 : Step(100): len = 73345.3, overlap = 14
PHY-3002 : Step(101): len = 72041.7, overlap = 23
PHY-3002 : Step(102): len = 71052.1, overlap = 28
PHY-3002 : Step(103): len = 70517.3, overlap = 35.25
PHY-3002 : Step(104): len = 70278.8, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345811
PHY-3002 : Step(105): len = 72159.5, overlap = 32.25
PHY-3002 : Step(106): len = 72891.5, overlap = 29.5
PHY-3002 : Step(107): len = 73354.9, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000649907
PHY-3002 : Step(108): len = 74899.2, overlap = 27.25
PHY-3002 : Step(109): len = 76395.9, overlap = 26
PHY-3002 : Step(110): len = 78178.5, overlap = 25.5
PHY-3002 : Step(111): len = 78052.1, overlap = 24
PHY-3002 : Step(112): len = 77843.7, overlap = 21.75
PHY-3002 : Step(113): len = 78269.1, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015006s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.0%)

PHY-3001 : Legalized: Len = 79248.6, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 7.
PHY-3001 : Final: Len = 79468.6, Over = 0
RUN-1003 : finish command "place" in  5.097572s wall, 5.787637s user + 1.060807s system = 6.848444s CPU (134.3%)

RUN-1004 : used memory is 222 MB, reserved memory is 197 MB, peak memory is 223 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 650 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 467
PHY-1001 : Pin misalignment score is improved from 467 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 466
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 541 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 481
PHY-1001 : Pin misalignment score is improved from 481 to 481
PHY-1001 : Pin local connectivity score is improved from 57 to 0
PHY-1001 : End pin swap;  1.274050s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (98.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 689 instances
RUN-1001 : 287 mslices, 288 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1767 nets
RUN-1001 : 957 nets have 2 pins
RUN-1001 : 653 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 95464, over cnt = 258(3%), over = 500, worst = 15
PHY-1002 : len = 97440, over cnt = 148(1%), over = 243, worst = 11
PHY-1002 : len = 98112, over cnt = 136(1%), over = 195, worst = 7
PHY-1002 : len = 100752, over cnt = 40(0%), over = 64, worst = 6
PHY-1002 : len = 101584, over cnt = 25(0%), over = 44, worst = 5
PHY-1002 : len = 101816, over cnt = 22(0%), over = 41, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6831, tnet num: 1765, tinst num: 687, tnode num: 8633, tedge num: 11126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1765 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 4 out of 1767 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1765 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.078495s wall, 1.076407s user + 0.015600s system = 1.092007s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.162875s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (95.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.012777s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 202488, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End Routed; 9.778971s wall, 11.138471s user + 0.171601s system = 11.310073s CPU (115.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 201656, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.288356s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 201656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 201656
PHY-1001 : End DR Iter 2; 0.031303s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (149.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.372995s wall, 16.629707s user + 0.421203s system = 17.050909s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.835245s wall, 19.063322s user + 0.452403s system = 19.515725s CPU (109.4%)

RUN-1004 : used memory is 277 MB, reserved memory is 251 MB, peak memory is 340 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  981   out of   4480   21.90%
#reg                  860   out of   4480   19.20%
#le                  1127
  #lut only           267   out of   1127   23.69%
  #reg only           146   out of   1127   12.95%
  #lut&reg            714   out of   1127   63.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.184872s wall, 1.076407s user + 0.078001s system = 1.154407s CPU (97.4%)

RUN-1004 : used memory is 277 MB, reserved memory is 252 MB, peak memory is 340 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6831, tnet num: 1765, tinst num: 687, tnode num: 8633, tedge num: 11126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1765 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.171750s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (101.2%)

RUN-1004 : used memory is 347 MB, reserved memory is 321 MB, peak memory is 347 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 689
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1767, pip num: 16243
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 784 valid insts, and 43003 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.547688s wall, 14.305292s user + 0.093601s system = 14.398892s CPU (190.8%)

RUN-1004 : used memory is 357 MB, reserved memory is 331 MB, peak memory is 366 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.316952s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (95.9%)

RUN-1004 : used memory is 483 MB, reserved memory is 446 MB, peak memory is 486 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.898976s wall, 2.979619s user + 0.530403s system = 3.510022s CPU (13.0%)

RUN-1004 : used memory is 484 MB, reserved memory is 448 MB, peak memory is 487 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.873943s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (6.8%)

RUN-1004 : used memory is 431 MB, reserved memory is 396 MB, peak memory is 487 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.845569s wall, 5.038832s user + 0.764405s system = 5.803237s CPU (16.2%)

RUN-1004 : used memory is 421 MB, reserved memory is 385 MB, peak memory is 487 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2462/8538 useful/useless nets, 2267/8440 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18188 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2121/633 useful/useless nets, 1926/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2118/1 useful/useless nets, 1923/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2118/0 useful/useless nets, 1923/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.693343s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (105.0%)

RUN-1004 : used memory is 277 MB, reserved memory is 248 MB, peak memory is 487 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1278
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                594
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              24
#MACRO_MUX            452

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |594    |33     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2229/28 useful/useless nets, 2035/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2623/0 useful/useless nets, 2430/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 243 better
SYN-2501 : Optimize round 2
SYN-1032 : 2606/0 useful/useless nets, 2413/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3058/0 useful/useless nets, 2865/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10998, tnet num: 3073, tinst num: 2864, tnode num: 19111, tedge num: 19707.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3073 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 546 (3.90), #lev = 7 (3.43)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 545 (3.90), #lev = 7 (3.43)
SYN-2581 : Mapping with K=5, #lut = 545 (3.90), #lev = 7 (3.43)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1856 instances into 547 LUTs, name keeping = 60%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1741/0 useful/useless nets, 1548/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 592 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 547 LUT to BLE ...
SYN-4008 : Packed 547 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5128 nodes)...
SYN-4004 : #2: Packed 181 SEQ (36282 nodes)...
SYN-4004 : #3: Packed 255 SEQ (32376 nodes)...
SYN-4004 : #4: Packed 273 SEQ (16433 nodes)...
SYN-4004 : #5: Packed 287 SEQ (10860 nodes)...
SYN-4004 : #6: Packed 287 SEQ (4047 nodes)...
SYN-4004 : #7: Packed 287 SEQ (3002 nodes)...
SYN-4004 : #8: Packed 287 SEQ (215 nodes)...
SYN-4004 : #9: Packed 287 SEQ (42 nodes)...
SYN-4004 : #10: Packed 287 SEQ (13 nodes)...
SYN-4005 : Packed 287 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 575/894 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  688   out of   4480   15.36%
#reg                  592   out of   4480   13.21%
#le                   716
  #lut only           124   out of    716   17.32%
  #reg only            28   out of    716    3.91%
  #lut&reg            564   out of    716   78.77%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |716   |688   |592   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.669469s wall, 2.589617s user + 0.078001s system = 2.667617s CPU (99.9%)

RUN-1004 : used memory is 293 MB, reserved memory is 264 MB, peak memory is 487 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2044/120 useful/useless nets, 1206/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1841/203 useful/useless nets, 1003/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1841/0 useful/useless nets, 1003/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.148598s wall, 1.154407s user + 0.093601s system = 1.248008s CPU (108.7%)

RUN-1004 : used memory is 293 MB, reserved memory is 264 MB, peak memory is 487 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1878/0 useful/useless nets, 1044/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1869/0 useful/useless nets, 1035/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2021/0 useful/useless nets, 1187/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 1989/0 useful/useless nets, 1155/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2196/6 useful/useless nets, 1362/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8400, tnet num: 2197, tinst num: 1357, tnode num: 13362, tedge num: 15298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2197 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2054/0 useful/useless nets, 1220/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8344 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14332 nodes)...
SYN-4004 : #4: Packed 76 SEQ (13100 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20738 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24383 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16368 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10857 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5111 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3047 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/965 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.069771s wall, 2.168414s user + 0.062400s system = 2.230814s CPU (107.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 272 MB, peak memory is 487 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.484195s wall, 3.572423s user + 0.202801s system = 3.775224s CPU (108.4%)

RUN-1004 : used memory is 303 MB, reserved memory is 272 MB, peak memory is 487 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n326' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n327' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n337' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n338' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n339' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n340' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n341' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n342' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n343' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n344' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n345' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n336' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n346' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n347' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n348' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n349' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n335' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n334' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n333' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n332' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n331' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n330' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n329' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n328' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n350' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n351' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n361' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n362' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n363' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n364' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n365' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n366' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n367' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n368' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n369' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n360' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n370' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n371' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n372' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n373' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n359' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n358' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n357' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n356' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n355' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n354' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n353' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n352' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (85 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 691 instances
RUN-1001 : 289 mslices, 288 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1746 nets
RUN-1001 : 940 nets have 2 pins
RUN-1001 : 657 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 689 instances, 577 slices, 19 macros(136 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6741, tnet num: 1744, tinst num: 689, tnode num: 8547, tedge num: 10986.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.282542s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (104.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 263963
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(114): len = 179735, overlap = 23.25
PHY-3002 : Step(115): len = 140239, overlap = 22.5
PHY-3002 : Step(116): len = 123132, overlap = 25.5
PHY-3002 : Step(117): len = 108606, overlap = 37.25
PHY-3002 : Step(118): len = 97064.4, overlap = 41.5
PHY-3002 : Step(119): len = 87760.8, overlap = 44
PHY-3002 : Step(120): len = 78627.4, overlap = 48.75
PHY-3002 : Step(121): len = 71275.9, overlap = 57.75
PHY-3002 : Step(122): len = 65586, overlap = 64.25
PHY-3002 : Step(123): len = 59209.1, overlap = 67.5
PHY-3002 : Step(124): len = 55250.8, overlap = 67.5
PHY-3002 : Step(125): len = 52577.9, overlap = 70.25
PHY-3002 : Step(126): len = 47943.1, overlap = 72.5
PHY-3002 : Step(127): len = 47041.7, overlap = 72
PHY-3002 : Step(128): len = 44690, overlap = 73.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34188e-06
PHY-3002 : Step(129): len = 44070, overlap = 73
PHY-3002 : Step(130): len = 43930.7, overlap = 72.25
PHY-3002 : Step(131): len = 44189.6, overlap = 71.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.68375e-06
PHY-3002 : Step(132): len = 44201.2, overlap = 70.5
PHY-3002 : Step(133): len = 44424.9, overlap = 72.25
PHY-3002 : Step(134): len = 44931.4, overlap = 65
PHY-3002 : Step(135): len = 45439.1, overlap = 63.75
PHY-3002 : Step(136): len = 46421.4, overlap = 53.25
PHY-3002 : Step(137): len = 46509.5, overlap = 57.5
PHY-3002 : Step(138): len = 46822.1, overlap = 53
PHY-3002 : Step(139): len = 47153.9, overlap = 50.5
PHY-3002 : Step(140): len = 47422.4, overlap = 51.5
PHY-3002 : Step(141): len = 47052.9, overlap = 51.75
PHY-3002 : Step(142): len = 46722, overlap = 47.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.73675e-05
PHY-3002 : Step(143): len = 47160, overlap = 47.75
PHY-3002 : Step(144): len = 47398.2, overlap = 47.75
PHY-3002 : Step(145): len = 47492.2, overlap = 47.5
PHY-3002 : Step(146): len = 47526.6, overlap = 47.75
PHY-3002 : Step(147): len = 47628.9, overlap = 52.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.4735e-05
PHY-3002 : Step(148): len = 47847.6, overlap = 52.25
PHY-3002 : Step(149): len = 47976, overlap = 51.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004532s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50109e-06
PHY-3002 : Step(150): len = 52159.5, overlap = 46.25
PHY-3002 : Step(151): len = 51802.6, overlap = 47.5
PHY-3002 : Step(152): len = 50528.2, overlap = 49.25
PHY-3002 : Step(153): len = 50133.8, overlap = 50.25
PHY-3002 : Step(154): len = 49782.2, overlap = 51.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00217e-06
PHY-3002 : Step(155): len = 49489.5, overlap = 51.75
PHY-3002 : Step(156): len = 49424.8, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00434e-06
PHY-3002 : Step(157): len = 49322.5, overlap = 50.75
PHY-3002 : Step(158): len = 49347.7, overlap = 50.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.72707e-06
PHY-3002 : Step(159): len = 49355.8, overlap = 78.75
PHY-3002 : Step(160): len = 49426, overlap = 78.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34541e-05
PHY-3002 : Step(161): len = 49612.3, overlap = 77.25
PHY-3002 : Step(162): len = 49870.2, overlap = 74.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31894e-05
PHY-3002 : Step(163): len = 50048.9, overlap = 74
PHY-3002 : Step(164): len = 51777, overlap = 70.25
PHY-3002 : Step(165): len = 53133.8, overlap = 71
PHY-3002 : Step(166): len = 52782.7, overlap = 69.75
PHY-3002 : Step(167): len = 52676, overlap = 68.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.63789e-05
PHY-3002 : Step(168): len = 53595.7, overlap = 68.25
PHY-3002 : Step(169): len = 55042.4, overlap = 65
PHY-3002 : Step(170): len = 55629.3, overlap = 64.25
PHY-3002 : Step(171): len = 56036.6, overlap = 64.5
PHY-3002 : Step(172): len = 56361.6, overlap = 63
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.27577e-05
PHY-3002 : Step(173): len = 58065.9, overlap = 58
PHY-3002 : Step(174): len = 60118.8, overlap = 56.75
PHY-3002 : Step(175): len = 61269.6, overlap = 50
PHY-3002 : Step(176): len = 60405.3, overlap = 49.5
PHY-3002 : Step(177): len = 60165, overlap = 50
PHY-3002 : Step(178): len = 60602.5, overlap = 49.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0001769
PHY-3002 : Step(179): len = 62714, overlap = 44.5
PHY-3002 : Step(180): len = 64323.3, overlap = 40.5
PHY-3002 : Step(181): len = 65557.5, overlap = 39.25
PHY-3002 : Step(182): len = 65564.3, overlap = 40
PHY-3002 : Step(183): len = 65614.5, overlap = 39.75
PHY-3002 : Step(184): len = 65752.5, overlap = 37.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000329746
PHY-3002 : Step(185): len = 68008.8, overlap = 36.25
PHY-3002 : Step(186): len = 68889.6, overlap = 33.25
PHY-3002 : Step(187): len = 69724.8, overlap = 30.75
PHY-3002 : Step(188): len = 70817.9, overlap = 31.25
PHY-3002 : Step(189): len = 71328.8, overlap = 30
PHY-3002 : Step(190): len = 71547.5, overlap = 31.25
PHY-3002 : Step(191): len = 71496.7, overlap = 31.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000648425
PHY-3002 : Step(192): len = 73286.4, overlap = 29.5
PHY-3002 : Step(193): len = 73764.7, overlap = 27.25
PHY-3002 : Step(194): len = 74861.5, overlap = 25.75
PHY-3002 : Step(195): len = 75778.5, overlap = 25
PHY-3002 : Step(196): len = 75925.5, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.296286s wall, 0.156001s user + 0.171601s system = 0.327602s CPU (110.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248858
PHY-3002 : Step(197): len = 73788.4, overlap = 12.75
PHY-3002 : Step(198): len = 72735.5, overlap = 17.75
PHY-3002 : Step(199): len = 71964.6, overlap = 24
PHY-3002 : Step(200): len = 71527.5, overlap = 25.5
PHY-3002 : Step(201): len = 71303.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000497717
PHY-3002 : Step(202): len = 72866.1, overlap = 24.25
PHY-3002 : Step(203): len = 73336.9, overlap = 22.5
PHY-3002 : Step(204): len = 73870.7, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000990985
PHY-3002 : Step(205): len = 75150.4, overlap = 21
PHY-3002 : Step(206): len = 75741.6, overlap = 20
PHY-3002 : Step(207): len = 76395.5, overlap = 17.75
PHY-3002 : Step(208): len = 76869.2, overlap = 18.75
PHY-3002 : Step(209): len = 77386.5, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013182s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.3%)

PHY-3001 : Legalized: Len = 77440.3, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 10.
PHY-3001 : Final: Len = 77608.3, Over = 0
RUN-1003 : finish command "place" in  4.279769s wall, 5.647236s user + 0.967206s system = 6.614442s CPU (154.6%)

RUN-1004 : used memory is 304 MB, reserved memory is 273 MB, peak memory is 487 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 625 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 472
PHY-1001 : Pin misalignment score is improved from 472 to 471
PHY-1001 : Pin misalignment score is improved from 471 to 471
PHY-1001 : Pin local connectivity score is improved from 125 to 0
PHY-1001 : Pin misalignment score is improved from 542 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 479
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  0.446256s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (97.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 691 instances
RUN-1001 : 289 mslices, 288 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1746 nets
RUN-1001 : 940 nets have 2 pins
RUN-1001 : 657 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 93960, over cnt = 245(3%), over = 434, worst = 12
PHY-1002 : len = 94824, over cnt = 137(1%), over = 212, worst = 9
PHY-1002 : len = 95512, over cnt = 112(1%), over = 156, worst = 6
PHY-1002 : len = 97904, over cnt = 35(0%), over = 50, worst = 5
PHY-1002 : len = 98720, over cnt = 19(0%), over = 30, worst = 3
PHY-1002 : len = 98680, over cnt = 17(0%), over = 28, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6741, tnet num: 1744, tinst num: 689, tnode num: 8547, tedge num: 10986.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 3 out of 1746 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.076020s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (98.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 20432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124660s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 20696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009625s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 202080, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End Routed; 7.831585s wall, 8.798456s user + 0.062400s system = 8.860857s CPU (113.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 201664, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.048420s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 201680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.024346s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 201696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 201696
PHY-1001 : End DR Iter 3; 0.022510s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.456220s wall, 11.403673s user + 0.078001s system = 11.481674s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.088916s wall, 13.010483s user + 0.078001s system = 13.088484s CPU (108.3%)

RUN-1004 : used memory is 353 MB, reserved memory is 318 MB, peak memory is 487 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  963   out of   4480   21.50%
#reg                  860   out of   4480   19.20%
#le                  1129
  #lut only           269   out of   1129   23.83%
  #reg only           166   out of   1129   14.70%
  #lut&reg            694   out of   1129   61.47%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.223759s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (99.4%)

RUN-1004 : used memory is 353 MB, reserved memory is 318 MB, peak memory is 487 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6741, tnet num: 1744, tinst num: 689, tnode num: 8547, tedge num: 10986.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.172234s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (98.5%)

RUN-1004 : used memory is 386 MB, reserved memory is 350 MB, peak memory is 487 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 691
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1746, pip num: 16037
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 841 valid insts, and 42254 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  8.235354s wall, 14.991696s user + 0.031200s system = 15.022896s CPU (182.4%)

RUN-1004 : used memory is 394 MB, reserved memory is 358 MB, peak memory is 487 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.402342s wall, 0.280802s user + 0.062400s system = 0.343202s CPU (24.5%)

RUN-1004 : used memory is 448 MB, reserved memory is 412 MB, peak memory is 487 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.909848s wall, 1.279208s user + 0.124801s system = 1.404009s CPU (48.3%)

RUN-1004 : used memory is 438 MB, reserved memory is 402 MB, peak memory is 487 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.704491s wall, 1.872012s user + 0.046800s system = 1.918812s CPU (112.6%)

RUN-1004 : used memory is 304 MB, reserved memory is 271 MB, peak memory is 487 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.533628s wall, 2.464816s user + 0.078001s system = 2.542816s CPU (100.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 294 MB, peak memory is 487 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.135499s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (105.8%)

RUN-1004 : used memory is 325 MB, reserved memory is 295 MB, peak memory is 487 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.061460s wall, 2.028013s user + 0.031200s system = 2.059213s CPU (99.9%)

RUN-1004 : used memory is 333 MB, reserved memory is 303 MB, peak memory is 487 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.465281s wall, 3.478822s user + 0.093601s system = 3.572423s CPU (103.1%)

RUN-1004 : used memory is 333 MB, reserved memory is 303 MB, peak memory is 487 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.287957s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (108.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(210): len = 195965, overlap = 22.5
PHY-3002 : Step(211): len = 157163, overlap = 24.25
PHY-3002 : Step(212): len = 135379, overlap = 24
PHY-3002 : Step(213): len = 121426, overlap = 36
PHY-3002 : Step(214): len = 109287, overlap = 35
PHY-3002 : Step(215): len = 99332.2, overlap = 45.5
PHY-3002 : Step(216): len = 90217.3, overlap = 49.75
PHY-3002 : Step(217): len = 83319.2, overlap = 53.75
PHY-3002 : Step(218): len = 76580.8, overlap = 54.75
PHY-3002 : Step(219): len = 67642.2, overlap = 63.25
PHY-3002 : Step(220): len = 62617, overlap = 67.5
PHY-3002 : Step(221): len = 57564.9, overlap = 72
PHY-3002 : Step(222): len = 53319.6, overlap = 74
PHY-3002 : Step(223): len = 48493.6, overlap = 77
PHY-3002 : Step(224): len = 47357.4, overlap = 77.25
PHY-3002 : Step(225): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(226): len = 44211.2, overlap = 76.5
PHY-3002 : Step(227): len = 43776.7, overlap = 76.25
PHY-3002 : Step(228): len = 43624.3, overlap = 75.25
PHY-3002 : Step(229): len = 43311.2, overlap = 75.5
PHY-3002 : Step(230): len = 42789.9, overlap = 76.5
PHY-3002 : Step(231): len = 43024.8, overlap = 75
PHY-3002 : Step(232): len = 42765.6, overlap = 73.75
PHY-3002 : Step(233): len = 42901.7, overlap = 70.25
PHY-3002 : Step(234): len = 42858.6, overlap = 68.5
PHY-3002 : Step(235): len = 42814.9, overlap = 63
PHY-3002 : Step(236): len = 42925.4, overlap = 60.25
PHY-3002 : Step(237): len = 43173.2, overlap = 53.5
PHY-3002 : Step(238): len = 42725.1, overlap = 54
PHY-3002 : Step(239): len = 42707.4, overlap = 54.75
PHY-3002 : Step(240): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(241): len = 42569.4, overlap = 55.5
PHY-3002 : Step(242): len = 42471.8, overlap = 56.75
PHY-3002 : Step(243): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(244): len = 42702.2, overlap = 53.5
PHY-3002 : Step(245): len = 43184.5, overlap = 54.75
PHY-3002 : Step(246): len = 46367.3, overlap = 48.75
PHY-3002 : Step(247): len = 47011.9, overlap = 52.25
PHY-3002 : Step(248): len = 46222.8, overlap = 52
PHY-3002 : Step(249): len = 45884.3, overlap = 51.5
PHY-3002 : Step(250): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(251): len = 46356.9, overlap = 51.5
PHY-3002 : Step(252): len = 47010.8, overlap = 49.75
PHY-3002 : Step(253): len = 47318.1, overlap = 49
PHY-3002 : Step(254): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(255): len = 47654.3, overlap = 48.25
PHY-3002 : Step(256): len = 47809.8, overlap = 47.75
PHY-3002 : Step(257): len = 48614.8, overlap = 46.5
PHY-3002 : Step(258): len = 48692.8, overlap = 43.75
PHY-3002 : Step(259): len = 48915.5, overlap = 43.5
PHY-3002 : Step(260): len = 48905.1, overlap = 43.75
PHY-3002 : Step(261): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005582s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (279.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(262): len = 53958.4, overlap = 44.5
PHY-3002 : Step(263): len = 53409.6, overlap = 48
PHY-3002 : Step(264): len = 51853.3, overlap = 47.5
PHY-3002 : Step(265): len = 51171.6, overlap = 46.5
PHY-3002 : Step(266): len = 50770.5, overlap = 47.25
PHY-3002 : Step(267): len = 50212.5, overlap = 47.5
PHY-3002 : Step(268): len = 50189.8, overlap = 46.75
PHY-3002 : Step(269): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(270): len = 49630.5, overlap = 47.25
PHY-3002 : Step(271): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(272): len = 49617.3, overlap = 47.25
PHY-3002 : Step(273): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(274): len = 49725.8, overlap = 77.5
PHY-3002 : Step(275): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(276): len = 50130.3, overlap = 75.75
PHY-3002 : Step(277): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(278): len = 51449.1, overlap = 68
PHY-3002 : Step(279): len = 53931, overlap = 63.75
PHY-3002 : Step(280): len = 54873, overlap = 62.75
PHY-3002 : Step(281): len = 54787.7, overlap = 63.5
PHY-3002 : Step(282): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(283): len = 56042.1, overlap = 61.25
PHY-3002 : Step(284): len = 58502.4, overlap = 57.5
PHY-3002 : Step(285): len = 58949.2, overlap = 56.5
PHY-3002 : Step(286): len = 58512.8, overlap = 55.75
PHY-3002 : Step(287): len = 58476.2, overlap = 54.75
PHY-3002 : Step(288): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(289): len = 60871.8, overlap = 49.5
PHY-3002 : Step(290): len = 62282.7, overlap = 47.5
PHY-3002 : Step(291): len = 64077.8, overlap = 45.5
PHY-3002 : Step(292): len = 64191.1, overlap = 46.5
PHY-3002 : Step(293): len = 64166.2, overlap = 48.25
PHY-3002 : Step(294): len = 64614.6, overlap = 47.25
PHY-3002 : Step(295): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(296): len = 66760.1, overlap = 42.25
PHY-3002 : Step(297): len = 67953.1, overlap = 40.5
PHY-3002 : Step(298): len = 69189.3, overlap = 39.25
PHY-3002 : Step(299): len = 69818.4, overlap = 35.5
PHY-3002 : Step(300): len = 70086.3, overlap = 36.5
PHY-3002 : Step(301): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(302): len = 71801.9, overlap = 35.25
PHY-3002 : Step(303): len = 72788.1, overlap = 32.5
PHY-3002 : Step(304): len = 73759.1, overlap = 31.75
PHY-3002 : Step(305): len = 73885.3, overlap = 31.75
PHY-3002 : Step(306): len = 73818.3, overlap = 29
PHY-3002 : Step(307): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.273435s wall, 0.156001s user + 0.156001s system = 0.312002s CPU (114.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(308): len = 72917.2, overlap = 17.25
PHY-3002 : Step(309): len = 71929.6, overlap = 20.75
PHY-3002 : Step(310): len = 71068.6, overlap = 25.25
PHY-3002 : Step(311): len = 70407.2, overlap = 29.25
PHY-3002 : Step(312): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(313): len = 71727.2, overlap = 25.5
PHY-3002 : Step(314): len = 72411.2, overlap = 24.75
PHY-3002 : Step(315): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(316): len = 74385.7, overlap = 22.25
PHY-3002 : Step(317): len = 75456.9, overlap = 22
PHY-3002 : Step(318): len = 76695.1, overlap = 21.5
PHY-3002 : Step(319): len = 76846, overlap = 21.25
PHY-3002 : Step(320): len = 76931.8, overlap = 20.75
PHY-3002 : Step(321): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.785531s wall, 5.787637s user + 1.045207s system = 6.832844s CPU (142.8%)

RUN-1004 : used memory is 335 MB, reserved memory is 305 MB, peak memory is 487 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.446218s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (104.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.124131s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (98.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163579s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (95.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.043588s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (71.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005395s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.438252s wall, 9.219659s user + 0.046800s system = 9.266459s CPU (109.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.138265s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (90.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.026841s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (116.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.185819s wall, 11.856076s user + 0.140401s system = 11.996477s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.866530s wall, 13.572087s user + 0.156001s system = 13.728088s CPU (106.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 340 MB, peak memory is 487 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.224484s wall, 1.154407s user + 0.078001s system = 1.232408s CPU (100.6%)

RUN-1004 : used memory is 375 MB, reserved memory is 340 MB, peak memory is 487 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.182397s wall, 1.107607s user + 0.078001s system = 1.185608s CPU (100.3%)

RUN-1004 : used memory is 411 MB, reserved memory is 375 MB, peak memory is 487 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.725982s wall, 14.196091s user + 0.015600s system = 14.211691s CPU (183.9%)

RUN-1004 : used memory is 420 MB, reserved memory is 384 MB, peak memory is 487 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.409289s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (23.2%)

RUN-1004 : used memory is 475 MB, reserved memory is 438 MB, peak memory is 487 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.926407s wall, 1.372809s user + 0.078001s system = 1.450809s CPU (49.6%)

RUN-1004 : used memory is 464 MB, reserved memory is 428 MB, peak memory is 487 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.307635s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (97.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 493 MB, peak memory is 532 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.914417s wall, 2.995219s user + 0.670804s system = 3.666024s CPU (13.6%)

RUN-1004 : used memory is 531 MB, reserved memory is 495 MB, peak memory is 533 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.882887s wall, 0.343202s user + 0.140401s system = 0.483603s CPU (7.0%)

RUN-1004 : used memory is 476 MB, reserved memory is 444 MB, peak memory is 533 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.867195s wall, 5.085633s user + 0.889206s system = 5.974838s CPU (16.7%)

RUN-1004 : used memory is 466 MB, reserved memory is 434 MB, peak memory is 533 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.762591s wall, 1.747211s user + 0.046800s system = 1.794012s CPU (101.8%)

RUN-1004 : used memory is 358 MB, reserved memory is 334 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.581596s wall, 2.589617s user + 0.046800s system = 2.636417s CPU (102.1%)

RUN-1004 : used memory is 362 MB, reserved memory is 337 MB, peak memory is 533 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.179759s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (93.9%)

RUN-1004 : used memory is 362 MB, reserved memory is 337 MB, peak memory is 533 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.029309s wall, 2.059213s user + 0.031200s system = 2.090413s CPU (103.0%)

RUN-1004 : used memory is 363 MB, reserved memory is 337 MB, peak memory is 533 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.488325s wall, 3.447622s user + 0.046800s system = 3.494422s CPU (100.2%)

RUN-1004 : used memory is 363 MB, reserved memory is 337 MB, peak memory is 533 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.284543s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(322): len = 195965, overlap = 22.5
PHY-3002 : Step(323): len = 157163, overlap = 24.25
PHY-3002 : Step(324): len = 135379, overlap = 24
PHY-3002 : Step(325): len = 121426, overlap = 36
PHY-3002 : Step(326): len = 109287, overlap = 35
PHY-3002 : Step(327): len = 99332.2, overlap = 45.5
PHY-3002 : Step(328): len = 90217.3, overlap = 49.75
PHY-3002 : Step(329): len = 83319.2, overlap = 53.75
PHY-3002 : Step(330): len = 76580.8, overlap = 54.75
PHY-3002 : Step(331): len = 67642.2, overlap = 63.25
PHY-3002 : Step(332): len = 62617, overlap = 67.5
PHY-3002 : Step(333): len = 57564.9, overlap = 72
PHY-3002 : Step(334): len = 53319.6, overlap = 74
PHY-3002 : Step(335): len = 48493.6, overlap = 77
PHY-3002 : Step(336): len = 47357.4, overlap = 77.25
PHY-3002 : Step(337): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(338): len = 44211.2, overlap = 76.5
PHY-3002 : Step(339): len = 43776.7, overlap = 76.25
PHY-3002 : Step(340): len = 43624.3, overlap = 75.25
PHY-3002 : Step(341): len = 43311.2, overlap = 75.5
PHY-3002 : Step(342): len = 42789.9, overlap = 76.5
PHY-3002 : Step(343): len = 43024.8, overlap = 75
PHY-3002 : Step(344): len = 42765.6, overlap = 73.75
PHY-3002 : Step(345): len = 42901.7, overlap = 70.25
PHY-3002 : Step(346): len = 42858.6, overlap = 68.5
PHY-3002 : Step(347): len = 42814.9, overlap = 63
PHY-3002 : Step(348): len = 42925.4, overlap = 60.25
PHY-3002 : Step(349): len = 43173.2, overlap = 53.5
PHY-3002 : Step(350): len = 42725.1, overlap = 54
PHY-3002 : Step(351): len = 42707.4, overlap = 54.75
PHY-3002 : Step(352): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(353): len = 42569.4, overlap = 55.5
PHY-3002 : Step(354): len = 42471.8, overlap = 56.75
PHY-3002 : Step(355): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(356): len = 42702.2, overlap = 53.5
PHY-3002 : Step(357): len = 43184.5, overlap = 54.75
PHY-3002 : Step(358): len = 46367.3, overlap = 48.75
PHY-3002 : Step(359): len = 47011.9, overlap = 52.25
PHY-3002 : Step(360): len = 46222.8, overlap = 52
PHY-3002 : Step(361): len = 45884.3, overlap = 51.5
PHY-3002 : Step(362): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(363): len = 46356.9, overlap = 51.5
PHY-3002 : Step(364): len = 47010.8, overlap = 49.75
PHY-3002 : Step(365): len = 47318.1, overlap = 49
PHY-3002 : Step(366): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(367): len = 47654.3, overlap = 48.25
PHY-3002 : Step(368): len = 47809.8, overlap = 47.75
PHY-3002 : Step(369): len = 48614.8, overlap = 46.5
PHY-3002 : Step(370): len = 48692.8, overlap = 43.75
PHY-3002 : Step(371): len = 48915.5, overlap = 43.5
PHY-3002 : Step(372): len = 48905.1, overlap = 43.75
PHY-3002 : Step(373): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005422s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(374): len = 53958.4, overlap = 44.5
PHY-3002 : Step(375): len = 53409.6, overlap = 48
PHY-3002 : Step(376): len = 51853.3, overlap = 47.5
PHY-3002 : Step(377): len = 51171.6, overlap = 46.5
PHY-3002 : Step(378): len = 50770.5, overlap = 47.25
PHY-3002 : Step(379): len = 50212.5, overlap = 47.5
PHY-3002 : Step(380): len = 50189.8, overlap = 46.75
PHY-3002 : Step(381): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(382): len = 49630.5, overlap = 47.25
PHY-3002 : Step(383): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(384): len = 49617.3, overlap = 47.25
PHY-3002 : Step(385): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(386): len = 49725.8, overlap = 77.5
PHY-3002 : Step(387): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(388): len = 50130.3, overlap = 75.75
PHY-3002 : Step(389): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(390): len = 51449.1, overlap = 68
PHY-3002 : Step(391): len = 53931, overlap = 63.75
PHY-3002 : Step(392): len = 54873, overlap = 62.75
PHY-3002 : Step(393): len = 54787.7, overlap = 63.5
PHY-3002 : Step(394): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(395): len = 56042.1, overlap = 61.25
PHY-3002 : Step(396): len = 58502.4, overlap = 57.5
PHY-3002 : Step(397): len = 58949.2, overlap = 56.5
PHY-3002 : Step(398): len = 58512.8, overlap = 55.75
PHY-3002 : Step(399): len = 58476.2, overlap = 54.75
PHY-3002 : Step(400): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(401): len = 60871.8, overlap = 49.5
PHY-3002 : Step(402): len = 62282.7, overlap = 47.5
PHY-3002 : Step(403): len = 64077.8, overlap = 45.5
PHY-3002 : Step(404): len = 64191.1, overlap = 46.5
PHY-3002 : Step(405): len = 64166.2, overlap = 48.25
PHY-3002 : Step(406): len = 64614.6, overlap = 47.25
PHY-3002 : Step(407): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(408): len = 66760.1, overlap = 42.25
PHY-3002 : Step(409): len = 67953.1, overlap = 40.5
PHY-3002 : Step(410): len = 69189.3, overlap = 39.25
PHY-3002 : Step(411): len = 69818.4, overlap = 35.5
PHY-3002 : Step(412): len = 70086.3, overlap = 36.5
PHY-3002 : Step(413): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(414): len = 71801.9, overlap = 35.25
PHY-3002 : Step(415): len = 72788.1, overlap = 32.5
PHY-3002 : Step(416): len = 73759.1, overlap = 31.75
PHY-3002 : Step(417): len = 73885.3, overlap = 31.75
PHY-3002 : Step(418): len = 73818.3, overlap = 29
PHY-3002 : Step(419): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.247509s wall, 0.140401s user + 0.140401s system = 0.280802s CPU (113.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(420): len = 72917.2, overlap = 17.25
PHY-3002 : Step(421): len = 71929.6, overlap = 20.75
PHY-3002 : Step(422): len = 71068.6, overlap = 25.25
PHY-3002 : Step(423): len = 70407.2, overlap = 29.25
PHY-3002 : Step(424): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(425): len = 71727.2, overlap = 25.5
PHY-3002 : Step(426): len = 72411.2, overlap = 24.75
PHY-3002 : Step(427): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(428): len = 74385.7, overlap = 22.25
PHY-3002 : Step(429): len = 75456.9, overlap = 22
PHY-3002 : Step(430): len = 76695.1, overlap = 21.5
PHY-3002 : Step(431): len = 76846, overlap = 21.25
PHY-3002 : Step(432): len = 76931.8, overlap = 20.75
PHY-3002 : Step(433): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013174s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.4%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.960890s wall, 6.676843s user + 1.076407s system = 7.753250s CPU (156.3%)

RUN-1004 : used memory is 364 MB, reserved memory is 338 MB, peak memory is 533 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.477516s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (101.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.082092s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.162220s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.044441s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005744s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (271.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.084776s wall, 8.923257s user + 0.031200s system = 8.954457s CPU (110.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.137613s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (102.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.027443s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (56.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.823494s wall, 11.575274s user + 0.109201s system = 11.684475s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.493417s wall, 13.291285s user + 0.124801s system = 13.416086s CPU (107.4%)

RUN-1004 : used memory is 398 MB, reserved memory is 366 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.303288s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (98.2%)

RUN-1004 : used memory is 398 MB, reserved memory is 366 MB, peak memory is 533 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.180847s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (97.8%)

RUN-1004 : used memory is 429 MB, reserved memory is 396 MB, peak memory is 533 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  8.922356s wall, 16.489306s user + 0.000000s system = 16.489306s CPU (184.8%)

RUN-1004 : used memory is 434 MB, reserved memory is 398 MB, peak memory is 533 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.340493s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (97.8%)

RUN-1004 : used memory is 534 MB, reserved memory is 497 MB, peak memory is 537 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.901428s wall, 2.995219s user + 0.530403s system = 3.525623s CPU (13.1%)

RUN-1004 : used memory is 536 MB, reserved memory is 499 MB, peak memory is 538 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.868328s wall, 0.452403s user + 0.109201s system = 0.561604s CPU (8.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 443 MB, peak memory is 538 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.877963s wall, 5.272834s user + 0.702005s system = 5.974838s CPU (16.7%)

RUN-1004 : used memory is 469 MB, reserved memory is 434 MB, peak memory is 538 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000011000111001
KIT-1004 : ChipWatcher: the value of status register = 010000000011111101
KIT-1004 : ChipWatcher: the value of status register = 010000000111011100
KIT-1004 : ChipWatcher: the value of status register = 010000011110101001
KIT-1004 : ChipWatcher: the value of status register = 110000000001010000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x65_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x65_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x65_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x65_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x65_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000000000000
GUI-1001 : Delete h2h_haddrw successfully
GUI-1001 : Delete h2h_haddr successfully
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2462/8564 useful/useless nets, 2264/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2118/636 useful/useless nets, 1920/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2115/1 useful/useless nets, 1917/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2115/0 useful/useless nets, 1917/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.734814s wall, 2.667617s user + 0.124801s system = 2.792418s CPU (161.0%)

RUN-1004 : used memory is 377 MB, reserved memory is 352 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2226/28 useful/useless nets, 2029/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2640/0 useful/useless nets, 2444/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2619/0 useful/useless nets, 2423/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3116/0 useful/useless nets, 2920/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11228, tnet num: 3131, tinst num: 2919, tnode num: 19316, tedge num: 20089.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1748/0 useful/useless nets, 1552/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (34492 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31514 nodes)...
SYN-4004 : #4: Packed 289 SEQ (13602 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2396 nodes)...
SYN-4004 : #6: Packed 313 SEQ (143 nodes)...
SYN-4004 : #7: Packed 313 SEQ (38 nodes)...
SYN-4004 : #8: Packed 313 SEQ (73 nodes)...
SYN-4004 : #9: Packed 313 SEQ (17 nodes)...
SYN-4004 : #10: Packed 313 SEQ (0 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/868 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.447382s wall, 2.371215s user + 0.046800s system = 2.418016s CPU (98.8%)

RUN-1004 : used memory is 386 MB, reserved memory is 361 MB, peak memory is 538 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-5606 WARNING: ChipWatcher: condition expr 

			 is invalid.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 0 trigger nets, 33 data nets.
KIT-5609 WARNING: ChipWatcher: there are 1 errors happened during importing.
KIT-1004 : Chipwatcher code = 1000001011001010
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=22,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=22,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-8007 ERROR: part-select direction is opposite from prefix index direction in C:/Anlogic/TD4.5.12562/cw\trigger.v(92)
HDL-1007 : see declaration of 'control' in C:/Anlogic/TD4.5.12562/cw\trigger.v(48)
HDL-8007 ERROR: index 22 is out of range [21:0] for 'control' in C:/Anlogic/TD4.5.12562/cw\trigger.v(92)
HDL-1007 : module 'trigger' remains a black box, due to errors in its contents in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-8007 ERROR: trigger(CTRL_REG_LEN=22,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) is a black box in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
KIT-8417 ERROR: ChipWatcher: read chipwatcher source file failed.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.056876s wall, 1.029607s user + 0.031200s system = 1.060807s CPU (100.4%)

RUN-1004 : used memory is 340 MB, reserved memory is 309 MB, peak memory is 538 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-5606 WARNING: ChipWatcher: condition expr 

			 is invalid.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 0 trigger nets, 33 data nets.
KIT-5609 WARNING: ChipWatcher: there are 1 errors happened during importing.
KIT-1004 : Chipwatcher code = 1000001011001010
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=22,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=22,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-8007 ERROR: part-select direction is opposite from prefix index direction in C:/Anlogic/TD4.5.12562/cw\trigger.v(92)
HDL-1007 : see declaration of 'control' in C:/Anlogic/TD4.5.12562/cw\trigger.v(48)
HDL-8007 ERROR: index 22 is out of range [21:0] for 'control' in C:/Anlogic/TD4.5.12562/cw\trigger.v(92)
HDL-1007 : module 'trigger' remains a black box, due to errors in its contents in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-8007 ERROR: trigger(CTRL_REG_LEN=22,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) is a black box in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
KIT-8417 ERROR: ChipWatcher: read chipwatcher source file failed.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : Enable bus trigger h2h_hrdata success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.036533s wall, 1.029607s user + 0.046800s system = 1.076407s CPU (103.8%)

RUN-1004 : used memory is 342 MB, reserved memory is 313 MB, peak memory is 538 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 32 trigger nets, 33 data nets.
KIT-1004 : Chipwatcher code = 0100111011011000
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2047/120 useful/useless nets, 1176/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1844/203 useful/useless nets, 973/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1844/0 useful/useless nets, 973/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1877/0 useful/useless nets, 1008/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1872/0 useful/useless nets, 1003/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2024/0 useful/useless nets, 1155/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 1992/0 useful/useless nets, 1123/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2199/6 useful/useless nets, 1330/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8378, tnet num: 2200, tinst num: 1325, tnode num: 13275, tedge num: 15279.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2057/0 useful/useless nets, 1188/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1070 nodes)...
SYN-4005 : Packed 45 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 278/964 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.086887s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (106.2%)

RUN-1004 : used memory is 375 MB, reserved memory is 348 MB, peak memory is 538 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.222454s wall, 2.199614s user + 0.093601s system = 2.293215s CPU (103.2%)

RUN-1004 : used memory is 375 MB, reserved memory is 348 MB, peak memory is 538 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n324' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n325' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n335' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n336' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n337' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n338' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n339' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n340' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n341' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n342' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n343' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n334' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n344' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n345' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n346' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n347' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n333' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n332' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n331' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n330' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n329' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n328' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n327' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n326' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n348' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n349' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n359' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n360' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n361' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n362' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n363' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n364' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n365' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n366' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n367' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n358' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n368' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n369' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n370' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n371' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n357' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n356' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n355' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n354' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n353' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n352' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n351' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n350' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 704 instances
RUN-1001 : 296 mslices, 296 lslices, 102 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1755 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 617 nets have [3 - 5] pins
RUN-1001 : 108 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 702 instances, 592 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6794, tnet num: 1753, tinst num: 702, tnode num: 8614, tedge num: 11085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.292274s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (106.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 265515
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(434): len = 185291, overlap = 13.75
PHY-3002 : Step(435): len = 141841, overlap = 17
PHY-3002 : Step(436): len = 123200, overlap = 23.75
PHY-3002 : Step(437): len = 108162, overlap = 31
PHY-3002 : Step(438): len = 98040.1, overlap = 35
PHY-3002 : Step(439): len = 88924, overlap = 38.75
PHY-3002 : Step(440): len = 79487.3, overlap = 48.25
PHY-3002 : Step(441): len = 72176.6, overlap = 53
PHY-3002 : Step(442): len = 63811.4, overlap = 57.75
PHY-3002 : Step(443): len = 58166.5, overlap = 60.5
PHY-3002 : Step(444): len = 52532.5, overlap = 65.5
PHY-3002 : Step(445): len = 47684.4, overlap = 68.25
PHY-3002 : Step(446): len = 46118.1, overlap = 69.75
PHY-3002 : Step(447): len = 43374.8, overlap = 74.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.83638e-06
PHY-3002 : Step(448): len = 42453.6, overlap = 73.25
PHY-3002 : Step(449): len = 42622, overlap = 70.5
PHY-3002 : Step(450): len = 43948.7, overlap = 63.5
PHY-3002 : Step(451): len = 42802.6, overlap = 62.5
PHY-3002 : Step(452): len = 42841.6, overlap = 61.5
PHY-3002 : Step(453): len = 44016.8, overlap = 57.5
PHY-3002 : Step(454): len = 43686.9, overlap = 56.75
PHY-3002 : Step(455): len = 43706.6, overlap = 56.75
PHY-3002 : Step(456): len = 44211.6, overlap = 57
PHY-3002 : Step(457): len = 43634.8, overlap = 55.75
PHY-3002 : Step(458): len = 43715.6, overlap = 55
PHY-3002 : Step(459): len = 43730.8, overlap = 54.75
PHY-3002 : Step(460): len = 43913.1, overlap = 55.5
PHY-3002 : Step(461): len = 43123.7, overlap = 56.5
PHY-3002 : Step(462): len = 42850.1, overlap = 58.25
PHY-3002 : Step(463): len = 42989.9, overlap = 58.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.16728e-05
PHY-3002 : Step(464): len = 42889.1, overlap = 58.25
PHY-3002 : Step(465): len = 42858.3, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.32439e-05
PHY-3002 : Step(466): len = 43209.3, overlap = 56.5
PHY-3002 : Step(467): len = 43953.6, overlap = 52.75
PHY-3002 : Step(468): len = 44170.8, overlap = 52.75
PHY-3002 : Step(469): len = 44307.8, overlap = 51
PHY-3002 : Step(470): len = 44557.2, overlap = 50.25
PHY-3002 : Step(471): len = 44858.1, overlap = 49.25
PHY-3002 : Step(472): len = 45199.7, overlap = 45
PHY-3002 : Step(473): len = 45524.9, overlap = 44
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73629e-06
PHY-3002 : Step(474): len = 47256, overlap = 49
PHY-3002 : Step(475): len = 46617.3, overlap = 54
PHY-3002 : Step(476): len = 44798, overlap = 55.5
PHY-3002 : Step(477): len = 44037, overlap = 55
PHY-3002 : Step(478): len = 43729.8, overlap = 54
PHY-3002 : Step(479): len = 43206.4, overlap = 53
PHY-3002 : Step(480): len = 43073.6, overlap = 51.5
PHY-3002 : Step(481): len = 42494.6, overlap = 53.5
PHY-3002 : Step(482): len = 41835.8, overlap = 54
PHY-3002 : Step(483): len = 41441.5, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47259e-06
PHY-3002 : Step(484): len = 41205.5, overlap = 54
PHY-3002 : Step(485): len = 41234.1, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.94517e-06
PHY-3002 : Step(486): len = 41314.7, overlap = 53.75
PHY-3002 : Step(487): len = 41314.7, overlap = 53.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.75152e-06
PHY-3002 : Step(488): len = 41557, overlap = 53.5
PHY-3002 : Step(489): len = 41846.5, overlap = 53
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.24474e-06
PHY-3002 : Step(490): len = 41713, overlap = 83.5
PHY-3002 : Step(491): len = 41760.1, overlap = 83.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47103e-05
PHY-3002 : Step(492): len = 42246.3, overlap = 83.25
PHY-3002 : Step(493): len = 42806.2, overlap = 82.5
PHY-3002 : Step(494): len = 42966.2, overlap = 80.5
PHY-3002 : Step(495): len = 43256.8, overlap = 78.5
PHY-3002 : Step(496): len = 43404.6, overlap = 77.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.94205e-05
PHY-3002 : Step(497): len = 43569, overlap = 77.5
PHY-3002 : Step(498): len = 44354.5, overlap = 75.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.88411e-05
PHY-3002 : Step(499): len = 45659.3, overlap = 70
PHY-3002 : Step(500): len = 47968.1, overlap = 61.5
PHY-3002 : Step(501): len = 48405.9, overlap = 60.5
PHY-3002 : Step(502): len = 48948.6, overlap = 56.75
PHY-3002 : Step(503): len = 49483.6, overlap = 58.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000114177
PHY-3002 : Step(504): len = 51520.8, overlap = 53.75
PHY-3002 : Step(505): len = 53357.5, overlap = 52.75
PHY-3002 : Step(506): len = 54771.1, overlap = 51
PHY-3002 : Step(507): len = 54301.9, overlap = 50
PHY-3002 : Step(508): len = 54162.5, overlap = 49.25
PHY-3002 : Step(509): len = 54488.6, overlap = 47.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000224704
PHY-3002 : Step(510): len = 56651.3, overlap = 43.75
PHY-3002 : Step(511): len = 58522.7, overlap = 43.25
PHY-3002 : Step(512): len = 60465.6, overlap = 43.25
PHY-3002 : Step(513): len = 60756.3, overlap = 41.75
PHY-3002 : Step(514): len = 60770.6, overlap = 45.25
PHY-3002 : Step(515): len = 60918.3, overlap = 45
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000432195
PHY-3002 : Step(516): len = 63024.1, overlap = 39
PHY-3002 : Step(517): len = 64266.6, overlap = 40.25
PHY-3002 : Step(518): len = 65483.2, overlap = 38.75
PHY-3002 : Step(519): len = 66687.6, overlap = 35.75
PHY-3002 : Step(520): len = 67132.6, overlap = 35
PHY-3002 : Step(521): len = 67389.6, overlap = 33.75
PHY-3002 : Step(522): len = 67733.6, overlap = 31.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000864389
PHY-3002 : Step(523): len = 69521.6, overlap = 31
PHY-3002 : Step(524): len = 69915.7, overlap = 29
PHY-3002 : Step(525): len = 70399.5, overlap = 28.75
PHY-3002 : Step(526): len = 70791.6, overlap = 28.75
PHY-3002 : Step(527): len = 71604, overlap = 27
PHY-3002 : Step(528): len = 71958.2, overlap = 24.5
PHY-3002 : Step(529): len = 72471.9, overlap = 24.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00170204
PHY-3002 : Step(530): len = 74007.3, overlap = 24.5
PHY-3002 : Step(531): len = 74540.4, overlap = 25
PHY-3002 : Step(532): len = 74823.3, overlap = 25.25
PHY-3002 : Step(533): len = 75131.6, overlap = 25
PHY-3002 : Step(534): len = 75456.3, overlap = 24.75
PHY-3002 : Step(535): len = 75755.8, overlap = 24.75
PHY-3002 : Step(536): len = 76089.7, overlap = 25.75
PHY-3002 : Step(537): len = 76404.7, overlap = 26
PHY-3002 : Step(538): len = 76488.4, overlap = 25.5
PHY-3002 : Step(539): len = 76592.6, overlap = 24.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00311409
PHY-3002 : Step(540): len = 77678.5, overlap = 24.25
PHY-3002 : Step(541): len = 77944.1, overlap = 24
PHY-3002 : Step(542): len = 78042, overlap = 23
PHY-3002 : Step(543): len = 78304, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.334337s wall, 0.234002s user + 0.156001s system = 0.390002s CPU (116.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349745
PHY-3002 : Step(544): len = 76131.4, overlap = 15.75
PHY-3002 : Step(545): len = 74554.4, overlap = 21.5
PHY-3002 : Step(546): len = 73104.9, overlap = 22.5
PHY-3002 : Step(547): len = 71755, overlap = 24.75
PHY-3002 : Step(548): len = 71053.7, overlap = 24.5
PHY-3002 : Step(549): len = 70472.6, overlap = 26.75
PHY-3002 : Step(550): len = 70080.2, overlap = 27.25
PHY-3002 : Step(551): len = 69875.6, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00069949
PHY-3002 : Step(552): len = 71371.1, overlap = 23
PHY-3002 : Step(553): len = 71846.9, overlap = 24.75
PHY-3002 : Step(554): len = 72537.7, overlap = 24.25
PHY-3002 : Step(555): len = 72752, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00139898
PHY-3002 : Step(556): len = 74018.8, overlap = 20.5
PHY-3002 : Step(557): len = 74526.4, overlap = 19.5
PHY-3002 : Step(558): len = 75326.2, overlap = 17
PHY-3002 : Step(559): len = 75649.2, overlap = 15.25
PHY-3002 : Step(560): len = 75680.5, overlap = 14.5
PHY-3002 : Step(561): len = 75837.3, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013868s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (225.0%)

PHY-3001 : Legalized: Len = 76039.3, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 2.
PHY-3001 : Final: Len = 76075.3, Over = 0
RUN-1003 : finish command "place" in  5.421392s wall, 7.285247s user + 1.263608s system = 8.548855s CPU (157.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 349 MB, peak memory is 538 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 638 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 456
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 535 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 471
PHY-1001 : Pin misalignment score is improved from 471 to 471
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.430796s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (94.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 704 instances
RUN-1001 : 296 mslices, 296 lslices, 102 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1755 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 617 nets have [3 - 5] pins
RUN-1001 : 108 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92600, over cnt = 207(2%), over = 335, worst = 9
PHY-1002 : len = 93592, over cnt = 98(1%), over = 142, worst = 4
PHY-1002 : len = 94304, over cnt = 77(0%), over = 97, worst = 3
PHY-1002 : len = 95528, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 95720, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 95880, over cnt = 6(0%), over = 6, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6794, tnet num: 1753, tinst num: 702, tnode num: 8614, tedge num: 11085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 5 out of 1755 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.100598s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (96.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122732s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040002s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (156.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 208112, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End Routed; 6.717296s wall, 7.893651s user + 0.062400s system = 7.956051s CPU (118.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 207800
PHY-1001 : End DR Iter 1; 0.065054s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.333845s wall, 10.498867s user + 0.093601s system = 10.592468s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.973050s wall, 12.105678s user + 0.093601s system = 12.199278s CPU (111.2%)

RUN-1004 : used memory is 413 MB, reserved memory is 380 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1159
  #lut only           296   out of   1159   25.54%
  #reg only           168   out of   1159   14.50%
  #lut&reg            695   out of   1159   59.97%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.165405s wall, 1.107607s user + 0.046800s system = 1.154407s CPU (99.1%)

RUN-1004 : used memory is 413 MB, reserved memory is 380 MB, peak memory is 538 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6794, tnet num: 1753, tinst num: 702, tnode num: 8614, tedge num: 11085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.173500s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (98.4%)

RUN-1004 : used memory is 448 MB, reserved memory is 414 MB, peak memory is 538 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100100000100111011011000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 704
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1755, pip num: 16147
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 842 valid insts, and 42914 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100100000100111011011000 -f Quick_Start.btc" in  8.195643s wall, 15.568900s user + 0.031200s system = 15.600100s CPU (190.3%)

RUN-1004 : used memory is 453 MB, reserved memory is 416 MB, peak memory is 538 MB
GUI-1001 : Delete h2h_haddr successfully
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.741212s wall, 1.840812s user + 0.015600s system = 1.856412s CPU (106.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 358 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.569845s wall, 2.605217s user + 0.062400s system = 2.667617s CPU (103.8%)

RUN-1004 : used memory is 395 MB, reserved memory is 361 MB, peak memory is 538 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 32 trigger nets, 33 data nets.
KIT-1004 : Chipwatcher code = 0100111011011000
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.246510s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.1%)

RUN-1004 : used memory is 395 MB, reserved memory is 361 MB, peak memory is 538 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1909/0 useful/useless nets, 1040/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1035/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1187/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1155/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1362/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8468, tnet num: 2232, tinst num: 1357, tnode num: 13429, tedge num: 15381.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1220/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1070 nodes)...
SYN-4004 : #2: Packed 64 SEQ (9077 nodes)...
SYN-4004 : #3: Packed 70 SEQ (15412 nodes)...
SYN-4004 : #4: Packed 75 SEQ (11297 nodes)...
SYN-4004 : #5: Packed 75 SEQ (20379 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24280 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16679 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10965 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5133 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3046 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/965 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.015789s wall, 2.028013s user + 0.031200s system = 2.059213s CPU (102.2%)

RUN-1004 : used memory is 395 MB, reserved memory is 362 MB, peak memory is 538 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.526953s wall, 3.510022s user + 0.093601s system = 3.603623s CPU (102.2%)

RUN-1004 : used memory is 395 MB, reserved memory is 362 MB, peak memory is 538 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n324' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n325' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n335' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n336' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n337' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n338' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n339' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n340' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n341' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n342' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n343' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n334' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n344' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n345' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n346' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n347' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n333' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n332' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n331' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n330' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n329' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n328' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n327' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n326' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n348' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n349' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n359' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n360' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n361' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n362' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n363' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n364' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n365' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n366' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n367' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n358' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n368' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n369' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n370' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n371' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n357' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n356' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n355' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n354' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n353' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n352' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n351' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n350' to 'PWM1/RemaTxNum[9]'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 690 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 968 nets have 2 pins
RUN-1001 : 611 nets have [3 - 5] pins
RUN-1001 : 110 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 688 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6803, tnet num: 1779, tinst num: 688, tnode num: 8606, tedge num: 11058.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.296978s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 259187
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(562): len = 179960, overlap = 15.25
PHY-3002 : Step(563): len = 138535, overlap = 17.25
PHY-3002 : Step(564): len = 121046, overlap = 22
PHY-3002 : Step(565): len = 106296, overlap = 26
PHY-3002 : Step(566): len = 93926.5, overlap = 35
PHY-3002 : Step(567): len = 84070.3, overlap = 40.25
PHY-3002 : Step(568): len = 75295.9, overlap = 50.25
PHY-3002 : Step(569): len = 67182.6, overlap = 58.25
PHY-3002 : Step(570): len = 61494.4, overlap = 60.25
PHY-3002 : Step(571): len = 55258.2, overlap = 64
PHY-3002 : Step(572): len = 49792.6, overlap = 67.5
PHY-3002 : Step(573): len = 47413.2, overlap = 67.75
PHY-3002 : Step(574): len = 43706, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.61644e-06
PHY-3002 : Step(575): len = 43435.6, overlap = 72
PHY-3002 : Step(576): len = 43756.7, overlap = 70
PHY-3002 : Step(577): len = 43760, overlap = 68
PHY-3002 : Step(578): len = 43604.2, overlap = 65
PHY-3002 : Step(579): len = 43658.3, overlap = 64
PHY-3002 : Step(580): len = 44353.2, overlap = 61
PHY-3002 : Step(581): len = 44172.7, overlap = 54.75
PHY-3002 : Step(582): len = 43862, overlap = 52.25
PHY-3002 : Step(583): len = 43662.3, overlap = 51.75
PHY-3002 : Step(584): len = 42969, overlap = 52.75
PHY-3002 : Step(585): len = 42654, overlap = 54.5
PHY-3002 : Step(586): len = 42554.7, overlap = 54.5
PHY-3002 : Step(587): len = 41921.7, overlap = 53.5
PHY-3002 : Step(588): len = 41416.8, overlap = 53.5
PHY-3002 : Step(589): len = 40989.7, overlap = 54
PHY-3002 : Step(590): len = 40792.6, overlap = 55
PHY-3002 : Step(591): len = 40183.1, overlap = 56.5
PHY-3002 : Step(592): len = 39852.2, overlap = 59.5
PHY-3002 : Step(593): len = 39645, overlap = 61.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12329e-05
PHY-3002 : Step(594): len = 39685.1, overlap = 61.5
PHY-3002 : Step(595): len = 39668, overlap = 61.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.24657e-05
PHY-3002 : Step(596): len = 39869.3, overlap = 61.5
PHY-3002 : Step(597): len = 40077.3, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004508s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72808e-06
PHY-3002 : Step(598): len = 43285.4, overlap = 56
PHY-3002 : Step(599): len = 43362.2, overlap = 51
PHY-3002 : Step(600): len = 41965.5, overlap = 54.5
PHY-3002 : Step(601): len = 41653, overlap = 54.75
PHY-3002 : Step(602): len = 41574.9, overlap = 55.25
PHY-3002 : Step(603): len = 41203.8, overlap = 55.25
PHY-3002 : Step(604): len = 41065.7, overlap = 55.75
PHY-3002 : Step(605): len = 40830.9, overlap = 57.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.45615e-06
PHY-3002 : Step(606): len = 40664.2, overlap = 57.25
PHY-3002 : Step(607): len = 40623.8, overlap = 56.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.9123e-06
PHY-3002 : Step(608): len = 40664.1, overlap = 56.25
PHY-3002 : Step(609): len = 40727, overlap = 56
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.10291e-05
PHY-3002 : Step(610): len = 40894.5, overlap = 53.75
PHY-3002 : Step(611): len = 41265.5, overlap = 55
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.57548e-05
PHY-3002 : Step(612): len = 41318.3, overlap = 55
PHY-3002 : Step(613): len = 42057.3, overlap = 50.5
PHY-3002 : Step(614): len = 45802.2, overlap = 39.5
PHY-3002 : Step(615): len = 45570.8, overlap = 38.5
PHY-3002 : Step(616): len = 45516.9, overlap = 39.25
PHY-3002 : Step(617): len = 45772.1, overlap = 38.5
PHY-3002 : Step(618): len = 45562.4, overlap = 37.75
PHY-3002 : Step(619): len = 45775.9, overlap = 37.75
PHY-3002 : Step(620): len = 46597.7, overlap = 36.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.15096e-05
PHY-3002 : Step(621): len = 46489.2, overlap = 36.5
PHY-3002 : Step(622): len = 47841.8, overlap = 36.5
PHY-3002 : Step(623): len = 49483.1, overlap = 34.75
PHY-3002 : Step(624): len = 49329.1, overlap = 31.5
PHY-3002 : Step(625): len = 50326, overlap = 28.5
PHY-3002 : Step(626): len = 51426.5, overlap = 25.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.30191e-05
PHY-3002 : Step(627): len = 51584.9, overlap = 26
PHY-3002 : Step(628): len = 53692.4, overlap = 21.75
PHY-3002 : Step(629): len = 54366.5, overlap = 19
PHY-3002 : Step(630): len = 55153.1, overlap = 20.25
PHY-3002 : Step(631): len = 56124.7, overlap = 22.25
PHY-3002 : Step(632): len = 57070.6, overlap = 24.25
PHY-3002 : Step(633): len = 57161.7, overlap = 25.25
PHY-3002 : Step(634): len = 57191.4, overlap = 25.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000126038
PHY-3002 : Step(635): len = 58310.5, overlap = 25.25
PHY-3002 : Step(636): len = 59338.7, overlap = 23.25
PHY-3002 : Step(637): len = 59393.5, overlap = 24
PHY-3002 : Step(638): len = 59601.9, overlap = 24
PHY-3002 : Step(639): len = 60101.7, overlap = 21.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000252077
PHY-3002 : Step(640): len = 61806.8, overlap = 18.5
PHY-3002 : Step(641): len = 64312.7, overlap = 14.75
PHY-3002 : Step(642): len = 65380.2, overlap = 11.25
PHY-3002 : Step(643): len = 66284.5, overlap = 9.5
PHY-3002 : Step(644): len = 66658.1, overlap = 9.25
PHY-3002 : Step(645): len = 67046.5, overlap = 9
PHY-3002 : Step(646): len = 66829.8, overlap = 9
PHY-3002 : Step(647): len = 66608.8, overlap = 9
PHY-3002 : Step(648): len = 66591.4, overlap = 9
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000504153
PHY-3002 : Step(649): len = 69324.3, overlap = 7
PHY-3002 : Step(650): len = 70791.6, overlap = 6.25
PHY-3002 : Step(651): len = 72072.7, overlap = 5.5
PHY-3002 : Step(652): len = 72900.2, overlap = 4
PHY-3002 : Step(653): len = 73625.2, overlap = 3
PHY-3002 : Step(654): len = 73559.6, overlap = 4.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00100831
PHY-3002 : Step(655): len = 76219, overlap = 3.25
PHY-3002 : Step(656): len = 77510.2, overlap = 2.25
PHY-3002 : Step(657): len = 78936.6, overlap = 2.25
PHY-3002 : Step(658): len = 78990.2, overlap = 2.5
PHY-3002 : Step(659): len = 78873.3, overlap = 3.25
PHY-3002 : Step(660): len = 79126, overlap = 4
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00186045
PHY-3002 : Step(661): len = 81188, overlap = 2.75
PHY-3002 : Step(662): len = 81970.4, overlap = 2.5
PHY-3002 : Step(663): len = 83322.4, overlap = 2
PHY-3002 : Step(664): len = 83655.5, overlap = 1.75
PHY-3002 : Step(665): len = 83546.7, overlap = 1.5
PHY-3002 : Step(666): len = 83511.5, overlap = 1.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00355099
PHY-3002 : Step(667): len = 84866.7, overlap = 1.5
PHY-3002 : Step(668): len = 85145.4, overlap = 1.5
PHY-3002 : Step(669): len = 85594.1, overlap = 1.5
PHY-3002 : Step(670): len = 85825.7, overlap = 1.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00666815
PHY-3002 : Step(671): len = 86539.5, overlap = 1.5
PHY-3002 : Step(672): len = 86778.2, overlap = 1.5
PHY-3002 : Step(673): len = 87010.3, overlap = 2
PHY-3002 : Step(674): len = 87229.7, overlap = 2
PHY-3002 : Step(675): len = 87327.8, overlap = 1.5
PHY-3002 : Step(676): len = 87525.9, overlap = 1.25
PHY-3002 : Step(677): len = 87594.1, overlap = 1
PHY-3002 : Step(678): len = 87736.3, overlap = 1
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000513306
PHY-3002 : Step(679): len = 82242.4, overlap = 25.5
PHY-3002 : Step(680): len = 79600.7, overlap = 24.25
PHY-3002 : Step(681): len = 78905.2, overlap = 21
PHY-3002 : Step(682): len = 77454.8, overlap = 18.25
PHY-3002 : Step(683): len = 76607.2, overlap = 21
PHY-3002 : Step(684): len = 75356.6, overlap = 20.75
PHY-3002 : Step(685): len = 74136.7, overlap = 22
PHY-3002 : Step(686): len = 73560.3, overlap = 21.5
PHY-3002 : Step(687): len = 73292.1, overlap = 24.25
PHY-3002 : Step(688): len = 72801.1, overlap = 24
PHY-3002 : Step(689): len = 72211.2, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00102661
PHY-3002 : Step(690): len = 74099, overlap = 21
PHY-3002 : Step(691): len = 74595.4, overlap = 20.25
PHY-3002 : Step(692): len = 75032.6, overlap = 20
PHY-3002 : Step(693): len = 75595.5, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00205322
PHY-3002 : Step(694): len = 77080.2, overlap = 21
PHY-3002 : Step(695): len = 77432.6, overlap = 20.75
PHY-3002 : Step(696): len = 77619, overlap = 20.5
PHY-3002 : Step(697): len = 77671.5, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.308734s wall, 0.124801s user + 0.249602s system = 0.374402s CPU (121.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000422927
PHY-3002 : Step(698): len = 75057.5, overlap = 7.75
PHY-3002 : Step(699): len = 73866, overlap = 11.75
PHY-3002 : Step(700): len = 73001.1, overlap = 15.75
PHY-3002 : Step(701): len = 72459.2, overlap = 18.25
PHY-3002 : Step(702): len = 72206.6, overlap = 18
PHY-3002 : Step(703): len = 71959.1, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000845854
PHY-3002 : Step(704): len = 73745.5, overlap = 19.5
PHY-3002 : Step(705): len = 74199.4, overlap = 16.25
PHY-3002 : Step(706): len = 74364.7, overlap = 14.75
PHY-3002 : Step(707): len = 74395.5, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00169171
PHY-3002 : Step(708): len = 75928.1, overlap = 13.5
PHY-3002 : Step(709): len = 76461.8, overlap = 12.75
PHY-3002 : Step(710): len = 77117.3, overlap = 13
PHY-3002 : Step(711): len = 77190.3, overlap = 13
PHY-3002 : Step(712): len = 77175.6, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014904s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.7%)

PHY-3001 : Legalized: Len = 77526.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 77542.2, Over = 0
RUN-1003 : finish command "place" in  6.318301s wall, 9.001258s user + 1.170008s system = 10.171265s CPU (161.0%)

RUN-1004 : used memory is 395 MB, reserved memory is 362 MB, peak memory is 538 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 654 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 470
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 549 to 486
PHY-1001 : Pin misalignment score is improved from 486 to 483
PHY-1001 : Pin misalignment score is improved from 483 to 483
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.462402s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (97.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 690 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 968 nets have 2 pins
RUN-1001 : 611 nets have [3 - 5] pins
RUN-1001 : 110 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 93880, over cnt = 188(2%), over = 295, worst = 6
PHY-1002 : len = 94528, over cnt = 72(0%), over = 101, worst = 4
PHY-1002 : len = 95136, over cnt = 49(0%), over = 65, worst = 3
PHY-1002 : len = 95944, over cnt = 11(0%), over = 15, worst = 3
PHY-1002 : len = 96344, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 96440, over cnt = 7(0%), over = 7, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6803, tnet num: 1779, tinst num: 688, tnode num: 8606, tedge num: 11058.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 5 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.069563s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (105.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 23392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.153262s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (91.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 23648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 203232, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End Routed; 7.101296s wall, 8.283653s user + 0.156001s system = 8.439654s CPU (118.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 202304, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.186524s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 202336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 202336
PHY-1001 : End DR Iter 2; 0.028609s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.842506s wall, 10.951270s user + 0.202801s system = 11.154072s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.483068s wall, 12.620481s user + 0.218401s system = 12.838882s CPU (111.8%)

RUN-1004 : used memory is 432 MB, reserved memory is 395 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.259023s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (100.4%)

RUN-1004 : used memory is 432 MB, reserved memory is 395 MB, peak memory is 538 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6803, tnet num: 1779, tinst num: 688, tnode num: 8606, tedge num: 11058.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.151630s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (97.5%)

RUN-1004 : used memory is 464 MB, reserved memory is 426 MB, peak memory is 538 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100100000100111011011000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 690
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15949
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 874 valid insts, and 42530 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100100000100111011011000 -f Quick_Start.btc" in  8.090061s wall, 15.584500s user + 0.046800s system = 15.631300s CPU (193.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 435 MB, peak memory is 538 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.347871s wall, 1.232408s user + 0.093601s system = 1.326008s CPU (98.4%)

RUN-1004 : used memory is 577 MB, reserved memory is 539 MB, peak memory is 580 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.875702s wall, 3.026419s user + 0.655204s system = 3.681624s CPU (13.7%)

RUN-1004 : used memory is 579 MB, reserved memory is 541 MB, peak memory is 581 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.872871s wall, 0.296402s user + 0.093601s system = 0.390002s CPU (5.7%)

RUN-1004 : used memory is 525 MB, reserved memory is 491 MB, peak memory is 581 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.868769s wall, 5.038832s user + 0.873606s system = 5.912438s CPU (16.5%)

RUN-1004 : used memory is 514 MB, reserved memory is 480 MB, peak memory is 581 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.829746s wall, 0.686404s user + 0.280802s system = 0.967206s CPU (14.2%)

RUN-1004 : used memory is 526 MB, reserved memory is 491 MB, peak memory is 581 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.328926s wall, 1.684811s user + 0.296402s system = 1.981213s CPU (23.8%)

RUN-1004 : used memory is 514 MB, reserved memory is 476 MB, peak memory is 581 MB
GUI-1001 : Download success!
GUI-1001 : Disable bus trigger net h2h_hrdata success
GUI-1001 : Disable bus trigger net h2h_haddrw success
GUI-1001 : Enable bus trigger h2h_haddrw success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.320440s wall, 1.294808s user + 0.062400s system = 1.357209s CPU (102.8%)

RUN-1004 : used memory is 389 MB, reserved memory is 356 MB, peak memory is 581 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4005 : Packed 45 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 278/998 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.140422s wall, 1.419609s user + 0.078001s system = 1.497610s CPU (131.3%)

RUN-1004 : used memory is 405 MB, reserved memory is 374 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.359328s wall, 2.652017s user + 0.187201s system = 2.839218s CPU (120.3%)

RUN-1004 : used memory is 405 MB, reserved memory is 374 MB, peak memory is 581 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 706 instances
RUN-1001 : 296 mslices, 296 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 669 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 704 instances, 592 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6884, tnet num: 1779, tinst num: 704, tnode num: 8708, tedge num: 11207.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.302562s wall, 0.405603s user + 0.046800s system = 0.452403s CPU (149.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 267925
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(713): len = 177903, overlap = 22.75
PHY-3002 : Step(714): len = 136943, overlap = 23
PHY-3002 : Step(715): len = 119968, overlap = 30.25
PHY-3002 : Step(716): len = 105811, overlap = 36
PHY-3002 : Step(717): len = 95813.7, overlap = 43
PHY-3002 : Step(718): len = 86826.8, overlap = 46.5
PHY-3002 : Step(719): len = 78517.5, overlap = 52.25
PHY-3002 : Step(720): len = 71301, overlap = 59.25
PHY-3002 : Step(721): len = 65805.3, overlap = 66
PHY-3002 : Step(722): len = 60143, overlap = 71.5
PHY-3002 : Step(723): len = 54885.9, overlap = 74.75
PHY-3002 : Step(724): len = 52686.9, overlap = 76.25
PHY-3002 : Step(725): len = 48226.1, overlap = 78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90891e-06
PHY-3002 : Step(726): len = 47640.2, overlap = 77.75
PHY-3002 : Step(727): len = 47755.3, overlap = 77.25
PHY-3002 : Step(728): len = 47986.9, overlap = 76
PHY-3002 : Step(729): len = 47591.5, overlap = 72.25
PHY-3002 : Step(730): len = 47544.7, overlap = 67
PHY-3002 : Step(731): len = 47300.1, overlap = 69.5
PHY-3002 : Step(732): len = 47320.4, overlap = 66.25
PHY-3002 : Step(733): len = 47510.2, overlap = 64
PHY-3002 : Step(734): len = 47180.7, overlap = 64.25
PHY-3002 : Step(735): len = 46953, overlap = 64
PHY-3002 : Step(736): len = 46669.2, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.81782e-06
PHY-3002 : Step(737): len = 47138, overlap = 59
PHY-3002 : Step(738): len = 47372.7, overlap = 58.75
PHY-3002 : Step(739): len = 47536.6, overlap = 53.5
PHY-3002 : Step(740): len = 47716.2, overlap = 48.25
PHY-3002 : Step(741): len = 47523.7, overlap = 49.25
PHY-3002 : Step(742): len = 47021.3, overlap = 43.5
PHY-3002 : Step(743): len = 46975.9, overlap = 42.75
PHY-3002 : Step(744): len = 47023.8, overlap = 40.25
PHY-3002 : Step(745): len = 47075.3, overlap = 40.75
PHY-3002 : Step(746): len = 46494.7, overlap = 44
PHY-3002 : Step(747): len = 46111.7, overlap = 46
PHY-3002 : Step(748): len = 45762.9, overlap = 47.75
PHY-3002 : Step(749): len = 45172.6, overlap = 49.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96356e-05
PHY-3002 : Step(750): len = 45461.6, overlap = 49.75
PHY-3002 : Step(751): len = 45767.2, overlap = 49
PHY-3002 : Step(752): len = 45941.6, overlap = 44.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.30988e-05
PHY-3002 : Step(753): len = 46323.5, overlap = 49.25
PHY-3002 : Step(754): len = 46604.3, overlap = 49.5
PHY-3002 : Step(755): len = 46639.1, overlap = 49.25
PHY-3002 : Step(756): len = 46954.9, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006449s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (241.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54728e-06
PHY-3002 : Step(757): len = 50659.3, overlap = 53
PHY-3002 : Step(758): len = 50563.8, overlap = 54.75
PHY-3002 : Step(759): len = 48997.4, overlap = 55.75
PHY-3002 : Step(760): len = 48704, overlap = 56.5
PHY-3002 : Step(761): len = 48257.7, overlap = 56.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09456e-06
PHY-3002 : Step(762): len = 47740.2, overlap = 57.75
PHY-3002 : Step(763): len = 47679.9, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.18912e-06
PHY-3002 : Step(764): len = 47601.1, overlap = 58.25
PHY-3002 : Step(765): len = 47601.1, overlap = 58.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44104e-06
PHY-3002 : Step(766): len = 47751.6, overlap = 82.5
PHY-3002 : Step(767): len = 47972.1, overlap = 81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08821e-05
PHY-3002 : Step(768): len = 47957.6, overlap = 80.25
PHY-3002 : Step(769): len = 48490.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14731e-05
PHY-3002 : Step(770): len = 49011.4, overlap = 76
PHY-3002 : Step(771): len = 50549.7, overlap = 73.75
PHY-3002 : Step(772): len = 51350, overlap = 72.25
PHY-3002 : Step(773): len = 50989.7, overlap = 72
PHY-3002 : Step(774): len = 50989.7, overlap = 72
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.29462e-05
PHY-3002 : Step(775): len = 52038.8, overlap = 70.75
PHY-3002 : Step(776): len = 53082.6, overlap = 67
PHY-3002 : Step(777): len = 53493.8, overlap = 64.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.58924e-05
PHY-3002 : Step(778): len = 55952.2, overlap = 61.75
PHY-3002 : Step(779): len = 57467.5, overlap = 57.25
PHY-3002 : Step(780): len = 57294.8, overlap = 58.25
PHY-3002 : Step(781): len = 57032.8, overlap = 56.75
PHY-3002 : Step(782): len = 57558, overlap = 55.5
PHY-3002 : Step(783): len = 58863.9, overlap = 53.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000171785
PHY-3002 : Step(784): len = 61291.1, overlap = 51.5
PHY-3002 : Step(785): len = 62601.8, overlap = 44
PHY-3002 : Step(786): len = 63889.5, overlap = 43.75
PHY-3002 : Step(787): len = 64324.1, overlap = 43.25
PHY-3002 : Step(788): len = 64343.6, overlap = 42.75
PHY-3002 : Step(789): len = 64348.9, overlap = 43.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000318622
PHY-3002 : Step(790): len = 66481.4, overlap = 41.5
PHY-3002 : Step(791): len = 67663.5, overlap = 39.75
PHY-3002 : Step(792): len = 68719.8, overlap = 36.25
PHY-3002 : Step(793): len = 69498.5, overlap = 35.25
PHY-3002 : Step(794): len = 69237.1, overlap = 35.75
PHY-3002 : Step(795): len = 69028.4, overlap = 34.5
PHY-3002 : Step(796): len = 68994.8, overlap = 33.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000607119
PHY-3002 : Step(797): len = 71035.1, overlap = 31.5
PHY-3002 : Step(798): len = 71737.2, overlap = 28.75
PHY-3002 : Step(799): len = 72862.1, overlap = 27
PHY-3002 : Step(800): len = 73750.2, overlap = 25.75
PHY-3002 : Step(801): len = 73707.6, overlap = 26.25
PHY-3002 : Step(802): len = 73605.5, overlap = 27
PHY-3002 : Step(803): len = 73558, overlap = 25.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00117429
PHY-3002 : Step(804): len = 75282.4, overlap = 25.25
PHY-3002 : Step(805): len = 75720.4, overlap = 26.5
PHY-3002 : Step(806): len = 75857.4, overlap = 26
PHY-3002 : Step(807): len = 76151.4, overlap = 26.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00209127
PHY-3002 : Step(808): len = 77009.4, overlap = 26.25
PHY-3002 : Step(809): len = 77396.4, overlap = 26.5
PHY-3002 : Step(810): len = 77656.1, overlap = 25.75
PHY-3002 : Step(811): len = 78027.9, overlap = 25
PHY-3002 : Step(812): len = 78251.5, overlap = 25.5
PHY-3002 : Step(813): len = 78559.8, overlap = 25.5
PHY-3002 : Step(814): len = 78791, overlap = 26
PHY-3002 : Step(815): len = 79061.6, overlap = 24.75
PHY-3002 : Step(816): len = 79216, overlap = 25
PHY-3002 : Step(817): len = 79398.6, overlap = 24.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00358962
PHY-3002 : Step(818): len = 79912.2, overlap = 24.75
PHY-3002 : Step(819): len = 80164.6, overlap = 24
PHY-3002 : Step(820): len = 80374.2, overlap = 23.75
PHY-3002 : Step(821): len = 80576.5, overlap = 23.5
PHY-3002 : Step(822): len = 80736.4, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.337388s wall, 0.234002s user + 0.187201s system = 0.421203s CPU (124.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000399624
PHY-3002 : Step(823): len = 77792, overlap = 14.75
PHY-3002 : Step(824): len = 76199.5, overlap = 16.25
PHY-3002 : Step(825): len = 75005.1, overlap = 16.25
PHY-3002 : Step(826): len = 74065.8, overlap = 17.25
PHY-3002 : Step(827): len = 73572, overlap = 17.75
PHY-3002 : Step(828): len = 73313.2, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000791314
PHY-3002 : Step(829): len = 74879, overlap = 16.25
PHY-3002 : Step(830): len = 75396.1, overlap = 16.25
PHY-3002 : Step(831): len = 75839.4, overlap = 14.5
PHY-3002 : Step(832): len = 75971.8, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00158263
PHY-3002 : Step(833): len = 77217.7, overlap = 16.25
PHY-3002 : Step(834): len = 77630.5, overlap = 15
PHY-3002 : Step(835): len = 78415.7, overlap = 13.75
PHY-3002 : Step(836): len = 78812.1, overlap = 13
PHY-3002 : Step(837): len = 78851.2, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013724s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.7%)

PHY-3001 : Legalized: Len = 79468.4, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 13 instances has been re-located, deltaX = 13, deltaY = 7.
PHY-3001 : Final: Len = 79840.4, Over = 0
RUN-1003 : finish command "place" in  5.472447s wall, 7.612849s user + 1.170008s system = 8.782856s CPU (160.5%)

RUN-1004 : used memory is 407 MB, reserved memory is 375 MB, peak memory is 581 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 631 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 134 to 0
PHY-1001 : Pin misalignment score is improved from 532 to 468
PHY-1001 : Pin misalignment score is improved from 468 to 467
PHY-1001 : Pin misalignment score is improved from 467 to 467
PHY-1001 : Pin local connectivity score is improved from 61 to 0
PHY-1001 : End pin swap;  0.446297s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (97.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 706 instances
RUN-1001 : 296 mslices, 296 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 669 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 96712, over cnt = 231(2%), over = 383, worst = 12
PHY-1002 : len = 97440, over cnt = 97(1%), over = 156, worst = 9
PHY-1002 : len = 97792, over cnt = 78(0%), over = 114, worst = 6
PHY-1002 : len = 99160, over cnt = 22(0%), over = 38, worst = 5
PHY-1002 : len = 99704, over cnt = 21(0%), over = 32, worst = 4
PHY-1002 : len = 100312, over cnt = 17(0%), over = 28, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6884, tnet num: 1779, tinst num: 704, tnode num: 8708, tedge num: 11207.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 5 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.145092s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.121943s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (115.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027126s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (57.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 210632, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End Routed; 8.048521s wall, 8.938857s user + 0.062400s system = 9.001258s CPU (111.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 209960, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.090960s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 209920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 209920
PHY-1001 : End DR Iter 2; 0.040885s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (114.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.738300s wall, 11.590874s user + 0.124801s system = 11.715675s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.437819s wall, 13.306885s user + 0.156001s system = 13.462886s CPU (108.2%)

RUN-1004 : used memory is 441 MB, reserved memory is 409 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1159
  #lut only           296   out of   1159   25.54%
  #reg only           168   out of   1159   14.50%
  #lut&reg            695   out of   1159   59.97%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.202818s wall, 1.123207s user + 0.062400s system = 1.185608s CPU (98.6%)

RUN-1004 : used memory is 441 MB, reserved memory is 409 MB, peak memory is 581 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6884, tnet num: 1779, tinst num: 704, tnode num: 8708, tedge num: 11207.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.192633s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (103.3%)

RUN-1004 : used memory is 475 MB, reserved memory is 442 MB, peak memory is 581 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 706
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 16308
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 852 valid insts, and 43264 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  9.692760s wall, 18.314517s user + 0.124801s system = 18.439318s CPU (190.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 445 MB, peak memory is 581 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.322025s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (100.3%)

RUN-1004 : used memory is 577 MB, reserved memory is 539 MB, peak memory is 581 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.860713s wall, 3.088820s user + 0.624004s system = 3.712824s CPU (13.8%)

RUN-1004 : used memory is 578 MB, reserved memory is 541 MB, peak memory is 581 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.871073s wall, 0.343202s user + 0.156001s system = 0.499203s CPU (7.3%)

RUN-1004 : used memory is 524 MB, reserved memory is 488 MB, peak memory is 581 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.838240s wall, 5.194833s user + 0.920406s system = 6.115239s CPU (17.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 478 MB, peak memory is 581 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.822163s wall, 0.421203s user + 0.140401s system = 0.561604s CPU (8.2%)

RUN-1004 : used memory is 525 MB, reserved memory is 488 MB, peak memory is 581 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.344469s wall, 1.450809s user + 0.265202s system = 1.716011s CPU (20.6%)

RUN-1004 : used memory is 514 MB, reserved memory is 478 MB, peak memory is 581 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011100010000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x65_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x65_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x65_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x65_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x65_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011011110110
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x65_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x65_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x65_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x65_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x65_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000000000000
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2495/8538 useful/useless nets, 2297/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2151/636 useful/useless nets, 1953/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2148/1 useful/useless nets, 1950/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2148/0 useful/useless nets, 1950/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.765614s wall, 1.887612s user + 0.015600s system = 1.903212s CPU (107.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 404 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2259/28 useful/useless nets, 2062/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2675/0 useful/useless nets, 2479/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 264 better
SYN-2501 : Optimize round 2
SYN-1032 : 2654/0 useful/useless nets, 2458/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3151/0 useful/useless nets, 2955/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11325, tnet num: 3166, tinst num: 2954, tnode num: 19477, tedge num: 20199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3166 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 578 (3.88), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 577 (3.88), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 577 (3.87), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1940 instances into 579 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1782/0 useful/useless nets, 1586/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 579 LUT to BLE ...
SYN-4008 : Packed 579 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5129 nodes)...
SYN-4004 : #2: Packed 181 SEQ (36305 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31275 nodes)...
SYN-4004 : #4: Packed 288 SEQ (14695 nodes)...
SYN-4004 : #5: Packed 314 SEQ (2523 nodes)...
SYN-4004 : #6: Packed 314 SEQ (174 nodes)...
SYN-4004 : #7: Packed 315 SEQ (42 nodes)...
SYN-4004 : #8: Packed 315 SEQ (0 nodes)...
SYN-4005 : Packed 315 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  720   out of   4480   16.07%
#reg                  595   out of   4480   13.28%
#le                   720
  #lut only           125   out of    720   17.36%
  #reg only             0   out of    720    0.00%
  #lut&reg            595   out of    720   82.64%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |720   |720   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.589124s wall, 2.542816s user + 0.031200s system = 2.574016s CPU (99.4%)

RUN-1004 : used memory is 438 MB, reserved memory is 405 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2081/120 useful/useless nets, 1207/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1878/203 useful/useless nets, 1004/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1878/0 useful/useless nets, 1004/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.285401s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.7%)

RUN-1004 : used memory is 438 MB, reserved memory is 405 MB, peak memory is 581 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1915/0 useful/useless nets, 1045/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1906/0 useful/useless nets, 1036/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2058/0 useful/useless nets, 1188/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2026/0 useful/useless nets, 1156/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2233/6 useful/useless nets, 1363/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8536, tnet num: 2234, tinst num: 1358, tnode num: 13499, tedge num: 15508.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2091/0 useful/useless nets, 1221/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8359 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14888 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12579 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20885 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24544 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16288 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10770 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5066 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3036 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/966 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.074975s wall, 2.090413s user + 0.031200s system = 2.121614s CPU (102.2%)

RUN-1004 : used memory is 438 MB, reserved memory is 406 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.629982s wall, 3.588023s user + 0.109201s system = 3.697224s CPU (101.9%)

RUN-1004 : used memory is 438 MB, reserved memory is 406 MB, peak memory is 581 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (85 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1783 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6877, tnet num: 1781, tinst num: 690, tnode num: 8684, tedge num: 11196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.319215s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (141.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 266986
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(838): len = 191479, overlap = 22.5
PHY-3002 : Step(839): len = 149263, overlap = 19
PHY-3002 : Step(840): len = 124414, overlap = 27.25
PHY-3002 : Step(841): len = 110858, overlap = 32.5
PHY-3002 : Step(842): len = 99519.8, overlap = 37
PHY-3002 : Step(843): len = 86161.4, overlap = 45.5
PHY-3002 : Step(844): len = 71915.1, overlap = 53.75
PHY-3002 : Step(845): len = 68739.2, overlap = 56.25
PHY-3002 : Step(846): len = 60663.5, overlap = 61.75
PHY-3002 : Step(847): len = 57539.6, overlap = 63.5
PHY-3002 : Step(848): len = 53605, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.52636e-06
PHY-3002 : Step(849): len = 53540.7, overlap = 68
PHY-3002 : Step(850): len = 53267.2, overlap = 67.5
PHY-3002 : Step(851): len = 52521.4, overlap = 67.25
PHY-3002 : Step(852): len = 52448.5, overlap = 62.25
PHY-3002 : Step(853): len = 51356.1, overlap = 61
PHY-3002 : Step(854): len = 51795.5, overlap = 53.75
PHY-3002 : Step(855): len = 50809.8, overlap = 55
PHY-3002 : Step(856): len = 50517.7, overlap = 50.75
PHY-3002 : Step(857): len = 49169.4, overlap = 57.25
PHY-3002 : Step(858): len = 49110.3, overlap = 51.75
PHY-3002 : Step(859): len = 48647.4, overlap = 56.25
PHY-3002 : Step(860): len = 48241.1, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.70527e-05
PHY-3002 : Step(861): len = 48656, overlap = 52
PHY-3002 : Step(862): len = 49037.9, overlap = 52.5
PHY-3002 : Step(863): len = 49322.1, overlap = 52.5
PHY-3002 : Step(864): len = 49005.9, overlap = 52.5
PHY-3002 : Step(865): len = 48948.2, overlap = 52.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.03174e-05
PHY-3002 : Step(866): len = 49441, overlap = 52.25
PHY-3002 : Step(867): len = 49857.3, overlap = 52
PHY-3002 : Step(868): len = 50772.1, overlap = 48.25
PHY-3002 : Step(869): len = 51519.2, overlap = 44.75
PHY-3002 : Step(870): len = 51741.6, overlap = 43.75
PHY-3002 : Step(871): len = 51664.9, overlap = 43
PHY-3002 : Step(872): len = 51648.8, overlap = 43
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.67147e-05
PHY-3002 : Step(873): len = 51930.4, overlap = 42.25
PHY-3002 : Step(874): len = 52053.6, overlap = 41.5
PHY-3002 : Step(875): len = 52361.3, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006218s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (250.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.15266e-06
PHY-3002 : Step(876): len = 55909.9, overlap = 46.25
PHY-3002 : Step(877): len = 55388.5, overlap = 50
PHY-3002 : Step(878): len = 53515.1, overlap = 51
PHY-3002 : Step(879): len = 52664.5, overlap = 51.5
PHY-3002 : Step(880): len = 52046.3, overlap = 52
PHY-3002 : Step(881): len = 51728.5, overlap = 51
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.30531e-06
PHY-3002 : Step(882): len = 51358.5, overlap = 52.5
PHY-3002 : Step(883): len = 51253.8, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.61062e-06
PHY-3002 : Step(884): len = 51394.6, overlap = 51.5
PHY-3002 : Step(885): len = 51498.1, overlap = 51
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24043e-05
PHY-3002 : Step(886): len = 51474.2, overlap = 76.75
PHY-3002 : Step(887): len = 51871.3, overlap = 74.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48086e-05
PHY-3002 : Step(888): len = 52334, overlap = 72.5
PHY-3002 : Step(889): len = 53203, overlap = 69.75
PHY-3002 : Step(890): len = 54267.2, overlap = 66.75
PHY-3002 : Step(891): len = 54499.8, overlap = 66.25
PHY-3002 : Step(892): len = 54659.1, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96171e-05
PHY-3002 : Step(893): len = 55447, overlap = 63
PHY-3002 : Step(894): len = 56216.7, overlap = 60.25
PHY-3002 : Step(895): len = 57083.9, overlap = 58.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.92342e-05
PHY-3002 : Step(896): len = 59285.3, overlap = 56.5
PHY-3002 : Step(897): len = 61121.1, overlap = 52.75
PHY-3002 : Step(898): len = 60785.5, overlap = 52.25
PHY-3002 : Step(899): len = 60506.9, overlap = 51.5
PHY-3002 : Step(900): len = 60894.6, overlap = 53
PHY-3002 : Step(901): len = 61723.8, overlap = 52.25
PHY-3002 : Step(902): len = 62260.9, overlap = 51
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198468
PHY-3002 : Step(903): len = 64333.2, overlap = 45.75
PHY-3002 : Step(904): len = 66071.5, overlap = 45.75
PHY-3002 : Step(905): len = 67216.6, overlap = 42.5
PHY-3002 : Step(906): len = 67693.6, overlap = 42
PHY-3002 : Step(907): len = 67831.8, overlap = 39
PHY-3002 : Step(908): len = 67841.2, overlap = 39.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000391166
PHY-3002 : Step(909): len = 69880.2, overlap = 33.75
PHY-3002 : Step(910): len = 71617.7, overlap = 34.25
PHY-3002 : Step(911): len = 72364.1, overlap = 34.75
PHY-3002 : Step(912): len = 72011.1, overlap = 35.5
PHY-3002 : Step(913): len = 71804.5, overlap = 36.25
PHY-3002 : Step(914): len = 72032.4, overlap = 34.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000643185
PHY-3002 : Step(915): len = 74306.4, overlap = 31.25
PHY-3002 : Step(916): len = 75256.2, overlap = 31
PHY-3002 : Step(917): len = 75887.3, overlap = 30.75
PHY-3002 : Step(918): len = 76934.5, overlap = 27
PHY-3002 : Step(919): len = 77512.2, overlap = 26.25
PHY-3002 : Step(920): len = 77752.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.265851s wall, 0.202801s user + 0.124801s system = 0.327602s CPU (123.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000270113
PHY-3002 : Step(921): len = 77447.1, overlap = 12.5
PHY-3002 : Step(922): len = 76185.9, overlap = 19
PHY-3002 : Step(923): len = 74896.9, overlap = 24.75
PHY-3002 : Step(924): len = 74180, overlap = 26.25
PHY-3002 : Step(925): len = 74083.9, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000540227
PHY-3002 : Step(926): len = 75721.5, overlap = 24
PHY-3002 : Step(927): len = 76358.8, overlap = 22.25
PHY-3002 : Step(928): len = 76661.3, overlap = 21.5
PHY-3002 : Step(929): len = 76819.5, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107104
PHY-3002 : Step(930): len = 78129.9, overlap = 18.5
PHY-3002 : Step(931): len = 78867.8, overlap = 18.75
PHY-3002 : Step(932): len = 79754.9, overlap = 18
PHY-3002 : Step(933): len = 80283.1, overlap = 16.5
PHY-3002 : Step(934): len = 80572.1, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014094s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.7%)

PHY-3001 : Legalized: Len = 80960.8, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 9.
PHY-3001 : Final: Len = 81010.8, Over = 0
RUN-1003 : finish command "place" in  4.602544s wall, 6.567642s user + 0.967206s system = 7.534848s CPU (163.7%)

RUN-1004 : used memory is 439 MB, reserved memory is 406 MB, peak memory is 581 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 623 to 463
PHY-1001 : Pin misalignment score is improved from 463 to 457
PHY-1001 : Pin misalignment score is improved from 457 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 456
PHY-1001 : Pin local connectivity score is improved from 125 to 0
PHY-1001 : Pin misalignment score is improved from 523 to 465
PHY-1001 : Pin misalignment score is improved from 465 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 464
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.569335s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (98.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1783 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 100272, over cnt = 228(2%), over = 396, worst = 12
PHY-1002 : len = 101296, over cnt = 129(1%), over = 201, worst = 8
PHY-1002 : len = 101680, over cnt = 104(1%), over = 152, worst = 8
PHY-1002 : len = 103424, over cnt = 27(0%), over = 51, worst = 6
PHY-1002 : len = 103520, over cnt = 21(0%), over = 41, worst = 4
PHY-1002 : len = 103560, over cnt = 22(0%), over = 40, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6877, tnet num: 1781, tinst num: 690, tnode num: 8684, tedge num: 11196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 3 out of 1783 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.122340s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (101.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157869s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031765s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 211168, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 8.653982s wall, 9.531661s user + 0.062400s system = 9.594062s CPU (110.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 210712, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.096302s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 210664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 210664
PHY-1001 : End DR Iter 2; 0.026657s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (58.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.364673s wall, 12.168078s user + 0.093601s system = 12.261679s CPU (107.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.178725s wall, 13.977690s user + 0.140401s system = 14.118090s CPU (107.1%)

RUN-1004 : used memory is 460 MB, reserved memory is 425 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  995   out of   4480   22.21%
#reg                  863   out of   4480   19.26%
#le                  1133
  #lut only           270   out of   1133   23.83%
  #reg only           138   out of   1133   12.18%
  #lut&reg            725   out of   1133   63.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.277445s wall, 1.216808s user + 0.062400s system = 1.279208s CPU (100.1%)

RUN-1004 : used memory is 460 MB, reserved memory is 425 MB, peak memory is 581 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6877, tnet num: 1781, tinst num: 690, tnode num: 8684, tedge num: 11196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.185774s wall, 1.092007s user + 0.062400s system = 1.154407s CPU (97.4%)

RUN-1004 : used memory is 489 MB, reserved memory is 454 MB, peak memory is 581 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1783, pip num: 16555
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 825 valid insts, and 43634 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.903766s wall, 15.085297s user + 0.015600s system = 15.100897s CPU (191.1%)

RUN-1004 : used memory is 493 MB, reserved memory is 456 MB, peak memory is 581 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.833716s wall, 0.374402s user + 0.218401s system = 0.592804s CPU (8.7%)

RUN-1004 : used memory is 521 MB, reserved memory is 484 MB, peak memory is 581 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.344205s wall, 1.357209s user + 0.280802s system = 1.638011s CPU (19.6%)

RUN-1004 : used memory is 511 MB, reserved memory is 473 MB, peak memory is 581 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011011001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x65_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x65_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x65_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x65_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x65_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011101110010
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x65_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x65_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x65_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x65_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x65_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011100100110
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x65_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x65_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x65_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x65_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x65_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000101000001000000000001000000000000000000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.765057s wall, 1.825212s user + 0.031200s system = 1.856412s CPU (105.2%)

RUN-1004 : used memory is 433 MB, reserved memory is 400 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.601748s wall, 2.574016s user + 0.046800s system = 2.620817s CPU (100.7%)

RUN-1004 : used memory is 437 MB, reserved memory is 404 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.203819s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (98.5%)

RUN-1004 : used memory is 437 MB, reserved memory is 404 MB, peak memory is 581 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.091963s wall, 2.090413s user + 0.046800s system = 2.137214s CPU (102.2%)

RUN-1004 : used memory is 437 MB, reserved memory is 404 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.564557s wall, 3.494422s user + 0.124801s system = 3.619223s CPU (101.5%)

RUN-1004 : used memory is 437 MB, reserved memory is 404 MB, peak memory is 581 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.300946s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(935): len = 195965, overlap = 22.5
PHY-3002 : Step(936): len = 157163, overlap = 24.25
PHY-3002 : Step(937): len = 135379, overlap = 24
PHY-3002 : Step(938): len = 121426, overlap = 36
PHY-3002 : Step(939): len = 109287, overlap = 35
PHY-3002 : Step(940): len = 99332.2, overlap = 45.5
PHY-3002 : Step(941): len = 90217.3, overlap = 49.75
PHY-3002 : Step(942): len = 83319.2, overlap = 53.75
PHY-3002 : Step(943): len = 76580.8, overlap = 54.75
PHY-3002 : Step(944): len = 67642.2, overlap = 63.25
PHY-3002 : Step(945): len = 62617, overlap = 67.5
PHY-3002 : Step(946): len = 57564.9, overlap = 72
PHY-3002 : Step(947): len = 53319.6, overlap = 74
PHY-3002 : Step(948): len = 48493.6, overlap = 77
PHY-3002 : Step(949): len = 47357.4, overlap = 77.25
PHY-3002 : Step(950): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(951): len = 44211.2, overlap = 76.5
PHY-3002 : Step(952): len = 43776.7, overlap = 76.25
PHY-3002 : Step(953): len = 43624.3, overlap = 75.25
PHY-3002 : Step(954): len = 43311.2, overlap = 75.5
PHY-3002 : Step(955): len = 42789.9, overlap = 76.5
PHY-3002 : Step(956): len = 43024.8, overlap = 75
PHY-3002 : Step(957): len = 42765.6, overlap = 73.75
PHY-3002 : Step(958): len = 42901.7, overlap = 70.25
PHY-3002 : Step(959): len = 42858.6, overlap = 68.5
PHY-3002 : Step(960): len = 42814.9, overlap = 63
PHY-3002 : Step(961): len = 42925.4, overlap = 60.25
PHY-3002 : Step(962): len = 43173.2, overlap = 53.5
PHY-3002 : Step(963): len = 42725.1, overlap = 54
PHY-3002 : Step(964): len = 42707.4, overlap = 54.75
PHY-3002 : Step(965): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(966): len = 42569.4, overlap = 55.5
PHY-3002 : Step(967): len = 42471.8, overlap = 56.75
PHY-3002 : Step(968): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(969): len = 42702.2, overlap = 53.5
PHY-3002 : Step(970): len = 43184.5, overlap = 54.75
PHY-3002 : Step(971): len = 46367.3, overlap = 48.75
PHY-3002 : Step(972): len = 47011.9, overlap = 52.25
PHY-3002 : Step(973): len = 46222.8, overlap = 52
PHY-3002 : Step(974): len = 45884.3, overlap = 51.5
PHY-3002 : Step(975): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(976): len = 46356.9, overlap = 51.5
PHY-3002 : Step(977): len = 47010.8, overlap = 49.75
PHY-3002 : Step(978): len = 47318.1, overlap = 49
PHY-3002 : Step(979): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(980): len = 47654.3, overlap = 48.25
PHY-3002 : Step(981): len = 47809.8, overlap = 47.75
PHY-3002 : Step(982): len = 48614.8, overlap = 46.5
PHY-3002 : Step(983): len = 48692.8, overlap = 43.75
PHY-3002 : Step(984): len = 48915.5, overlap = 43.5
PHY-3002 : Step(985): len = 48905.1, overlap = 43.75
PHY-3002 : Step(986): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(987): len = 53958.4, overlap = 44.5
PHY-3002 : Step(988): len = 53409.6, overlap = 48
PHY-3002 : Step(989): len = 51853.3, overlap = 47.5
PHY-3002 : Step(990): len = 51171.6, overlap = 46.5
PHY-3002 : Step(991): len = 50770.5, overlap = 47.25
PHY-3002 : Step(992): len = 50212.5, overlap = 47.5
PHY-3002 : Step(993): len = 50189.8, overlap = 46.75
PHY-3002 : Step(994): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(995): len = 49630.5, overlap = 47.25
PHY-3002 : Step(996): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(997): len = 49617.3, overlap = 47.25
PHY-3002 : Step(998): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(999): len = 49725.8, overlap = 77.5
PHY-3002 : Step(1000): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(1001): len = 50130.3, overlap = 75.75
PHY-3002 : Step(1002): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(1003): len = 51449.1, overlap = 68
PHY-3002 : Step(1004): len = 53931, overlap = 63.75
PHY-3002 : Step(1005): len = 54873, overlap = 62.75
PHY-3002 : Step(1006): len = 54787.7, overlap = 63.5
PHY-3002 : Step(1007): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(1008): len = 56042.1, overlap = 61.25
PHY-3002 : Step(1009): len = 58502.4, overlap = 57.5
PHY-3002 : Step(1010): len = 58949.2, overlap = 56.5
PHY-3002 : Step(1011): len = 58512.8, overlap = 55.75
PHY-3002 : Step(1012): len = 58476.2, overlap = 54.75
PHY-3002 : Step(1013): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(1014): len = 60871.8, overlap = 49.5
PHY-3002 : Step(1015): len = 62282.7, overlap = 47.5
PHY-3002 : Step(1016): len = 64077.8, overlap = 45.5
PHY-3002 : Step(1017): len = 64191.1, overlap = 46.5
PHY-3002 : Step(1018): len = 64166.2, overlap = 48.25
PHY-3002 : Step(1019): len = 64614.6, overlap = 47.25
PHY-3002 : Step(1020): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(1021): len = 66760.1, overlap = 42.25
PHY-3002 : Step(1022): len = 67953.1, overlap = 40.5
PHY-3002 : Step(1023): len = 69189.3, overlap = 39.25
PHY-3002 : Step(1024): len = 69818.4, overlap = 35.5
PHY-3002 : Step(1025): len = 70086.3, overlap = 36.5
PHY-3002 : Step(1026): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(1027): len = 71801.9, overlap = 35.25
PHY-3002 : Step(1028): len = 72788.1, overlap = 32.5
PHY-3002 : Step(1029): len = 73759.1, overlap = 31.75
PHY-3002 : Step(1030): len = 73885.3, overlap = 31.75
PHY-3002 : Step(1031): len = 73818.3, overlap = 29
PHY-3002 : Step(1032): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.252217s wall, 0.124801s user + 0.156001s system = 0.280802s CPU (111.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(1033): len = 72917.2, overlap = 17.25
PHY-3002 : Step(1034): len = 71929.6, overlap = 20.75
PHY-3002 : Step(1035): len = 71068.6, overlap = 25.25
PHY-3002 : Step(1036): len = 70407.2, overlap = 29.25
PHY-3002 : Step(1037): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(1038): len = 71727.2, overlap = 25.5
PHY-3002 : Step(1039): len = 72411.2, overlap = 24.75
PHY-3002 : Step(1040): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(1041): len = 74385.7, overlap = 22.25
PHY-3002 : Step(1042): len = 75456.9, overlap = 22
PHY-3002 : Step(1043): len = 76695.1, overlap = 21.5
PHY-3002 : Step(1044): len = 76846, overlap = 21.25
PHY-3002 : Step(1045): len = 76931.8, overlap = 20.75
PHY-3002 : Step(1046): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013322s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.1%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  5.069612s wall, 6.786043s user + 1.170008s system = 7.956051s CPU (156.9%)

RUN-1004 : used memory is 439 MB, reserved memory is 405 MB, peak memory is 581 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.458011s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (105.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.122388s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (101.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163079s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (95.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.043272s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.265032s wall, 9.235259s user + 0.046800s system = 9.282060s CPU (112.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.139128s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.029108s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (160.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.017342s wall, 11.949677s user + 0.124801s system = 12.074477s CPU (109.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.715023s wall, 13.665688s user + 0.187201s system = 13.852889s CPU (108.9%)

RUN-1004 : used memory is 461 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.271301s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (98.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.173030s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (102.4%)

RUN-1004 : used memory is 492 MB, reserved memory is 456 MB, peak memory is 581 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.813418s wall, 14.898096s user + 0.015600s system = 14.913696s CPU (190.9%)

RUN-1004 : used memory is 495 MB, reserved memory is 458 MB, peak memory is 581 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.678667s wall, 1.684811s user + 0.031200s system = 1.716011s CPU (102.2%)

RUN-1004 : used memory is 428 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.514731s wall, 2.464816s user + 0.046800s system = 2.511616s CPU (99.9%)

RUN-1004 : used memory is 439 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.077671s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (101.3%)

RUN-1004 : used memory is 439 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.989008s wall, 1.981213s user + 0.015600s system = 1.996813s CPU (100.4%)

RUN-1004 : used memory is 439 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.346023s wall, 3.307221s user + 0.046800s system = 3.354021s CPU (100.2%)

RUN-1004 : used memory is 439 MB, reserved memory is 426 MB, peak memory is 581 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.298004s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (104.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1047): len = 195965, overlap = 22.5
PHY-3002 : Step(1048): len = 157163, overlap = 24.25
PHY-3002 : Step(1049): len = 135379, overlap = 24
PHY-3002 : Step(1050): len = 121426, overlap = 36
PHY-3002 : Step(1051): len = 109287, overlap = 35
PHY-3002 : Step(1052): len = 99332.2, overlap = 45.5
PHY-3002 : Step(1053): len = 90217.3, overlap = 49.75
PHY-3002 : Step(1054): len = 83319.2, overlap = 53.75
PHY-3002 : Step(1055): len = 76580.8, overlap = 54.75
PHY-3002 : Step(1056): len = 67642.2, overlap = 63.25
PHY-3002 : Step(1057): len = 62617, overlap = 67.5
PHY-3002 : Step(1058): len = 57564.9, overlap = 72
PHY-3002 : Step(1059): len = 53319.6, overlap = 74
PHY-3002 : Step(1060): len = 48493.6, overlap = 77
PHY-3002 : Step(1061): len = 47357.4, overlap = 77.25
PHY-3002 : Step(1062): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(1063): len = 44211.2, overlap = 76.5
PHY-3002 : Step(1064): len = 43776.7, overlap = 76.25
PHY-3002 : Step(1065): len = 43624.3, overlap = 75.25
PHY-3002 : Step(1066): len = 43311.2, overlap = 75.5
PHY-3002 : Step(1067): len = 42789.9, overlap = 76.5
PHY-3002 : Step(1068): len = 43024.8, overlap = 75
PHY-3002 : Step(1069): len = 42765.6, overlap = 73.75
PHY-3002 : Step(1070): len = 42901.7, overlap = 70.25
PHY-3002 : Step(1071): len = 42858.6, overlap = 68.5
PHY-3002 : Step(1072): len = 42814.9, overlap = 63
PHY-3002 : Step(1073): len = 42925.4, overlap = 60.25
PHY-3002 : Step(1074): len = 43173.2, overlap = 53.5
PHY-3002 : Step(1075): len = 42725.1, overlap = 54
PHY-3002 : Step(1076): len = 42707.4, overlap = 54.75
PHY-3002 : Step(1077): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(1078): len = 42569.4, overlap = 55.5
PHY-3002 : Step(1079): len = 42471.8, overlap = 56.75
PHY-3002 : Step(1080): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(1081): len = 42702.2, overlap = 53.5
PHY-3002 : Step(1082): len = 43184.5, overlap = 54.75
PHY-3002 : Step(1083): len = 46367.3, overlap = 48.75
PHY-3002 : Step(1084): len = 47011.9, overlap = 52.25
PHY-3002 : Step(1085): len = 46222.8, overlap = 52
PHY-3002 : Step(1086): len = 45884.3, overlap = 51.5
PHY-3002 : Step(1087): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(1088): len = 46356.9, overlap = 51.5
PHY-3002 : Step(1089): len = 47010.8, overlap = 49.75
PHY-3002 : Step(1090): len = 47318.1, overlap = 49
PHY-3002 : Step(1091): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(1092): len = 47654.3, overlap = 48.25
PHY-3002 : Step(1093): len = 47809.8, overlap = 47.75
PHY-3002 : Step(1094): len = 48614.8, overlap = 46.5
PHY-3002 : Step(1095): len = 48692.8, overlap = 43.75
PHY-3002 : Step(1096): len = 48915.5, overlap = 43.5
PHY-3002 : Step(1097): len = 48905.1, overlap = 43.75
PHY-3002 : Step(1098): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005517s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (282.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(1099): len = 53958.4, overlap = 44.5
PHY-3002 : Step(1100): len = 53409.6, overlap = 48
PHY-3002 : Step(1101): len = 51853.3, overlap = 47.5
PHY-3002 : Step(1102): len = 51171.6, overlap = 46.5
PHY-3002 : Step(1103): len = 50770.5, overlap = 47.25
PHY-3002 : Step(1104): len = 50212.5, overlap = 47.5
PHY-3002 : Step(1105): len = 50189.8, overlap = 46.75
PHY-3002 : Step(1106): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(1107): len = 49630.5, overlap = 47.25
PHY-3002 : Step(1108): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(1109): len = 49617.3, overlap = 47.25
PHY-3002 : Step(1110): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(1111): len = 49725.8, overlap = 77.5
PHY-3002 : Step(1112): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(1113): len = 50130.3, overlap = 75.75
PHY-3002 : Step(1114): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(1115): len = 51449.1, overlap = 68
PHY-3002 : Step(1116): len = 53931, overlap = 63.75
PHY-3002 : Step(1117): len = 54873, overlap = 62.75
PHY-3002 : Step(1118): len = 54787.7, overlap = 63.5
PHY-3002 : Step(1119): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(1120): len = 56042.1, overlap = 61.25
PHY-3002 : Step(1121): len = 58502.4, overlap = 57.5
PHY-3002 : Step(1122): len = 58949.2, overlap = 56.5
PHY-3002 : Step(1123): len = 58512.8, overlap = 55.75
PHY-3002 : Step(1124): len = 58476.2, overlap = 54.75
PHY-3002 : Step(1125): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(1126): len = 60871.8, overlap = 49.5
PHY-3002 : Step(1127): len = 62282.7, overlap = 47.5
PHY-3002 : Step(1128): len = 64077.8, overlap = 45.5
PHY-3002 : Step(1129): len = 64191.1, overlap = 46.5
PHY-3002 : Step(1130): len = 64166.2, overlap = 48.25
PHY-3002 : Step(1131): len = 64614.6, overlap = 47.25
PHY-3002 : Step(1132): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(1133): len = 66760.1, overlap = 42.25
PHY-3002 : Step(1134): len = 67953.1, overlap = 40.5
PHY-3002 : Step(1135): len = 69189.3, overlap = 39.25
PHY-3002 : Step(1136): len = 69818.4, overlap = 35.5
PHY-3002 : Step(1137): len = 70086.3, overlap = 36.5
PHY-3002 : Step(1138): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(1139): len = 71801.9, overlap = 35.25
PHY-3002 : Step(1140): len = 72788.1, overlap = 32.5
PHY-3002 : Step(1141): len = 73759.1, overlap = 31.75
PHY-3002 : Step(1142): len = 73885.3, overlap = 31.75
PHY-3002 : Step(1143): len = 73818.3, overlap = 29
PHY-3002 : Step(1144): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.243996s wall, 0.218401s user + 0.109201s system = 0.327602s CPU (134.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(1145): len = 72917.2, overlap = 17.25
PHY-3002 : Step(1146): len = 71929.6, overlap = 20.75
PHY-3002 : Step(1147): len = 71068.6, overlap = 25.25
PHY-3002 : Step(1148): len = 70407.2, overlap = 29.25
PHY-3002 : Step(1149): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(1150): len = 71727.2, overlap = 25.5
PHY-3002 : Step(1151): len = 72411.2, overlap = 24.75
PHY-3002 : Step(1152): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(1153): len = 74385.7, overlap = 22.25
PHY-3002 : Step(1154): len = 75456.9, overlap = 22
PHY-3002 : Step(1155): len = 76695.1, overlap = 21.5
PHY-3002 : Step(1156): len = 76846, overlap = 21.25
PHY-3002 : Step(1157): len = 76931.8, overlap = 20.75
PHY-3002 : Step(1158): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012312s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (126.7%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.584465s wall, 6.240040s user + 0.764405s system = 7.004445s CPU (152.8%)

RUN-1004 : used memory is 439 MB, reserved memory is 426 MB, peak memory is 581 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.469079s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (99.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.158849s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.165235s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.046273s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007858s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (397.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.413858s wall, 9.375660s user + 0.187201s system = 9.562861s CPU (113.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.140608s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.028266s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.190787s wall, 12.152478s user + 0.218401s system = 12.370879s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.927003s wall, 13.868489s user + 0.234002s system = 14.102490s CPU (109.1%)

RUN-1004 : used memory is 441 MB, reserved memory is 428 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.255405s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (99.4%)

RUN-1004 : used memory is 441 MB, reserved memory is 428 MB, peak memory is 581 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.192215s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (99.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 457 MB, peak memory is 581 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.834911s wall, 15.069697s user + 0.046800s system = 15.116497s CPU (192.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 457 MB, peak memory is 581 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.324632s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (96.6%)

RUN-1004 : used memory is 564 MB, reserved memory is 549 MB, peak memory is 581 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.855016s wall, 2.714417s user + 0.577204s system = 3.291621s CPU (12.3%)

RUN-1004 : used memory is 566 MB, reserved memory is 551 MB, peak memory is 581 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.867040s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 511 MB, reserved memory is 497 MB, peak memory is 581 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.804674s wall, 4.804831s user + 0.702005s system = 5.506835s CPU (15.4%)

RUN-1004 : used memory is 500 MB, reserved memory is 487 MB, peak memory is 581 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.862634s wall, 1.887612s user + 0.078001s system = 1.965613s CPU (105.5%)

RUN-1004 : used memory is 421 MB, reserved memory is 408 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.554407s wall, 2.527216s user + 0.046800s system = 2.574016s CPU (100.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 410 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.182014s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.3%)

RUN-1004 : used memory is 423 MB, reserved memory is 410 MB, peak memory is 581 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.085148s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (98.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 410 MB, peak memory is 581 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.533326s wall, 3.525623s user + 0.046800s system = 3.572423s CPU (101.1%)

RUN-1004 : used memory is 423 MB, reserved memory is 410 MB, peak memory is 581 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.298611s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (104.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1159): len = 195965, overlap = 22.5
PHY-3002 : Step(1160): len = 157163, overlap = 24.25
PHY-3002 : Step(1161): len = 135379, overlap = 24
PHY-3002 : Step(1162): len = 121426, overlap = 36
PHY-3002 : Step(1163): len = 109287, overlap = 35
PHY-3002 : Step(1164): len = 99332.2, overlap = 45.5
PHY-3002 : Step(1165): len = 90217.3, overlap = 49.75
PHY-3002 : Step(1166): len = 83319.2, overlap = 53.75
PHY-3002 : Step(1167): len = 76580.8, overlap = 54.75
PHY-3002 : Step(1168): len = 67642.2, overlap = 63.25
PHY-3002 : Step(1169): len = 62617, overlap = 67.5
PHY-3002 : Step(1170): len = 57564.9, overlap = 72
PHY-3002 : Step(1171): len = 53319.6, overlap = 74
PHY-3002 : Step(1172): len = 48493.6, overlap = 77
PHY-3002 : Step(1173): len = 47357.4, overlap = 77.25
PHY-3002 : Step(1174): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(1175): len = 44211.2, overlap = 76.5
PHY-3002 : Step(1176): len = 43776.7, overlap = 76.25
PHY-3002 : Step(1177): len = 43624.3, overlap = 75.25
PHY-3002 : Step(1178): len = 43311.2, overlap = 75.5
PHY-3002 : Step(1179): len = 42789.9, overlap = 76.5
PHY-3002 : Step(1180): len = 43024.8, overlap = 75
PHY-3002 : Step(1181): len = 42765.6, overlap = 73.75
PHY-3002 : Step(1182): len = 42901.7, overlap = 70.25
PHY-3002 : Step(1183): len = 42858.6, overlap = 68.5
PHY-3002 : Step(1184): len = 42814.9, overlap = 63
PHY-3002 : Step(1185): len = 42925.4, overlap = 60.25
PHY-3002 : Step(1186): len = 43173.2, overlap = 53.5
PHY-3002 : Step(1187): len = 42725.1, overlap = 54
PHY-3002 : Step(1188): len = 42707.4, overlap = 54.75
PHY-3002 : Step(1189): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(1190): len = 42569.4, overlap = 55.5
PHY-3002 : Step(1191): len = 42471.8, overlap = 56.75
PHY-3002 : Step(1192): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(1193): len = 42702.2, overlap = 53.5
PHY-3002 : Step(1194): len = 43184.5, overlap = 54.75
PHY-3002 : Step(1195): len = 46367.3, overlap = 48.75
PHY-3002 : Step(1196): len = 47011.9, overlap = 52.25
PHY-3002 : Step(1197): len = 46222.8, overlap = 52
PHY-3002 : Step(1198): len = 45884.3, overlap = 51.5
PHY-3002 : Step(1199): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(1200): len = 46356.9, overlap = 51.5
PHY-3002 : Step(1201): len = 47010.8, overlap = 49.75
PHY-3002 : Step(1202): len = 47318.1, overlap = 49
PHY-3002 : Step(1203): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(1204): len = 47654.3, overlap = 48.25
PHY-3002 : Step(1205): len = 47809.8, overlap = 47.75
PHY-3002 : Step(1206): len = 48614.8, overlap = 46.5
PHY-3002 : Step(1207): len = 48692.8, overlap = 43.75
PHY-3002 : Step(1208): len = 48915.5, overlap = 43.5
PHY-3002 : Step(1209): len = 48905.1, overlap = 43.75
PHY-3002 : Step(1210): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006226s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (250.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(1211): len = 53958.4, overlap = 44.5
PHY-3002 : Step(1212): len = 53409.6, overlap = 48
PHY-3002 : Step(1213): len = 51853.3, overlap = 47.5
PHY-3002 : Step(1214): len = 51171.6, overlap = 46.5
PHY-3002 : Step(1215): len = 50770.5, overlap = 47.25
PHY-3002 : Step(1216): len = 50212.5, overlap = 47.5
PHY-3002 : Step(1217): len = 50189.8, overlap = 46.75
PHY-3002 : Step(1218): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(1219): len = 49630.5, overlap = 47.25
PHY-3002 : Step(1220): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(1221): len = 49617.3, overlap = 47.25
PHY-3002 : Step(1222): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(1223): len = 49725.8, overlap = 77.5
PHY-3002 : Step(1224): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(1225): len = 50130.3, overlap = 75.75
PHY-3002 : Step(1226): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(1227): len = 51449.1, overlap = 68
PHY-3002 : Step(1228): len = 53931, overlap = 63.75
PHY-3002 : Step(1229): len = 54873, overlap = 62.75
PHY-3002 : Step(1230): len = 54787.7, overlap = 63.5
PHY-3002 : Step(1231): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(1232): len = 56042.1, overlap = 61.25
PHY-3002 : Step(1233): len = 58502.4, overlap = 57.5
PHY-3002 : Step(1234): len = 58949.2, overlap = 56.5
PHY-3002 : Step(1235): len = 58512.8, overlap = 55.75
PHY-3002 : Step(1236): len = 58476.2, overlap = 54.75
PHY-3002 : Step(1237): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(1238): len = 60871.8, overlap = 49.5
PHY-3002 : Step(1239): len = 62282.7, overlap = 47.5
PHY-3002 : Step(1240): len = 64077.8, overlap = 45.5
PHY-3002 : Step(1241): len = 64191.1, overlap = 46.5
PHY-3002 : Step(1242): len = 64166.2, overlap = 48.25
PHY-3002 : Step(1243): len = 64614.6, overlap = 47.25
PHY-3002 : Step(1244): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(1245): len = 66760.1, overlap = 42.25
PHY-3002 : Step(1246): len = 67953.1, overlap = 40.5
PHY-3002 : Step(1247): len = 69189.3, overlap = 39.25
PHY-3002 : Step(1248): len = 69818.4, overlap = 35.5
PHY-3002 : Step(1249): len = 70086.3, overlap = 36.5
PHY-3002 : Step(1250): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(1251): len = 71801.9, overlap = 35.25
PHY-3002 : Step(1252): len = 72788.1, overlap = 32.5
PHY-3002 : Step(1253): len = 73759.1, overlap = 31.75
PHY-3002 : Step(1254): len = 73885.3, overlap = 31.75
PHY-3002 : Step(1255): len = 73818.3, overlap = 29
PHY-3002 : Step(1256): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.247459s wall, 0.140401s user + 0.202801s system = 0.343202s CPU (138.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(1257): len = 72917.2, overlap = 17.25
PHY-3002 : Step(1258): len = 71929.6, overlap = 20.75
PHY-3002 : Step(1259): len = 71068.6, overlap = 25.25
PHY-3002 : Step(1260): len = 70407.2, overlap = 29.25
PHY-3002 : Step(1261): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(1262): len = 71727.2, overlap = 25.5
PHY-3002 : Step(1263): len = 72411.2, overlap = 24.75
PHY-3002 : Step(1264): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(1265): len = 74385.7, overlap = 22.25
PHY-3002 : Step(1266): len = 75456.9, overlap = 22
PHY-3002 : Step(1267): len = 76695.1, overlap = 21.5
PHY-3002 : Step(1268): len = 76846, overlap = 21.25
PHY-3002 : Step(1269): len = 76931.8, overlap = 20.75
PHY-3002 : Step(1270): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014570s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (214.1%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.614301s wall, 6.208840s user + 0.951606s system = 7.160446s CPU (155.2%)

RUN-1004 : used memory is 424 MB, reserved memory is 411 MB, peak memory is 581 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.459218s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (98.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.112734s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.161058s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.043514s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005371s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (580.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.143878s wall, 9.110458s user + 0.078001s system = 9.188459s CPU (112.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.137563s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (102.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.028096s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (111.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.878426s wall, 11.887276s user + 0.109201s system = 11.996477s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.568638s wall, 13.572087s user + 0.124801s system = 13.696888s CPU (109.0%)

RUN-1004 : used memory is 447 MB, reserved memory is 433 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.253559s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (99.6%)

RUN-1004 : used memory is 447 MB, reserved memory is 433 MB, peak memory is 581 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.170159s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (101.3%)

RUN-1004 : used memory is 480 MB, reserved memory is 466 MB, peak memory is 581 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  8.248071s wall, 14.492493s user + 0.078001s system = 14.570493s CPU (176.7%)

RUN-1004 : used memory is 483 MB, reserved memory is 467 MB, peak memory is 581 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.325646s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (100.0%)

RUN-1004 : used memory is 580 MB, reserved memory is 564 MB, peak memory is 583 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.905188s wall, 2.948419s user + 0.390002s system = 3.338421s CPU (12.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 565 MB, peak memory is 584 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.875793s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (7.5%)

RUN-1004 : used memory is 530 MB, reserved memory is 514 MB, peak memory is 584 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.891773s wall, 5.226033s user + 0.530403s system = 5.756437s CPU (16.0%)

RUN-1004 : used memory is 520 MB, reserved memory is 504 MB, peak memory is 584 MB
GUI-1001 : Download success!
