module wideexpr_00773(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = $unsigned($signed(s0));
  assign y2 = $signed({-(-(({1{(3'sb001)<<<(s0)}})&((ctrl[4]?(u0)&(u0):{4'sb1101,s3,2'sb10})))),u7});
  assign y3 = $unsigned((ctrl[4]?{$signed(($signed(s3))<<(s6)),(ctrl[4]?(1'sb1)<(s1):4'b1000),(s5)<=(((ctrl[0]?s6:s1))>>((5'sb01100)|(u6))),{1{$signed({2{6'sb011100}})}}}:|(s7)));
  assign y4 = $signed(s3);
  assign y5 = ((($signed(({2{5'b10111}})>({s3,((ctrl[4]?s0:3'sb110))<<(1'sb0),((ctrl[2]?5'sb01001:2'sb01))<((1'b1)&(4'sb1011)),(ctrl[1]?{u4,5'sb01111,5'sb11110,2'b01}:(ctrl[6]?1'b0:4'b1101))})))>>($signed((ctrl[4]?($signed(s1))^~(((1'sb0)>>>(u3))^~(2'sb00)):(((1'sb1)>>>(3'sb101))>>>({s3}))>>>(+((2'b01)<(5'b01011)))))))<<<($unsigned(+((1'sb0)|(4'b0100)))))>>(((ctrl[4]?(((5'sb01111)>>>((2'sb00)&(6'sb001111)))<<<(s3))^(s3):(s7)-(-(-(((u4)<<<(4'sb1100))>>((3'sb101)+(4'sb0100)))))))<<<(-(((s3)>>>((((ctrl[6]?u2:s0))>>(3'b101))<<<($signed(1'sb0))))>=((ctrl[2]?5'sb10110:{-(s0),6'b001010,$unsigned(6'sb010001)})))));
  assign y6 = ((s3)^(-(6'sb010111)))>>((3'b110)^~({3{(($signed(3'sb100))&(1'sb1))<<<(1'sb1)}}));
  assign y7 = $unsigned(s5);
endmodule
