vendor_name = ModelSim
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.qip
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_char_mode_rom_128.mif
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.mif
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.sdc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/ddio_out_uqe.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_bsb2.tdf
source_file = 1, Computer_System_Onchip_SRAM.hex
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/decode_dla.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mux_ahb.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_6dd2.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_ggo1.tdf
source_file = 1, altera_up_video_char_mode_rom_128.mif
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dcfifo_73q1.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/a_gray2bin_f9b.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/a_graycounter_cg6.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/a_graycounter_8ub.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_3b81.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/alt_synch_pipe_g9l.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dffpipe_1v8.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dffpipe_0v8.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/alt_synch_pipe_h9l.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dffpipe_2v8.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/cmpr_su5.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mux_5r7.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/matt/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/scfifo_1bg1.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/a_dpfifo_m2a1.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_f3i1.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/cmpr_6l8.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/cntr_h2b.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/cntr_u27.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/cntr_i2b.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dcfifo_v2q1.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_ra81.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/alt_synch_pipe_i9l.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dffpipe_3v8.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/alt_synch_pipe_j9l.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/dffpipe_4v8.tdf
source_file = 1, /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/altsyncram_40n1.tdf
design_name = DE1_SoC_Computer
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, DE1_SoC_Computer, 1
instance = comp, \HPS_FLASH_DCLK~output , HPS_FLASH_DCLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_FLASH_NCSO~output , HPS_FLASH_NCSO~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, DE1_SoC_Computer, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, DE1_SoC_Computer, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE1_SoC_Computer, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SoC_Computer, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~output, DE1_SoC_Computer, 1
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE1_SoC_Computer, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 , The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|clocks_resets , The_System|arm_a9_hps|fpga_interfaces|clocks_resets, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , The_System|arm_a9_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|merged_reset~0 , The_System|rst_controller|merged_reset~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , The_System|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , The_System|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[2] , The_System|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[3] , The_System|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , The_System|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[4] , The_System|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[3] , The_System|rst_controller|r_sync_rst_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain~1 , The_System|rst_controller|r_sync_rst_chain~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[2] , The_System|rst_controller|r_sync_rst_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain~0 , The_System|rst_controller|r_sync_rst_chain~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[1] , The_System|rst_controller|r_sync_rst_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|WideOr0~0 , The_System|rst_controller|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst , The_System|rst_controller|r_sync_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_video_avalon_master_agent|hold_waitrequest~feeder , The_System|mm_interconnect_0|bus_master_video_avalon_master_agent|hold_waitrequest~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_video_avalon_master_agent|hold_waitrequest~DUPLICATE , The_System|mm_interconnect_0|bus_master_video_avalon_master_agent|hold_waitrequest~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted~0 , The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted , The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|read_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|uav_read~0 , The_System|mm_interconnect_2|pixel_dma_addr_translation_master_translator|uav_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_2|vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|m0_read~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|vga_subsystem|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always3~0 , The_System|vga_subsystem|vga_pixel_dma|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~21 , The_System|vga_subsystem|vga_pixel_dma|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~23 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~26 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~10 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[25]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[25]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[25] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~22 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[22] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[21] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~33 , The_System|vga_subsystem|vga_pixel_dma|Add3~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[8]~1 , The_System|vga_subsystem|vga_pixel_dma|line_address[8]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[6]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|line_address[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[4]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|line_address[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal7~0 , The_System|vga_subsystem|vga_pixel_dma|Equal7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal7~1 , The_System|vga_subsystem|vga_pixel_dma|Equal7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[8]~0 , The_System|vga_subsystem|vga_pixel_dma|line_address[8]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[0] , The_System|vga_subsystem|vga_pixel_dma|line_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~29 , The_System|vga_subsystem|vga_pixel_dma|Add3~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[1] , The_System|vga_subsystem|vga_pixel_dma|line_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~25 , The_System|vga_subsystem|vga_pixel_dma|Add3~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[2] , The_System|vga_subsystem|vga_pixel_dma|line_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~1 , The_System|vga_subsystem|vga_pixel_dma|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[3] , The_System|vga_subsystem|vga_pixel_dma|line_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~21 , The_System|vga_subsystem|vga_pixel_dma|Add3~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[4] , The_System|vga_subsystem|vga_pixel_dma|line_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~17 , The_System|vga_subsystem|vga_pixel_dma|Add3~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[5] , The_System|vga_subsystem|vga_pixel_dma|line_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~13 , The_System|vga_subsystem|vga_pixel_dma|Add3~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[6] , The_System|vga_subsystem|vga_pixel_dma|line_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~9 , The_System|vga_subsystem|vga_pixel_dma|Add3~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[7] , The_System|vga_subsystem|vga_pixel_dma|line_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add3~5 , The_System|vga_subsystem|vga_pixel_dma|Add3~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[8] , The_System|vga_subsystem|vga_pixel_dma|line_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[18] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[7]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|line_address[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[17] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[16] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|line_address[5]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|line_address[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~15 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight , The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[101] , The_System|mm_interconnect_1|cmd_mux_002|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[101] , The_System|mm_interconnect_1|cmd_mux_001|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[79] , The_System|mm_interconnect_1|cmd_mux_001|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[78] , The_System|mm_interconnect_1|cmd_mux_001|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[35] , The_System|mm_interconnect_1|cmd_mux_001|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector6~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[70] , The_System|mm_interconnect_1|cmd_mux_001|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[77] , The_System|mm_interconnect_1|cmd_mux_001|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~45 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[32] , The_System|mm_interconnect_1|cmd_mux_001|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|WideOr0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[34] , The_System|mm_interconnect_1|cmd_mux_001|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|cp_ready~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add6~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[65]~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[65]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[66]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[66]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[67]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[67]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[68]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[68]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[69]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[69]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload[0] , The_System|mm_interconnect_1|cmd_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][101]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][101]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|comb~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[101] , The_System|mm_interconnect_1|rsp_mux_001|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[100] , The_System|mm_interconnect_1|cmd_mux|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|transfer_complete , The_System|av_config|Serial_Bus_Controller|transfer_complete, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~12 , The_System|av_config|s_serial_transfer~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~2 , The_System|mm_interconnect_1|cmd_mux|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~4 , The_System|av_config|control_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|m0_write~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|m0_write~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|m0_write~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|always3~0 , The_System|av_config|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[79] , The_System|mm_interconnect_1|cmd_mux|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[78] , The_System|mm_interconnect_1|cmd_mux|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~6 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Equal4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[73] , The_System|mm_interconnect_1|cmd_mux|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~49 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~53 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~6 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~41 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[77] , The_System|mm_interconnect_1|cmd_mux|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[70] , The_System|mm_interconnect_1|cmd_mux|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[71] , The_System|mm_interconnect_1|cmd_mux|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[34] , The_System|mm_interconnect_1|cmd_mux|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[17]~1 , The_System|av_config|control_reg[17]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[17]~2 , The_System|av_config|control_reg[17]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[17]~3 , The_System|av_config|control_reg[17]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[17] , The_System|av_config|control_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~1 , The_System|mm_interconnect_1|cmd_mux|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~0 , The_System|av_config|control_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16] , The_System|av_config|control_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~20 , The_System|av_config|s_serial_transfer~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_4_PRE_READ , The_System|av_config|s_serial_transfer.STATE_4_PRE_READ, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|external_read_transfer~0 , The_System|av_config|external_read_transfer~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|start_external_transfer~0 , The_System|av_config|start_external_transfer~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|start_external_transfer , The_System|av_config|start_external_transfer, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address~1 , The_System|av_config|AV_Config_Auto_Init|rom_address~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[5]~0 , The_System|av_config|AV_Config_Auto_Init|rom_address[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[0] , The_System|av_config|AV_Config_Auto_Init|rom_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[1] , The_System|av_config|AV_Config_Auto_Init|rom_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~1 , The_System|av_config|AV_Config_Auto_Init|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[1]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~2 , The_System|av_config|AV_Config_Auto_Init|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[2] , The_System|av_config|AV_Config_Auto_Init|rom_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~3 , The_System|av_config|AV_Config_Auto_Init|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[3] , The_System|av_config|AV_Config_Auto_Init|rom_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[4] , The_System|av_config|AV_Config_Auto_Init|rom_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~4 , The_System|av_config|AV_Config_Auto_Init|Add0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[4]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[5] , The_System|av_config|AV_Config_Auto_Init|rom_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|Add0~0 , The_System|av_config|AV_Config_Auto_Init|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|rom_address[5]~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|rom_address[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|always3~0 , The_System|av_config|AV_Config_Auto_Init|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_complete~0 , The_System|av_config|AV_Config_Auto_Init|auto_init_complete~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_complete , The_System|av_config|AV_Config_Auto_Init|auto_init_complete, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|transfer_data~0 , The_System|av_config|AV_Config_Auto_Init|transfer_data~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|transfer_data~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|transfer_data~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3] , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0 , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|always1~0 , The_System|av_config|Serial_Bus_Controller|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~11 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~16 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Selector2~0 , The_System|av_config|Serial_Bus_Controller|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~1 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~1 , The_System|av_config|Serial_Bus_Controller|counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~18 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~18, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~13 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~27 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~27, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[0] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~26 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~26, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[1] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~25 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[2] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~24 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~24, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[3] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~23 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~23, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[4] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~22 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~22, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[5] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~21 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[6] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~20 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[7] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~19 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~19, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[8] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~18 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~18, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[9] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[9], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~17 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[10] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~16 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[11] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~15 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[12] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[12], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~14 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~14, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[13] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[13], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~13 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[14] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[14], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~12 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[15] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[15], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~11 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[16] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~10 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[17] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~9 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[18] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[18], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~8 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[19] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[19], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~7 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[20] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[20], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~6 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[21] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[21], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~5 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[22] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[22], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~4 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[23] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[23], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~3 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[24] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[24], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~2 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[25] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[25], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask~1 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[26] , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[26], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[26]~18 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[26]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[8]~21 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[8]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[16]~DUPLICATE , The_System|av_config|control_reg[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer~2 , The_System|av_config|device_for_transfer~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[1]~1 , The_System|av_config|device_for_transfer[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[0] , The_System|av_config|device_for_transfer[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer~0 , The_System|av_config|device_for_transfer~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[1] , The_System|av_config|device_for_transfer[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Equal5~0 , The_System|av_config|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|device_for_transfer[1]~DUPLICATE , The_System|av_config|device_for_transfer[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~9 , The_System|mm_interconnect_1|cmd_mux|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[32] , The_System|mm_interconnect_1|cmd_mux|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[0]~0 , The_System|av_config|address_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[0]~1 , The_System|av_config|address_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[7] , The_System|av_config|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[7] , The_System|av_config|address_for_transfer[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_complete~DUPLICATE , The_System|av_config|AV_Config_Auto_Init|auto_init_complete~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~14 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~7 , The_System|mm_interconnect_1|cmd_mux|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[5] , The_System|av_config|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[5]~feeder , The_System|av_config|address_for_transfer[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[5] , The_System|av_config|address_for_transfer[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~4 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~8 , The_System|mm_interconnect_1|cmd_mux|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[6]~feeder , The_System|av_config|address_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[6] , The_System|av_config|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[6]~feeder , The_System|av_config|address_for_transfer[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[6] , The_System|av_config|address_for_transfer[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[16] , The_System|av_config|AV_Config_Auto_Init|data_out[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[15] , The_System|av_config|AV_Config_Auto_Init|data_out[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~6 , The_System|mm_interconnect_1|cmd_mux|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[4]~feeder , The_System|av_config|address_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[4] , The_System|av_config|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[4] , The_System|av_config|address_for_transfer[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~5 , The_System|mm_interconnect_1|cmd_mux|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[3] , The_System|av_config|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[3]~feeder , The_System|av_config|address_for_transfer[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[3] , The_System|av_config|address_for_transfer[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[14]~3 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[14]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[14] , The_System|av_config|AV_Config_Auto_Init|data_out[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~4 , The_System|mm_interconnect_1|cmd_mux|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[2]~feeder , The_System|av_config|address_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[2] , The_System|av_config|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[2] , The_System|av_config|address_for_transfer[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[13]~2 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[13]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[13] , The_System|av_config|AV_Config_Auto_Init|data_out[13], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[12]~1 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[12]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[12] , The_System|av_config|AV_Config_Auto_Init|data_out[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~3 , The_System|mm_interconnect_1|cmd_mux|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[1] , The_System|av_config|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[1]~feeder , The_System|av_config|address_for_transfer[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[1] , The_System|av_config|address_for_transfer[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~10 , The_System|mm_interconnect_1|cmd_mux|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg~1 , The_System|av_config|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[8] , The_System|av_config|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_reg[0] , The_System|av_config|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|address_for_transfer[0] , The_System|av_config|address_for_transfer[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[10] , The_System|av_config|AV_Config_Auto_Init|data_out[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|external_read_transfer~1 , The_System|av_config|external_read_transfer~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|external_read_transfer , The_System|av_config|external_read_transfer, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[4]~0 , The_System|av_config|data_reg[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[7] , The_System|av_config|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[3]~feeder , The_System|av_config|data_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[3] , The_System|av_config|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[4]~8 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[4]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[4] , The_System|av_config|AV_Config_Auto_Init|data_out[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[2]~feeder , The_System|av_config|data_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[2] , The_System|av_config|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[0] , The_System|av_config|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[1]~11 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[1]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[1] , The_System|av_config|AV_Config_Auto_Init|data_out[1], DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|new_data~0 , The_System|av_config|Serial_Bus_Controller|new_data~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|new_data , The_System|av_config|Serial_Bus_Controller|new_data, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[0]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|ack , The_System|av_config|ack, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~3 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[0] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~6 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[1] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[1] , The_System|av_config|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[2]~10 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[2]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[2] , The_System|av_config|AV_Config_Auto_Init|data_out[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~7 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[2] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[3]~9 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[3]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[3] , The_System|av_config|AV_Config_Auto_Init|data_out[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~8 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[3] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~9 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[4] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[4] , The_System|av_config|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[5]~7 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[5]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[5] , The_System|av_config|AV_Config_Auto_Init|data_out[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~10 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[5] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[6]~6 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[6] , The_System|av_config|AV_Config_Auto_Init|data_out[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[5]~feeder , The_System|av_config|data_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[5] , The_System|av_config|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~11 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[6] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[6]~feeder , The_System|av_config|data_reg[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|data_reg[6] , The_System|av_config|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[7]~5 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[7]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[7] , The_System|av_config|AV_Config_Auto_Init|data_out[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~12 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[7] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[8]~4 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[8]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[8] , The_System|av_config|AV_Config_Auto_Init|data_out[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~13 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[8] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~5 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[9] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~15 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~16 , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[11]~0 , The_System|av_config|Auto_Init_OB_Devices_ROM|rom_data[11]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[11] , The_System|av_config|AV_Config_Auto_Init|data_out[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~31 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~31, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[11] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~29 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~29, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[12] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~27 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~27, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[13] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~25 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~25, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[14] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~23 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~23, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[15] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~20 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[16] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[17] , The_System|av_config|AV_Config_Auto_Init|data_out[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~17 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[17] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[17], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~2 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[18] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[18], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~32 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~32, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[19] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[19], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~33 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~33, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[20] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[20], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out~0 , The_System|av_config|AV_Config_Auto_Init|data_out~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[21] , The_System|av_config|AV_Config_Auto_Init|data_out[21], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~30 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~30, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[21] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[21], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~28 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~28, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[22] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[22], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~26 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~26, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[23] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[23], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~24 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~24, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[24] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[24], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4 , The_System|av_config|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|data_out[25] , The_System|av_config|AV_Config_Auto_Init|data_out[25], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~22 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~22, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[25] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[25], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~19 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~19, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[26] , The_System|av_config|Serial_Bus_Controller|shiftreg_data[26], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~14 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~14, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~17 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~DUPLICATE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_mask[6]~0 , The_System|av_config|Serial_Bus_Controller|shiftreg_mask[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[0] , The_System|av_config|Serial_Bus_Controller|counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~2 , The_System|av_config|Serial_Bus_Controller|counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[1] , The_System|av_config|Serial_Bus_Controller|counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~0 , The_System|av_config|Serial_Bus_Controller|counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[2] , The_System|av_config|Serial_Bus_Controller|counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Add0~0 , The_System|av_config|Serial_Bus_Controller|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~4 , The_System|av_config|Serial_Bus_Controller|counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[3] , The_System|av_config|Serial_Bus_Controller|counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter~3 , The_System|av_config|Serial_Bus_Controller|counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|counter[4] , The_System|av_config|Serial_Bus_Controller|counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|always1~1 , The_System|av_config|Serial_Bus_Controller|always1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~12 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|transfer_complete~0 , The_System|av_config|Serial_Bus_Controller|transfer_complete~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|transfer_complete~DUPLICATE , The_System|av_config|Serial_Bus_Controller|transfer_complete~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_1_PRE_WRITE , The_System|av_config|s_serial_transfer.STATE_1_PRE_WRITE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~21 , The_System|av_config|s_serial_transfer~21, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_2_WRITE_TRANSFER , The_System|av_config|s_serial_transfer.STATE_2_WRITE_TRANSFER, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~19 , The_System|av_config|s_serial_transfer~19, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_3_POST_WRITE , The_System|av_config|s_serial_transfer.STATE_3_POST_WRITE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|m0_read , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|m0_read, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~16 , The_System|av_config|s_serial_transfer~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~17 , The_System|av_config|s_serial_transfer~17, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_0_IDLE , The_System|av_config|s_serial_transfer.STATE_0_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~14 , The_System|av_config|s_serial_transfer~14, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~18 , The_System|av_config|s_serial_transfer~18, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_5_READ_TRANSFER , The_System|av_config|s_serial_transfer.STATE_5_READ_TRANSFER, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~15 , The_System|av_config|s_serial_transfer~15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_6_POST_READ , The_System|av_config|s_serial_transfer.STATE_6_POST_READ, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[35] , The_System|mm_interconnect_1|cmd_mux|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[100] , The_System|mm_interconnect_1|cmd_mux_002|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[100] , The_System|mm_interconnect_1|rsp_mux_001|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[99] , The_System|mm_interconnect_1|cmd_mux_002|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[99] , The_System|mm_interconnect_1|cmd_mux|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99] , The_System|mm_interconnect_1|rsp_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[98] , The_System|mm_interconnect_1|cmd_mux_002|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[98] , The_System|mm_interconnect_1|cmd_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][98]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98] , The_System|mm_interconnect_1|rsp_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[97] , The_System|mm_interconnect_1|cmd_mux_002|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[97] , The_System|mm_interconnect_1|cmd_mux|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97] , The_System|mm_interconnect_1|rsp_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[96] , The_System|mm_interconnect_1|cmd_mux_002|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[96] , The_System|mm_interconnect_1|cmd_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][96]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96] , The_System|mm_interconnect_1|rsp_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[95] , The_System|mm_interconnect_1|cmd_mux_002|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[95] , The_System|mm_interconnect_1|cmd_mux|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[95] , The_System|mm_interconnect_1|rsp_mux_001|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[94] , The_System|mm_interconnect_1|cmd_mux_002|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[94] , The_System|mm_interconnect_1|cmd_mux|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94] , The_System|mm_interconnect_1|rsp_mux_001|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[93] , The_System|mm_interconnect_1|cmd_mux_002|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[93] , The_System|mm_interconnect_1|cmd_mux|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93] , The_System|mm_interconnect_1|rsp_mux_001|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[92] , The_System|mm_interconnect_1|cmd_mux|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[92] , The_System|mm_interconnect_1|cmd_mux_002|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92] , The_System|mm_interconnect_1|rsp_mux_001|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[91] , The_System|mm_interconnect_1|cmd_mux|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[91] , The_System|mm_interconnect_1|cmd_mux_002|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91] , The_System|mm_interconnect_1|rsp_mux_001|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[90] , The_System|mm_interconnect_1|cmd_mux|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[90] , The_System|mm_interconnect_1|cmd_mux_002|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90] , The_System|mm_interconnect_1|rsp_mux_001|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~31 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always2~0 , The_System|vga_subsystem|vga_char_buffer|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[26]~12 , The_System|vga_subsystem|vga_char_buffer|control_reg[26]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[31] , The_System|vga_subsystem|vga_char_buffer|control_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~32 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~32, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14]~1 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[31] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|read~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~73 , The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~16 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[31] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31]~feeder , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[31], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~31 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~31, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[29]~1 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[29]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[31] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[31], DE1_SoC_Computer, 1
instance = comp, \The_System|pixel_dma_addr_translation|slave_readdata[31]~1 , The_System|pixel_dma_addr_translation|slave_readdata[31]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[31] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~74 , The_System|mm_interconnect_1|rsp_mux_001|src_data[31]~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[77] , The_System|mm_interconnect_1|cmd_mux_002|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[71] , The_System|mm_interconnect_1|cmd_mux_002|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[33] , The_System|mm_interconnect_1|cmd_mux_002|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~2 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8]~3 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[15] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[14] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~13 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[13] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~12 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[12] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[11]~feeder , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[11] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~10 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[10]~feeder , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[10] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~1 , The_System|vga_subsystem|vga_pixel_dma|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~37 , The_System|vga_subsystem|vga_pixel_dma|Add2~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[6] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~33 , The_System|vga_subsystem|vga_pixel_dma|Add2~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[7] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~29 , The_System|vga_subsystem|vga_pixel_dma|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~25 , The_System|vga_subsystem|vga_pixel_dma|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[9] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[9] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[8] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~7 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~0 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0]~1 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[7] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~6 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[6] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~5 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[5] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[4] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~3 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[3] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~2 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[2] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~1 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[1] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~0 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[0] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[0]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pixel_address[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~41 , The_System|vga_subsystem|vga_pixel_dma|Add4~41, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~97 , The_System|vga_subsystem|vga_pixel_dma|Add4~97, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~45 , The_System|vga_subsystem|vga_pixel_dma|Add4~45, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~49 , The_System|vga_subsystem|vga_pixel_dma|Add4~49, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~53 , The_System|vga_subsystem|vga_pixel_dma|Add4~53, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~57 , The_System|vga_subsystem|vga_pixel_dma|Add4~57, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~61 , The_System|vga_subsystem|vga_pixel_dma|Add4~61, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~65 , The_System|vga_subsystem|vga_pixel_dma|Add4~65, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~69 , The_System|vga_subsystem|vga_pixel_dma|Add4~69, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~73 , The_System|vga_subsystem|vga_pixel_dma|Add4~73, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~77 , The_System|vga_subsystem|vga_pixel_dma|Add4~77, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~81 , The_System|vga_subsystem|vga_pixel_dma|Add4~81, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~85 , The_System|vga_subsystem|vga_pixel_dma|Add4~85, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~89 , The_System|vga_subsystem|vga_pixel_dma|Add4~89, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~93 , The_System|vga_subsystem|vga_pixel_dma|Add4~93, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~109 , The_System|vga_subsystem|vga_pixel_dma|Add4~109, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~105 , The_System|vga_subsystem|vga_pixel_dma|Add4~105, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~101 , The_System|vga_subsystem|vga_pixel_dma|Add4~101, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~1 , The_System|vga_subsystem|vga_pixel_dma|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~5 , The_System|vga_subsystem|vga_pixel_dma|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~9 , The_System|vga_subsystem|vga_pixel_dma|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~13 , The_System|vga_subsystem|vga_pixel_dma|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~17 , The_System|vga_subsystem|vga_pixel_dma|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~21 , The_System|vga_subsystem|vga_pixel_dma|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~25 , The_System|vga_subsystem|vga_pixel_dma|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~29 , The_System|vga_subsystem|vga_pixel_dma|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_003|Equal1~2 , The_System|mm_interconnect_0|router_003|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~33 , The_System|vga_subsystem|vga_pixel_dma|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_003|Equal1~3 , The_System|mm_interconnect_0|router_003|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|last_dest_id[1]~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|last_dest_id[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|last_dest_id[0] , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_003|Equal1~5 , The_System|mm_interconnect_0|router_003|Equal1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|suppress_change_dest_id~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|suppress_change_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|write , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg[0]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_003|Equal1~4 , The_System|mm_interconnect_0|router_003|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|request[3]~0 , The_System|mm_interconnect_0|cmd_mux_001|request[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|rp_valid , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|rp_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][102] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_valid~0 , The_System|mm_interconnect_0|cmd_mux_002|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][79] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][80] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][86] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE1_SoC_Computer, 1
instance = comp, \CLOCK2_50~inputCLKENA0 , CLOCK2_50~inputCLKENA0, DE1_SoC_Computer, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SoC_Computer, 1
instance = comp, \Add10~57 , Add10~57, DE1_SoC_Computer, 1
instance = comp, \always0~0 , always0~0, DE1_SoC_Computer, 1
instance = comp, \always0~2 , always0~2, DE1_SoC_Computer, 1
instance = comp, \always0~5 , always0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|outclk_wire[1]~CLKENA0 , The_System|vga_subsystem|vga_pll|video_pll|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|vga_subsystem|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~21 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~17 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~4 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~13 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~3 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~29 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~7 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[5]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~37 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~33 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~8 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~25 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~6 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[8] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[9]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[10] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[8]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal4~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3]~10 , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[3]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~17 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~4 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~29 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~37 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[3]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~21 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~25 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~6 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~33 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~8 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~13 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~3 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~9 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[8] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[9] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[10] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~5 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~7 , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2]~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_Timing|line_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|early_vsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|vsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_v_sync, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_VS~DUPLICATE , The_System|vga_subsystem|vga_controller|VGA_VS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal5~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[9] , The_System|vga_subsystem|vga_controller|VGA_Timing|pixel_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|early_hsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|hsync_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_h_sync, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_HS , The_System|vga_subsystem|vga_controller|VGA_HS, DE1_SoC_Computer, 1
instance = comp, \always0~7 , always0~7, DE1_SoC_Computer, 1
instance = comp, \always0~8 , always0~8, DE1_SoC_Computer, 1
instance = comp, \always0~3 , always0~3, DE1_SoC_Computer, 1
instance = comp, \x_coord[5]~2 , x_coord[5]~2, DE1_SoC_Computer, 1
instance = comp, \timer[0] , timer[0], DE1_SoC_Computer, 1
instance = comp, \Add10~109 , Add10~109, DE1_SoC_Computer, 1
instance = comp, \timer[1] , timer[1], DE1_SoC_Computer, 1
instance = comp, \Add10~93 , Add10~93, DE1_SoC_Computer, 1
instance = comp, \timer[2] , timer[2], DE1_SoC_Computer, 1
instance = comp, \Add10~117 , Add10~117, DE1_SoC_Computer, 1
instance = comp, \timer[3] , timer[3], DE1_SoC_Computer, 1
instance = comp, \Add10~89 , Add10~89, DE1_SoC_Computer, 1
instance = comp, \timer[4] , timer[4], DE1_SoC_Computer, 1
instance = comp, \Add10~65 , Add10~65, DE1_SoC_Computer, 1
instance = comp, \timer[5] , timer[5], DE1_SoC_Computer, 1
instance = comp, \Add10~69 , Add10~69, DE1_SoC_Computer, 1
instance = comp, \timer[6] , timer[6], DE1_SoC_Computer, 1
instance = comp, \Add10~73 , Add10~73, DE1_SoC_Computer, 1
instance = comp, \timer[7] , timer[7], DE1_SoC_Computer, 1
instance = comp, \Add10~77 , Add10~77, DE1_SoC_Computer, 1
instance = comp, \timer[8] , timer[8], DE1_SoC_Computer, 1
instance = comp, \Add10~81 , Add10~81, DE1_SoC_Computer, 1
instance = comp, \timer[9] , timer[9], DE1_SoC_Computer, 1
instance = comp, \Add10~85 , Add10~85, DE1_SoC_Computer, 1
instance = comp, \timer[10] , timer[10], DE1_SoC_Computer, 1
instance = comp, \Add10~41 , Add10~41, DE1_SoC_Computer, 1
instance = comp, \timer[11] , timer[11], DE1_SoC_Computer, 1
instance = comp, \Add10~97 , Add10~97, DE1_SoC_Computer, 1
instance = comp, \timer[12] , timer[12], DE1_SoC_Computer, 1
instance = comp, \Add10~101 , Add10~101, DE1_SoC_Computer, 1
instance = comp, \timer[13] , timer[13], DE1_SoC_Computer, 1
instance = comp, \Add10~105 , Add10~105, DE1_SoC_Computer, 1
instance = comp, \timer[14] , timer[14], DE1_SoC_Computer, 1
instance = comp, \Add10~113 , Add10~113, DE1_SoC_Computer, 1
instance = comp, \timer[15] , timer[15], DE1_SoC_Computer, 1
instance = comp, \Add10~45 , Add10~45, DE1_SoC_Computer, 1
instance = comp, \timer[16] , timer[16], DE1_SoC_Computer, 1
instance = comp, \Add10~121 , Add10~121, DE1_SoC_Computer, 1
instance = comp, \timer[17] , timer[17], DE1_SoC_Computer, 1
instance = comp, \Add10~49 , Add10~49, DE1_SoC_Computer, 1
instance = comp, \timer[18] , timer[18], DE1_SoC_Computer, 1
instance = comp, \Add10~61 , Add10~61, DE1_SoC_Computer, 1
instance = comp, \timer[19] , timer[19], DE1_SoC_Computer, 1
instance = comp, \Add10~53 , Add10~53, DE1_SoC_Computer, 1
instance = comp, \timer[20] , timer[20], DE1_SoC_Computer, 1
instance = comp, \Add10~13 , Add10~13, DE1_SoC_Computer, 1
instance = comp, \timer[21] , timer[21], DE1_SoC_Computer, 1
instance = comp, \Add10~9 , Add10~9, DE1_SoC_Computer, 1
instance = comp, \timer[22] , timer[22], DE1_SoC_Computer, 1
instance = comp, \Add10~5 , Add10~5, DE1_SoC_Computer, 1
instance = comp, \timer[23] , timer[23], DE1_SoC_Computer, 1
instance = comp, \Add10~1 , Add10~1, DE1_SoC_Computer, 1
instance = comp, \timer[24] , timer[24], DE1_SoC_Computer, 1
instance = comp, \Add10~37 , Add10~37, DE1_SoC_Computer, 1
instance = comp, \timer[25] , timer[25], DE1_SoC_Computer, 1
instance = comp, \Add10~33 , Add10~33, DE1_SoC_Computer, 1
instance = comp, \timer[26] , timer[26], DE1_SoC_Computer, 1
instance = comp, \Add10~29 , Add10~29, DE1_SoC_Computer, 1
instance = comp, \timer[27] , timer[27], DE1_SoC_Computer, 1
instance = comp, \Add10~25 , Add10~25, DE1_SoC_Computer, 1
instance = comp, \timer[28] , timer[28], DE1_SoC_Computer, 1
instance = comp, \Add10~21 , Add10~21, DE1_SoC_Computer, 1
instance = comp, \timer[29] , timer[29], DE1_SoC_Computer, 1
instance = comp, \Add10~17 , Add10~17, DE1_SoC_Computer, 1
instance = comp, \timer[30] , timer[30], DE1_SoC_Computer, 1
instance = comp, \always0~1 , always0~1, DE1_SoC_Computer, 1
instance = comp, \always0~4 , always0~4, DE1_SoC_Computer, 1
instance = comp, \always0~6 , always0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[53] , The_System|mm_interconnect_0|cmd_mux_001|src_data[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|comb~0 , The_System|vga_subsystem|vga_char_buffer|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~16 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~33 , The_System|vga_subsystem|vga_char_buffer|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[8]~0 , The_System|vga_subsystem|vga_char_buffer|y_position[8]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|comb~1_wirecell , The_System|vga_subsystem|vga_pixel_fifo|comb~1_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][32] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][32]~feeder , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][32]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][32] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][35] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][35] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][33] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][33]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][33]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][34] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][34] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_readdatavalid~1 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_readdatavalid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~13 , The_System|sdram|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~2 , The_System|sdram|refresh_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[0] , The_System|sdram|refresh_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~9 , The_System|sdram|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[1]~DUPLICATE , The_System|sdram|refresh_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~5 , The_System|sdram|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~1 , The_System|sdram|refresh_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[2] , The_System|sdram|refresh_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~53 , The_System|sdram|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[3] , The_System|sdram|refresh_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~49 , The_System|sdram|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[4]~13 , The_System|sdram|refresh_counter[4]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[4] , The_System|sdram|refresh_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~45 , The_System|sdram|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~8 , The_System|sdram|refresh_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[5] , The_System|sdram|refresh_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~41 , The_System|sdram|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~7 , The_System|sdram|refresh_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[6] , The_System|sdram|refresh_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~37 , The_System|sdram|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~6 , The_System|sdram|refresh_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[7] , The_System|sdram|refresh_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal0~1 , The_System|sdram|Equal0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[11]~DUPLICATE , The_System|sdram|refresh_counter[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~1 , The_System|sdram|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~0 , The_System|sdram|refresh_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[8]~DUPLICATE , The_System|sdram|refresh_counter[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~33 , The_System|sdram|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[9]~12 , The_System|sdram|refresh_counter[9]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[9] , The_System|sdram|refresh_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~29 , The_System|sdram|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[10]~11 , The_System|sdram|refresh_counter[10]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[10] , The_System|sdram|refresh_counter[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~25 , The_System|sdram|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~5 , The_System|sdram|refresh_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[11] , The_System|sdram|refresh_counter[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~21 , The_System|sdram|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~4 , The_System|sdram|refresh_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[12] , The_System|sdram|refresh_counter[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Add0~17 , The_System|sdram|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter~3 , The_System|sdram|refresh_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[13] , The_System|sdram|refresh_counter[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal0~0 , The_System|sdram|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[1] , The_System|sdram|refresh_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_counter[8] , The_System|sdram|refresh_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal0~2 , The_System|sdram|Equal0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.011~DUPLICATE , The_System|sdram|i_state.011~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.000~DUPLICATE , The_System|sdram|i_state.000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.101 , The_System|sdram|i_state.101, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector16~0 , The_System|sdram|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.010~DUPLICATE , The_System|sdram|i_state.010~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector6~0 , The_System|sdram|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[0] , The_System|sdram|i_refs[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector5~0 , The_System|sdram|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[1] , The_System|sdram|i_refs[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector4~0 , The_System|sdram|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_refs[2] , The_System|sdram|i_refs[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector16~1 , The_System|sdram|Selector16~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.010 , The_System|sdram|i_next.010, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector9~0 , The_System|sdram|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.010 , The_System|sdram|i_state.010, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[1] , The_System|sdram|i_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector15~0 , The_System|sdram|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector15~1 , The_System|sdram|Selector15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[0] , The_System|sdram|i_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector18~0 , The_System|sdram|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector18~1 , The_System|sdram|Selector18~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.111 , The_System|sdram|i_next.111, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector12~0 , The_System|sdram|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.111 , The_System|sdram|i_state.111, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector13~0 , The_System|sdram|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector13~1 , The_System|sdram|Selector13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[2] , The_System|sdram|i_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector14~0 , The_System|sdram|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_count[1]~DUPLICATE , The_System|sdram|i_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|LessThan0~0 , The_System|sdram|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next~11 , The_System|sdram|i_next~11, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.000 , The_System|sdram|i_next.000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector7~0 , The_System|sdram|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.000 , The_System|sdram|i_state.000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector8~0 , The_System|sdram|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.001 , The_System|sdram|i_state.001, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector10~0 , The_System|sdram|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.011 , The_System|sdram|i_state.011, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector17~0 , The_System|sdram|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_next.101 , The_System|sdram|i_next.101, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector11~0 , The_System|sdram|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.101~DUPLICATE , The_System|sdram|i_state.101~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|init_done~0 , The_System|sdram|init_done~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|init_done , The_System|sdram|init_done, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload[0]~17 , The_System|mm_interconnect_0|cmd_mux_001|src_payload[0]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[0] , The_System|sdram|za_data[0], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[1] , The_System|sdram|za_data[1], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[2] , The_System|sdram|za_data[2], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[3] , The_System|sdram|za_data[3], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[4] , The_System|sdram|za_data[4], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[5] , The_System|sdram|za_data[5], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[6] , The_System|sdram|za_data[6], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[7] , The_System|sdram|za_data[7], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[8] , The_System|sdram|za_data[8], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[9] , The_System|sdram|za_data[9], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[10] , The_System|sdram|za_data[10], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[11] , The_System|sdram|za_data[11], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[12] , The_System|sdram|za_data[12], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[13] , The_System|sdram|za_data[13], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[14] , The_System|sdram|za_data[14], DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_data[15] , The_System|sdram|za_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~19 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal0~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|LessThan2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~21 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][110]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][110]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][111]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][111]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][111]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][111]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][111]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_005|src_channel[1]~1 , The_System|mm_interconnect_0|router_005|src_channel[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][74]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][74]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][74]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][74]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][74]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][74]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][74] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~1, DE1_SoC_Computer, 1
instance = comp, \~GND , ~GND, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|WideOr0~1 , The_System|mm_interconnect_0|rsp_demux_001|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][38] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][38], DE1_SoC_Computer, 1
instance = comp, \Add11~1 , Add11~1, DE1_SoC_Computer, 1
instance = comp, \Add11~5 , Add11~5, DE1_SoC_Computer, 1
instance = comp, \x_coord[1] , x_coord[1], DE1_SoC_Computer, 1
instance = comp, \Add11~21 , Add11~21, DE1_SoC_Computer, 1
instance = comp, \x_coord[2] , x_coord[2], DE1_SoC_Computer, 1
instance = comp, \Add11~25 , Add11~25, DE1_SoC_Computer, 1
instance = comp, \x_coord[3] , x_coord[3], DE1_SoC_Computer, 1
instance = comp, \Add11~29 , Add11~29, DE1_SoC_Computer, 1
instance = comp, \x_coord[4] , x_coord[4], DE1_SoC_Computer, 1
instance = comp, \Add11~33 , Add11~33, DE1_SoC_Computer, 1
instance = comp, \x_coord[5] , x_coord[5], DE1_SoC_Computer, 1
instance = comp, \Add11~37 , Add11~37, DE1_SoC_Computer, 1
instance = comp, \x_coord[6] , x_coord[6], DE1_SoC_Computer, 1
instance = comp, \Add11~9 , Add11~9, DE1_SoC_Computer, 1
instance = comp, \x_coord[7] , x_coord[7], DE1_SoC_Computer, 1
instance = comp, \Add11~13 , Add11~13, DE1_SoC_Computer, 1
instance = comp, \x_coord[8] , x_coord[8], DE1_SoC_Computer, 1
instance = comp, \Add11~17 , Add11~17, DE1_SoC_Computer, 1
instance = comp, \x_coord[9] , x_coord[9], DE1_SoC_Computer, 1
instance = comp, \x_coord[5]~0 , x_coord[5]~0, DE1_SoC_Computer, 1
instance = comp, \x_coord[5]~1 , x_coord[5]~1, DE1_SoC_Computer, 1
instance = comp, \x_coord[0] , x_coord[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|check_and_align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|check_and_align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src2_valid~1 , The_System|mm_interconnect_0|cmd_demux|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_waitrequest , The_System|vga_subsystem|vga_char_buffer|buf_waitrequest, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan17~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~56 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~60 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][128] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~21 , The_System|mm_interconnect_0|cmd_mux|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[128] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~80 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~82 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~86 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~84 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[70] , The_System|mm_interconnect_0|cmd_mux|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][70] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][70] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_004|src_channel[1]~1 , The_System|mm_interconnect_0|router_004|src_channel[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~0 , The_System|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~1 , The_System|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~2 , The_System|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][126] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~22 , The_System|mm_interconnect_0|cmd_mux|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][126] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][127] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~23 , The_System|mm_interconnect_0|cmd_mux|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[127] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][127] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~90 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~88 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][129] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][129], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][129] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][129], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[91]~12 , The_System|mm_interconnect_0|cmd_mux|src_data[91]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~92 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~36 , The_System|mm_interconnect_0|cmd_mux|src_payload~36, DE1_SoC_Computer, 1
instance = comp, \integrator_reset_~0 , integrator_reset_~0, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[0]~DUPLICATE , int1|xreg_[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v1dot[1]~_Duplicate_1 , v1dot[1]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[1]~DUPLICATE , int1|xreg_[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~53 , int12|Add0~53, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~57 , int12|Add0~57, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[1]~feeder , int12|xreg_[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[1]~_Duplicate_2 , v1[1]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[1] , int12|xreg_[1], DE1_SoC_Computer, 1
instance = comp, \v1[1]~SCLR_LUT , v1[1]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[2]~DUPLICATE , int1|xreg_[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v1dot[5]~_Duplicate_1 , v1dot[5]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[5]~DUPLICATE , int1|xreg_[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v1dot[3]~_Duplicate_1 , v1dot[3]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~61 , int12|Add0~61, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~65 , int12|Add0~65, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[3]~feeder , int12|xreg_[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[3]~_Duplicate_2 , v1[3]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[3] , int12|xreg_[3], DE1_SoC_Computer, 1
instance = comp, \v1[3]~SCLR_LUT , v1[3]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[4]~_Duplicate_1 , v1dot[4]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~69 , int12|Add0~69, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[4]~feeder , int12|xreg_[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[4]~_Duplicate_2 , v1[4]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[4] , int12|xreg_[4], DE1_SoC_Computer, 1
instance = comp, \v1[4]~SCLR_LUT , v1[4]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~49 , int12|Add0~49, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[5]~feeder , int12|xreg_[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[5]~_Duplicate_2 , v1[5]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[5] , int12|xreg_[5], DE1_SoC_Computer, 1
instance = comp, \v1[5]~SCLR_LUT , v1[5]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[6]~_Duplicate_1 , v1dot[6]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~45 , int12|Add0~45, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[6]~feeder , int12|xreg_[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[6]~_Duplicate_2 , v1[6]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[6] , int12|xreg_[6], DE1_SoC_Computer, 1
instance = comp, \v1[6]~SCLR_LUT , v1[6]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[7]~_Duplicate_1 , v1dot[7]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~41 , int12|Add0~41, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[7]~feeder , int12|xreg_[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[7]~_Duplicate_2 , v1[7]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[7] , int12|xreg_[7], DE1_SoC_Computer, 1
instance = comp, \v1[7]~SCLR_LUT , v1[7]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[8]~_Duplicate_1 , v1dot[8]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~37 , int12|Add0~37, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[8]~feeder , int12|xreg_[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[8]~_Duplicate_2 , v1[8]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[8] , int12|xreg_[8], DE1_SoC_Computer, 1
instance = comp, \v1[8]~SCLR_LUT , v1[8]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[10]~_Duplicate_1 , v1dot[10]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~33 , int12|Add0~33, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~29 , int12|Add0~29, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[10]~feeder , int12|xreg_[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[10]~_Duplicate_2 , v1[10]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[10] , int12|xreg_[10], DE1_SoC_Computer, 1
instance = comp, \v1[10]~SCLR_LUT , v1[10]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[11]~DUPLICATE , int1|xreg_[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v1[14]~_Duplicate_2 , v1[14]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[14]~DUPLICATE , int12|xreg_[14]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v2dot[2]~_Duplicate_1 , v2dot[2]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~1 , int22|Add0~1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~5 , int22|Add0~5, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~9 , int22|Add0~9, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[2]~feeder , int22|xreg_[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[2]~_Duplicate_2 , v2[2]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[2] , int22|xreg_[2], DE1_SoC_Computer, 1
instance = comp, \v2[2]~SCLR_LUT , v2[2]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[15]~_Duplicate_1 , v1dot[15]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~25 , int12|Add0~25, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~5 , int12|Add0~5, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~9 , int12|Add0~9, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~13 , int12|Add0~13, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~17 , int12|Add0~17, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[15]~feeder , int12|xreg_[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[15]~_Duplicate_2 , v1[15]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[15] , int12|xreg_[15], DE1_SoC_Computer, 1
instance = comp, \v1~1 , v1~1, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[16] , int1|xreg_[16], DE1_SoC_Computer, 1
instance = comp, \kmid_m1|Mult0~8 , kmid_m1|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \D_m1|Mult0~8 , D_m1|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \v2dot[4]~_Duplicate_1 , v2dot[4]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~13 , int22|Add0~13, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~17 , int22|Add0~17, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[4]~feeder , int22|xreg_[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[4]~_Duplicate_2 , v2[4]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[4] , int22|xreg_[4], DE1_SoC_Computer, 1
instance = comp, \v2[4]~SCLR_LUT , v2[4]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[5] , int2|xreg_[5], DE1_SoC_Computer, 1
instance = comp, \v2dot[6]~_Duplicate_1 , v2dot[6]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~21 , int22|Add0~21, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~25 , int22|Add0~25, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[6]~feeder , int22|xreg_[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[6]~_Duplicate_2 , v2[6]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[6] , int22|xreg_[6], DE1_SoC_Computer, 1
instance = comp, \v2[6]~SCLR_LUT , v2[6]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[8]~_Duplicate_1 , v2dot[8]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~29 , int22|Add0~29, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~33 , int22|Add0~33, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[8]~feeder , int22|xreg_[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[8]~_Duplicate_2 , v2[8]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[8] , int22|xreg_[8], DE1_SoC_Computer, 1
instance = comp, \v2[8]~SCLR_LUT , v2[8]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[11]~_Duplicate_1 , v2dot[11]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~37 , int22|Add0~37, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~41 , int22|Add0~41, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~45 , int22|Add0~45, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[11]~feeder , int22|xreg_[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[11]~_Duplicate_2 , v2[11]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[11] , int22|xreg_[11], DE1_SoC_Computer, 1
instance = comp, \v2[11]~SCLR_LUT , v2[11]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[13]~_Duplicate_1 , v2dot[13]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~49 , int22|Add0~49, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~53 , int22|Add0~53, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[13]~feeder , int22|xreg_[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[13]~_Duplicate_2 , v2[13]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[13] , int22|xreg_[13], DE1_SoC_Computer, 1
instance = comp, \v2[13]~SCLR_LUT , v2[13]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[14]~_Duplicate_1 , v2dot[14]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~57 , int22|Add0~57, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[14]~feeder , int22|xreg_[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[14]~_Duplicate_2 , v2[14]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[14] , int22|xreg_[14], DE1_SoC_Computer, 1
instance = comp, \v2[14]~SCLR_LUT , v2[14]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[15]~_Duplicate_1 , v2dot[15]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~61 , int22|Add0~61, DE1_SoC_Computer, 1
instance = comp, \v2[15]~_Duplicate_2 , v2[15]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[15] , int22|xreg_[15], DE1_SoC_Computer, 1
instance = comp, \v2~0 , v2~0, DE1_SoC_Computer, 1
instance = comp, \D_m2|Mult0~8 , D_m2|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \v2dot[17]~_Duplicate_1 , v2dot[17]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~65 , int22|Add0~65, DE1_SoC_Computer, 1
instance = comp, \int22|Add0~69 , int22|Add0~69, DE1_SoC_Computer, 1
instance = comp, \v2[17]~_Duplicate_2 , v2[17]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[17] , int22|xreg_[17], DE1_SoC_Computer, 1
instance = comp, \v2[17]~SCLR_LUT , v2[17]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \k_m2|Mult0~8 , k_m2|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \kmid_m2|Mult0~8 , kmid_m2|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \Add5~1 , Add5~1, DE1_SoC_Computer, 1
instance = comp, \Add5~5 , Add5~5, DE1_SoC_Computer, 1
instance = comp, \Add5~9 , Add5~9, DE1_SoC_Computer, 1
instance = comp, \Add5~13 , Add5~13, DE1_SoC_Computer, 1
instance = comp, \Add5~17 , Add5~17, DE1_SoC_Computer, 1
instance = comp, \Add5~21 , Add5~21, DE1_SoC_Computer, 1
instance = comp, \Add5~25 , Add5~25, DE1_SoC_Computer, 1
instance = comp, \Add5~29 , Add5~29, DE1_SoC_Computer, 1
instance = comp, \Add5~33 , Add5~33, DE1_SoC_Computer, 1
instance = comp, \Add5~37 , Add5~37, DE1_SoC_Computer, 1
instance = comp, \Add5~41 , Add5~41, DE1_SoC_Computer, 1
instance = comp, \Add5~45 , Add5~45, DE1_SoC_Computer, 1
instance = comp, \Add5~49 , Add5~49, DE1_SoC_Computer, 1
instance = comp, \Add5~53 , Add5~53, DE1_SoC_Computer, 1
instance = comp, \Add5~57 , Add5~57, DE1_SoC_Computer, 1
instance = comp, \Add5~61 , Add5~61, DE1_SoC_Computer, 1
instance = comp, \Add5~65 , Add5~65, DE1_SoC_Computer, 1
instance = comp, \Add5~69 , Add5~69, DE1_SoC_Computer, 1
instance = comp, \Add6~1 , Add6~1, DE1_SoC_Computer, 1
instance = comp, \Add6~5 , Add6~5, DE1_SoC_Computer, 1
instance = comp, \Add6~9 , Add6~9, DE1_SoC_Computer, 1
instance = comp, \Add6~13 , Add6~13, DE1_SoC_Computer, 1
instance = comp, \Add6~17 , Add6~17, DE1_SoC_Computer, 1
instance = comp, \Add6~21 , Add6~21, DE1_SoC_Computer, 1
instance = comp, \Add6~25 , Add6~25, DE1_SoC_Computer, 1
instance = comp, \Add6~29 , Add6~29, DE1_SoC_Computer, 1
instance = comp, \Add6~33 , Add6~33, DE1_SoC_Computer, 1
instance = comp, \Add6~37 , Add6~37, DE1_SoC_Computer, 1
instance = comp, \Add6~41 , Add6~41, DE1_SoC_Computer, 1
instance = comp, \Add6~45 , Add6~45, DE1_SoC_Computer, 1
instance = comp, \Add6~49 , Add6~49, DE1_SoC_Computer, 1
instance = comp, \Add6~53 , Add6~53, DE1_SoC_Computer, 1
instance = comp, \Add6~57 , Add6~57, DE1_SoC_Computer, 1
instance = comp, \Add6~61 , Add6~61, DE1_SoC_Computer, 1
instance = comp, \Add6~65 , Add6~65, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[14] , int2|xreg_[14], DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[4] , int2|xreg_[4], DE1_SoC_Computer, 1
instance = comp, \int2|Add0~2 , int2|Add0~2, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[0]~1 , int2|xnew_[0]~1, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[1]~5 , int2|xnew_[1]~5, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[2]~9 , int2|xnew_[2]~9, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[3]~13 , int2|xnew_[3]~13, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[4]~17 , int2|xnew_[4]~17, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[5]~21 , int2|xnew_[5]~21, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[6]~25 , int2|xnew_[6]~25, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[7]~29 , int2|xnew_[7]~29, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[8]~33 , int2|xnew_[8]~33, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[9]~37 , int2|xnew_[9]~37, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[10]~41 , int2|xnew_[10]~41, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[11]~45 , int2|xnew_[11]~45, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[12]~49 , int2|xnew_[12]~49, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[13]~53 , int2|xnew_[13]~53, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[14]~57 , int2|xnew_[14]~57, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[15]~61 , int2|xnew_[15]~61, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[16]~65 , int2|xnew_[16]~65, DE1_SoC_Computer, 1
instance = comp, \int2|xnew_[17]~69 , int2|xnew_[17]~69, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[17] , int2|xreg_[17], DE1_SoC_Computer, 1
instance = comp, \v2dot[17]~SCLR_LUT , v2dot[17]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[16] , int2|xreg_[16], DE1_SoC_Computer, 1
instance = comp, \v2dot[16]~SCLR_LUT , v2dot[16]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[16]~_Duplicate_1 , v2dot[16]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[16]~feeder , int22|xreg_[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[16]~_Duplicate_2 , v2[16]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[16] , int22|xreg_[16], DE1_SoC_Computer, 1
instance = comp, \v2[16]~SCLR_LUT , v2[16]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[15] , int2|xreg_[15], DE1_SoC_Computer, 1
instance = comp, \v2dot[15]~SCLR_LUT , v2dot[15]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[14]~DUPLICATE , int2|xreg_[14]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v2dot[14]~SCLR_LUT , v2dot[14]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[13] , int2|xreg_[13], DE1_SoC_Computer, 1
instance = comp, \v2dot[13]~SCLR_LUT , v2dot[13]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[12] , int2|xreg_[12], DE1_SoC_Computer, 1
instance = comp, \v2dot[12]~SCLR_LUT , v2dot[12]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[12]~_Duplicate_1 , v2dot[12]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[12]~feeder , int22|xreg_[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[12]~_Duplicate_2 , v2[12]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[12] , int22|xreg_[12], DE1_SoC_Computer, 1
instance = comp, \v2[12]~SCLR_LUT , v2[12]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[11] , int2|xreg_[11], DE1_SoC_Computer, 1
instance = comp, \v2dot[11]~SCLR_LUT , v2dot[11]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[10] , int2|xreg_[10], DE1_SoC_Computer, 1
instance = comp, \v2dot[10]~SCLR_LUT , v2dot[10]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[10]~_Duplicate_1 , v2dot[10]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[10]~feeder , int22|xreg_[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[10]~_Duplicate_2 , v2[10]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[10] , int22|xreg_[10], DE1_SoC_Computer, 1
instance = comp, \v2[10]~SCLR_LUT , v2[10]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[9] , int2|xreg_[9], DE1_SoC_Computer, 1
instance = comp, \v2dot[9]~SCLR_LUT , v2dot[9]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[9]~_Duplicate_1 , v2dot[9]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[9]~feeder , int22|xreg_[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[9]~_Duplicate_2 , v2[9]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[9] , int22|xreg_[9], DE1_SoC_Computer, 1
instance = comp, \v2[9]~SCLR_LUT , v2[9]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[8] , int2|xreg_[8], DE1_SoC_Computer, 1
instance = comp, \v2dot[8]~SCLR_LUT , v2dot[8]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[7] , int2|xreg_[7], DE1_SoC_Computer, 1
instance = comp, \v2dot[7]~SCLR_LUT , v2dot[7]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[7]~_Duplicate_1 , v2dot[7]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[7]~feeder , int22|xreg_[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[7]~_Duplicate_2 , v2[7]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[7] , int22|xreg_[7], DE1_SoC_Computer, 1
instance = comp, \v2[7]~SCLR_LUT , v2[7]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[6] , int2|xreg_[6], DE1_SoC_Computer, 1
instance = comp, \v2dot[6]~SCLR_LUT , v2dot[6]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[5]~DUPLICATE , int2|xreg_[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v2dot[5]~SCLR_LUT , v2dot[5]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[5]~_Duplicate_1 , v2dot[5]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[5]~feeder , int22|xreg_[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[5]~_Duplicate_2 , v2[5]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[5] , int22|xreg_[5], DE1_SoC_Computer, 1
instance = comp, \v2[5]~SCLR_LUT , v2[5]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \k_m1|Mult0~8 , k_m1|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \Add0~41 , Add0~41, DE1_SoC_Computer, 1
instance = comp, \Add0~45 , Add0~45, DE1_SoC_Computer, 1
instance = comp, \Add0~49 , Add0~49, DE1_SoC_Computer, 1
instance = comp, \Add0~53 , Add0~53, DE1_SoC_Computer, 1
instance = comp, \Add0~57 , Add0~57, DE1_SoC_Computer, 1
instance = comp, \Add0~61 , Add0~61, DE1_SoC_Computer, 1
instance = comp, \Add0~65 , Add0~65, DE1_SoC_Computer, 1
instance = comp, \Add0~69 , Add0~69, DE1_SoC_Computer, 1
instance = comp, \Add0~37 , Add0~37, DE1_SoC_Computer, 1
instance = comp, \Add0~33 , Add0~33, DE1_SoC_Computer, 1
instance = comp, \Add0~29 , Add0~29, DE1_SoC_Computer, 1
instance = comp, \Add0~25 , Add0~25, DE1_SoC_Computer, 1
instance = comp, \Add0~5 , Add0~5, DE1_SoC_Computer, 1
instance = comp, \Add0~9 , Add0~9, DE1_SoC_Computer, 1
instance = comp, \Add0~13 , Add0~13, DE1_SoC_Computer, 1
instance = comp, \Add0~17 , Add0~17, DE1_SoC_Computer, 1
instance = comp, \Add0~21 , Add0~21, DE1_SoC_Computer, 1
instance = comp, \Add3~6 , Add3~6, DE1_SoC_Computer, 1
instance = comp, \Add3~2 , Add3~2, DE1_SoC_Computer, 1
instance = comp, \func1[0]~41 , func1[0]~41, DE1_SoC_Computer, 1
instance = comp, \func1[1]~45 , func1[1]~45, DE1_SoC_Computer, 1
instance = comp, \func1[2]~49 , func1[2]~49, DE1_SoC_Computer, 1
instance = comp, \func1[3]~53 , func1[3]~53, DE1_SoC_Computer, 1
instance = comp, \func1[4]~57 , func1[4]~57, DE1_SoC_Computer, 1
instance = comp, \func1[5]~61 , func1[5]~61, DE1_SoC_Computer, 1
instance = comp, \func1[6]~65 , func1[6]~65, DE1_SoC_Computer, 1
instance = comp, \func1[7]~69 , func1[7]~69, DE1_SoC_Computer, 1
instance = comp, \func1[8]~37 , func1[8]~37, DE1_SoC_Computer, 1
instance = comp, \func1[9]~33 , func1[9]~33, DE1_SoC_Computer, 1
instance = comp, \func1[10]~29 , func1[10]~29, DE1_SoC_Computer, 1
instance = comp, \func1[11]~25 , func1[11]~25, DE1_SoC_Computer, 1
instance = comp, \func1[12]~5 , func1[12]~5, DE1_SoC_Computer, 1
instance = comp, \func1[13]~9 , func1[13]~9, DE1_SoC_Computer, 1
instance = comp, \func1[14]~13 , func1[14]~13, DE1_SoC_Computer, 1
instance = comp, \func1[15]~17 , func1[15]~17, DE1_SoC_Computer, 1
instance = comp, \func1[16]~21 , func1[16]~21, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[6]~DUPLICATE , int1|xreg_[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[4]~DUPLICATE , int1|xreg_[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~41 , int1|Add0~41, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~45 , int1|Add0~45, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~49 , int1|Add0~49, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~53 , int1|Add0~53, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~57 , int1|Add0~57, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~61 , int1|Add0~61, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~65 , int1|Add0~65, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~69 , int1|Add0~69, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~37 , int1|Add0~37, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~33 , int1|Add0~33, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~29 , int1|Add0~29, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~25 , int1|Add0~25, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~5 , int1|Add0~5, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~9 , int1|Add0~9, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~13 , int1|Add0~13, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~17 , int1|Add0~17, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~21 , int1|Add0~21, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[16]~DUPLICATE , int1|xreg_[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v1dot[16]~SCLR_LUT , v1dot[16]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[16]~_Duplicate_1 , v1dot[16]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \v1[16]~_Duplicate_2 , v1[16]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[16]~DUPLICATE , int12|xreg_[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~21 , int12|Add0~21, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[16] , int12|xreg_[16], DE1_SoC_Computer, 1
instance = comp, \v1~2 , v1~2, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[4]~DUPLICATE , int2|xreg_[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \v2dot[4]~SCLR_LUT , v2dot[4]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[3] , int2|xreg_[3], DE1_SoC_Computer, 1
instance = comp, \v2dot[3]~SCLR_LUT , v2dot[3]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[3]~_Duplicate_1 , v2dot[3]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[3]~feeder , int22|xreg_[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[3]~_Duplicate_2 , v2[3]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[3] , int22|xreg_[3], DE1_SoC_Computer, 1
instance = comp, \v2[3]~SCLR_LUT , v2[3]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[15]~feeder , int1|xreg_[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[15] , int1|xreg_[15], DE1_SoC_Computer, 1
instance = comp, \v1dot[15]~SCLR_LUT , v1dot[15]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[14]~feeder , int1|xreg_[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[14] , int1|xreg_[14], DE1_SoC_Computer, 1
instance = comp, \v1dot[14]~SCLR_LUT , v1dot[14]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[14]~_Duplicate_1 , v1dot[14]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[14] , int12|xreg_[14], DE1_SoC_Computer, 1
instance = comp, \v1[14]~SCLR_LUT , v1[14]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[13] , int1|xreg_[13], DE1_SoC_Computer, 1
instance = comp, \v1dot[13]~SCLR_LUT , v1dot[13]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[13]~_Duplicate_1 , v1dot[13]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[13]~feeder , int12|xreg_[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[13]~_Duplicate_2 , v1[13]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[13] , int12|xreg_[13], DE1_SoC_Computer, 1
instance = comp, \v1[13]~SCLR_LUT , v1[13]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[12]~feeder , int1|xreg_[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[12] , int1|xreg_[12], DE1_SoC_Computer, 1
instance = comp, \v1dot[12]~SCLR_LUT , v1dot[12]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[12]~_Duplicate_1 , v1dot[12]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[12]~feeder , int12|xreg_[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[12]~_Duplicate_2 , v1[12]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[12] , int12|xreg_[12], DE1_SoC_Computer, 1
instance = comp, \v1[12]~SCLR_LUT , v1[12]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[11] , int1|xreg_[11], DE1_SoC_Computer, 1
instance = comp, \v1dot[11]~SCLR_LUT , v1dot[11]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[11]~_Duplicate_1 , v1dot[11]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[11]~feeder , int12|xreg_[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[11]~_Duplicate_2 , v1[11]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[11] , int12|xreg_[11], DE1_SoC_Computer, 1
instance = comp, \v1[11]~SCLR_LUT , v1[11]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[10]~feeder , int1|xreg_[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[10] , int1|xreg_[10], DE1_SoC_Computer, 1
instance = comp, \v1dot[10]~SCLR_LUT , v1dot[10]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[9]~feeder , int1|xreg_[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[9] , int1|xreg_[9], DE1_SoC_Computer, 1
instance = comp, \v1dot[9]~SCLR_LUT , v1dot[9]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[9]~_Duplicate_1 , v1dot[9]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[9]~feeder , int12|xreg_[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[9]~_Duplicate_2 , v1[9]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[9] , int12|xreg_[9], DE1_SoC_Computer, 1
instance = comp, \v1[9]~SCLR_LUT , v1[9]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[2] , int2|xreg_[2], DE1_SoC_Computer, 1
instance = comp, \v2dot[2]~SCLR_LUT , v2dot[2]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[1] , int2|xreg_[1], DE1_SoC_Computer, 1
instance = comp, \v2dot[1]~SCLR_LUT , v2dot[1]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[1]~_Duplicate_1 , v2dot[1]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[1]~feeder , int22|xreg_[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[1]~_Duplicate_2 , v2[1]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[1] , int22|xreg_[1], DE1_SoC_Computer, 1
instance = comp, \v2[1]~SCLR_LUT , v2[1]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[8]~feeder , int1|xreg_[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[8] , int1|xreg_[8], DE1_SoC_Computer, 1
instance = comp, \v1dot[8]~SCLR_LUT , v1dot[8]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[7]~feeder , int1|xreg_[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[7] , int1|xreg_[7], DE1_SoC_Computer, 1
instance = comp, \v1dot[7]~SCLR_LUT , v1dot[7]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[6]~feeder , int1|xreg_[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[6] , int1|xreg_[6], DE1_SoC_Computer, 1
instance = comp, \v1dot[6]~SCLR_LUT , v1dot[6]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[5]~feeder , int1|xreg_[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[5] , int1|xreg_[5], DE1_SoC_Computer, 1
instance = comp, \v1dot[5]~SCLR_LUT , v1dot[5]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[4]~feeder , int1|xreg_[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[4] , int1|xreg_[4], DE1_SoC_Computer, 1
instance = comp, \v1dot[4]~SCLR_LUT , v1dot[4]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[3]~feeder , int1|xreg_[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[3] , int1|xreg_[3], DE1_SoC_Computer, 1
instance = comp, \v1dot[3]~SCLR_LUT , v1dot[3]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[2]~feeder , int1|xreg_[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[2] , int1|xreg_[2], DE1_SoC_Computer, 1
instance = comp, \v1dot[2]~SCLR_LUT , v1dot[2]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[2]~_Duplicate_1 , v1dot[2]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[2]~feeder , int12|xreg_[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[2]~_Duplicate_2 , v1[2]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[2] , int12|xreg_[2], DE1_SoC_Computer, 1
instance = comp, \v1[2]~SCLR_LUT , v1[2]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[1]~feeder , int1|xreg_[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[1] , int1|xreg_[1], DE1_SoC_Computer, 1
instance = comp, \v1dot[1]~SCLR_LUT , v1dot[1]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[0]~feeder , int1|xreg_[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[0] , int1|xreg_[0], DE1_SoC_Computer, 1
instance = comp, \v1dot[0]~SCLR_LUT , v1dot[0]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[0]~_Duplicate_1 , v1dot[0]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[0]~feeder , int12|xreg_[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \v1[0]~_Duplicate_2 , v1[0]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[0] , int12|xreg_[0], DE1_SoC_Computer, 1
instance = comp, \v1[0]~SCLR_LUT , v1[0]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \int2|xreg_[0] , int2|xreg_[0], DE1_SoC_Computer, 1
instance = comp, \v2dot[0]~SCLR_LUT , v2dot[0]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v2dot[0]~_Duplicate_1 , v2dot[0]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[0]~feeder , int22|xreg_[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \v2[0]~_Duplicate_2 , v2[0]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \int22|xreg_[0] , int22|xreg_[0], DE1_SoC_Computer, 1
instance = comp, \v2[0]~SCLR_LUT , v2[0]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \Add0~1 , Add0~1, DE1_SoC_Computer, 1
instance = comp, \func1[17]~1 , func1[17]~1, DE1_SoC_Computer, 1
instance = comp, \int1|Add0~1 , int1|Add0~1, DE1_SoC_Computer, 1
instance = comp, \int1|xreg_[17] , int1|xreg_[17], DE1_SoC_Computer, 1
instance = comp, \v1dot[17]~SCLR_LUT , v1dot[17]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \v1dot[17]~_Duplicate_1 , v1dot[17]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \int12|Add0~1 , int12|Add0~1, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[17]~feeder , int12|xreg_[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \int12|xreg_[17] , int12|xreg_[17], DE1_SoC_Computer, 1
instance = comp, \v1~0 , v1~0, DE1_SoC_Computer, 1
instance = comp, \v1[17]~_Duplicate_2 , v1[17]~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \y_coord[5]~0 , y_coord[5]~0, DE1_SoC_Computer, 1
instance = comp, \y_coord[5] , y_coord[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~98 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~96 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[16] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~100 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~102 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|m0_write~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4310w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4310w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[2]~DUPLICATE , The_System|rst_controller|r_sync_rst_chain[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|always2~0 , The_System|rst_controller|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_early_rst , The_System|rst_controller|r_early_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~110 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~110, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~108 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~108, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4233w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4233w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~112 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~112, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~114 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~114, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4280w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4280w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~116 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~116, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~118 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~118, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4290w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4290w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~120 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~120, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~122 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~122, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~124 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~124, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4260w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4260w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|LessThan2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~130 , The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~130, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~128 , The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~128, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~20 , The_System|mm_interconnect_0|cmd_mux|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~132 , The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~132, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~134 , The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~134, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[1] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~138 , The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~138, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4250w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4250w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~140 , The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~140, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~142 , The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~142, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~144 , The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~144, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~146 , The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~146, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~148 , The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~148, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~150 , The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~150, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~154 , The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~154, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~152 , The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~152, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~156 , The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~156, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~160 , The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~160, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~162 , The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~162, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~164 , The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~164, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~166 , The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~166, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~168 , The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~168, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~170 , The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~170, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~172 , The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~172, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~174 , The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~174, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~176 , The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~176, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~178 , The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~178, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4270w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4270w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~180 , The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~180, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~182 , The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~182, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~184 , The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~184, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~186 , The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~186, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~188 , The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~188, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4300w[3] , The_System|onchip_sram|the_altsyncram|auto_generated|decode2|w_anode4300w[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~194 , The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~194, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~192 , The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~192, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~196 , The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~196, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~198 , The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~198, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[2] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~202 , The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~202, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~200 , The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~200, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~204 , The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~204, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~206 , The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~206, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~210 , The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~210, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~208 , The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~208, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_004|src_channel[1]~0 , The_System|mm_interconnect_0|router_004|src_channel[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][86] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][86] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|comb~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|WideOr0~0 , The_System|mm_interconnect_0|rsp_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|sink_ready~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~214 , The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~214, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~212 , The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~212, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~213 , The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~213, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~215 , The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~215, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~218 , The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~218, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~216 , The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~216, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~217 , The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~217, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~219 , The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~219, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~220 , The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~220, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~221 , The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~221, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~222 , The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~222, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~223 , The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~223, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~226 , The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~226, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~224 , The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~224, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~225 , The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~225, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~227 , The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~227, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~230 , The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~230, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~228 , The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~228, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~229 , The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~229, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~231 , The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~231, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~232 , The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~232, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~234 , The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~234, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~236 , The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~236, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~238 , The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~238, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~237 , The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~237, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~239 , The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~239, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~242 , The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~242, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~240 , The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~240, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~241 , The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~241, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~243 , The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~243, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~244 , The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~244, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~246 , The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~246, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~245 , The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~245, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~247 , The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~247, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~250 , The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~250, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~248 , The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~248, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~249 , The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~249, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~251 , The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~251, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~252 , The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~252, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~253 , The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~253, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~254 , The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~254, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~255 , The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~255, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~256 , The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~256, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~258 , The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~258, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~262 , The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~262, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~260 , The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~260, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~261 , The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~261, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~263 , The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~263, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~266 , The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~266, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~264 , The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~264, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~265 , The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~265, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~267 , The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~267, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~270 , The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~270, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~268 , The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~268, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~269 , The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~269, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~271 , The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~271, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~274 , The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~274, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~272 , The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~272, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~273 , The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~273, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~275 , The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~275, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~278 , The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~278, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~277 , The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~277, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~276 , The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~276, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~279 , The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~279, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~282 , The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~282, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~280 , The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~280, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~281 , The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~281, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~283 , The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~283, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~284 , The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~284, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~285 , The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~285, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~286 , The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~286, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~287 , The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~287, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~288 , The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~288, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~290 , The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~290, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~289 , The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~289, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~291 , The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~291, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~292 , The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~292, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~294 , The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~294, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~293 , The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~293, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~295 , The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~295, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~298 , The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~298, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~296 , The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~296, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~297 , The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~297, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~299 , The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~299, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~300 , The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~300, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~301 , The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~301, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~302 , The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~302, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~303 , The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~303, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~304 , The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~304, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~306 , The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~306, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~305 , The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~305, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~307 , The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~307, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~310 , The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~310, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~308 , The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~308, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~309 , The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~309, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~311 , The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~311, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~312 , The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~312, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~314 , The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~314, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~313 , The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~313, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~315 , The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~315, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~316 , The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~316, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~317 , The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~317, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~318 , The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~318, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~319 , The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~319, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~320 , The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~320, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~322 , The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~322, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~321 , The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~321, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~323 , The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~323, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~324 , The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~324, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~326 , The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~326, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~325 , The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~325, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~327 , The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~327, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~330 , The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~330, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~328 , The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~328, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~329 , The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~329, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~331 , The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~331, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~332 , The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~332, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~334 , The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~334, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~333 , The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~333, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~335 , The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~335, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~338 , The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~338, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~336 , The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~336, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~337 , The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~337, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~339 , The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~339, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~340 , The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~340, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~342 , The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~342, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~341 , The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~341, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~343 , The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~343, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~346 , The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~346, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~344 , The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~344, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~345 , The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~345, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~347 , The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~347, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~348 , The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~348, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~349 , The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~349, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~350 , The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~350, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~351 , The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~351, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~354 , The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~354, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~352 , The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~352, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~353 , The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~353, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~355 , The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~355, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~358 , The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~358, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~356 , The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~356, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~357 , The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~357, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~359 , The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~359, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~362 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~362, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~360 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~360, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~361 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~361, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~363 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~363, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~364 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~364, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~366 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~366, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~365 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~365, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~367 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~367, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~370 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~370, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~368 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~368, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~369 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~369, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~371 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~371, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~374 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~374, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~372 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~372, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~373 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~373, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~375 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~375, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~378 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~378, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~376 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~376, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~377 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~377, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~379 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~379, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~380 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~380, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~381 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~381, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~382 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~382, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~383 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~383, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~19 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~20 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~385 , The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~385, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~384 , The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~384, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~4 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~386 , The_System|mm_interconnect_0|rsp_mux_001|src_data[96]~386, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~388 , The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~388, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~387 , The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~387, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~389 , The_System|mm_interconnect_0|rsp_mux_001|src_data[97]~389, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~390 , The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~390, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~391 , The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~391, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~392 , The_System|mm_interconnect_0|rsp_mux_001|src_data[98]~392, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~394 , The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~394, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~393 , The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~393, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~395 , The_System|mm_interconnect_0|rsp_mux_001|src_data[99]~395, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~397 , The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~397, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~396 , The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~396, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~398 , The_System|mm_interconnect_0|rsp_mux_001|src_data[100]~398, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~400 , The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~400, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~399 , The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~399, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~401 , The_System|mm_interconnect_0|rsp_mux_001|src_data[101]~401, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[102]~402 , The_System|mm_interconnect_0|rsp_mux_001|src_data[102]~402, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[102]~403 , The_System|mm_interconnect_0|rsp_mux_001|src_data[102]~403, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[102]~404 , The_System|mm_interconnect_0|rsp_mux_001|src_data[102]~404, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[103]~405 , The_System|mm_interconnect_0|rsp_mux_001|src_data[103]~405, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[103]~406 , The_System|mm_interconnect_0|rsp_mux_001|src_data[103]~406, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[104]~408 , The_System|mm_interconnect_0|rsp_mux_001|src_data[104]~408, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[104]~407 , The_System|mm_interconnect_0|rsp_mux_001|src_data[104]~407, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[104]~409 , The_System|mm_interconnect_0|rsp_mux_001|src_data[104]~409, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~105 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[105]~410 , The_System|mm_interconnect_0|rsp_mux_001|src_data[105]~410, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[105]~411 , The_System|mm_interconnect_0|rsp_mux_001|src_data[105]~411, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[105]~412 , The_System|mm_interconnect_0|rsp_mux_001|src_data[105]~412, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[106]~414 , The_System|mm_interconnect_0|rsp_mux_001|src_data[106]~414, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~106 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~106, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[106]~413 , The_System|mm_interconnect_0|rsp_mux_001|src_data[106]~413, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[106]~415 , The_System|mm_interconnect_0|rsp_mux_001|src_data[106]~415, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~107 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~107, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[107]~416 , The_System|mm_interconnect_0|rsp_mux_001|src_data[107]~416, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[107]~417 , The_System|mm_interconnect_0|rsp_mux_001|src_data[107]~417, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[107]~418 , The_System|mm_interconnect_0|rsp_mux_001|src_data[107]~418, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~108 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~108, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[108]~419 , The_System|mm_interconnect_0|rsp_mux_001|src_data[108]~419, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[108]~420 , The_System|mm_interconnect_0|rsp_mux_001|src_data[108]~420, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[108]~421 , The_System|mm_interconnect_0|rsp_mux_001|src_data[108]~421, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~109 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[109]~422 , The_System|mm_interconnect_0|rsp_mux_001|src_data[109]~422, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[109]~423 , The_System|mm_interconnect_0|rsp_mux_001|src_data[109]~423, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[109]~424 , The_System|mm_interconnect_0|rsp_mux_001|src_data[109]~424, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~110 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~110, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[110]~425 , The_System|mm_interconnect_0|rsp_mux_001|src_data[110]~425, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[110]~426 , The_System|mm_interconnect_0|rsp_mux_001|src_data[110]~426, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[110]~427 , The_System|mm_interconnect_0|rsp_mux_001|src_data[110]~427, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~111 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~111, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[111]~428 , The_System|mm_interconnect_0|rsp_mux_001|src_data[111]~428, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[111]~429 , The_System|mm_interconnect_0|rsp_mux_001|src_data[111]~429, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~5 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~22 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[112] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[112]~430 , The_System|mm_interconnect_0|rsp_mux_001|src_data[112]~430, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[112]~431 , The_System|mm_interconnect_0|rsp_mux_001|src_data[112]~431, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[113] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[113]~432 , The_System|mm_interconnect_0|rsp_mux_001|src_data[113]~432, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[113]~433 , The_System|mm_interconnect_0|rsp_mux_001|src_data[113]~433, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[114] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[114]~434 , The_System|mm_interconnect_0|rsp_mux_001|src_data[114]~434, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[114]~435 , The_System|mm_interconnect_0|rsp_mux_001|src_data[114]~435, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[115] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[115]~436 , The_System|mm_interconnect_0|rsp_mux_001|src_data[115]~436, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[115]~437 , The_System|mm_interconnect_0|rsp_mux_001|src_data[115]~437, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[116] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[116]~438 , The_System|mm_interconnect_0|rsp_mux_001|src_data[116]~438, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[116]~439 , The_System|mm_interconnect_0|rsp_mux_001|src_data[116]~439, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[117] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[117], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[117]~440 , The_System|mm_interconnect_0|rsp_mux_001|src_data[117]~440, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[117]~441 , The_System|mm_interconnect_0|rsp_mux_001|src_data[117]~441, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[118] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[118], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[118]~442 , The_System|mm_interconnect_0|rsp_mux_001|src_data[118]~442, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[118]~443 , The_System|mm_interconnect_0|rsp_mux_001|src_data[118]~443, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[119] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[119], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[119]~444 , The_System|mm_interconnect_0|rsp_mux_001|src_data[119]~444, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[119]~445 , The_System|mm_interconnect_0|rsp_mux_001|src_data[119]~445, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~7 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~6 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[120] , The_System|mm_interconnect_0|rsp_mux_001|src_data[120], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~8 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[121] , The_System|mm_interconnect_0|rsp_mux_001|src_data[121], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~9 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[122] , The_System|mm_interconnect_0|rsp_mux_001|src_data[122], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~10 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[123] , The_System|mm_interconnect_0|rsp_mux_001|src_data[123], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~11 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[124] , The_System|mm_interconnect_0|rsp_mux_001|src_data[124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~12 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[125] , The_System|mm_interconnect_0|rsp_mux_001|src_data[125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~13 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[126] , The_System|mm_interconnect_0|rsp_mux_001|src_data[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[127] , The_System|mm_interconnect_0|rsp_mux_001|src_data[127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][78] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][106] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][87] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|hps2fpga , The_System|arm_a9_hps|fpga_interfaces|hps2fpga, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~36 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][98]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][98]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][98]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][98]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][98]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][98]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][98]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][116] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~35 , The_System|mm_interconnect_0|cmd_mux|src_payload~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][116] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[224] , The_System|mm_interconnect_0|rsp_mux_001|src_data[224], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[88] , The_System|mm_interconnect_0|cmd_mux_002|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][43] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][43] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|WideOr0~1 , The_System|mm_interconnect_0|rsp_demux_002|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|WideOr0~0 , The_System|mm_interconnect_0|rsp_demux_002|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~35 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[223] , The_System|mm_interconnect_0|rsp_mux_001|src_data[223], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[87] , The_System|mm_interconnect_0|cmd_mux_002|src_data[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][87] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~33 , The_System|mm_interconnect_0|cmd_mux|src_payload~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[222] , The_System|mm_interconnect_0|rsp_mux_001|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~33 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][113] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~32 , The_System|mm_interconnect_0|cmd_mux|src_payload~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][113] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[221] , The_System|mm_interconnect_0|rsp_mux_001|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~31 , The_System|mm_interconnect_0|cmd_mux|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[85] , The_System|mm_interconnect_0|cmd_mux_002|src_data[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][85] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][85] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[220] , The_System|mm_interconnect_0|rsp_mux_001|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[84] , The_System|mm_interconnect_0|cmd_mux_002|src_data[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][111] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~30 , The_System|mm_interconnect_0|cmd_mux|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][111] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[219] , The_System|mm_interconnect_0|rsp_mux_001|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[83] , The_System|mm_interconnect_0|cmd_mux_002|src_data[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~29 , The_System|mm_interconnect_0|cmd_mux|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][110] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][110] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~30 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[218] , The_System|mm_interconnect_0|rsp_mux_001|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~28 , The_System|mm_interconnect_0|cmd_mux|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][109] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][109] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~29 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[217] , The_System|mm_interconnect_0|rsp_mux_001|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~28 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~27 , The_System|mm_interconnect_0|cmd_mux|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][108] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][108] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[216] , The_System|mm_interconnect_0|rsp_mux_001|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~27 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][107] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~26 , The_System|mm_interconnect_0|cmd_mux|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][107] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[215] , The_System|mm_interconnect_0|rsp_mux_001|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~25 , The_System|mm_interconnect_0|cmd_mux|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][106] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~26 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[214] , The_System|mm_interconnect_0|rsp_mux_001|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[78] , The_System|mm_interconnect_0|cmd_mux_002|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][78] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][105] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~24 , The_System|mm_interconnect_0|cmd_mux|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][105] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~25 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[213] , The_System|mm_interconnect_0|rsp_mux_001|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux35~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux35~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[0] , The_System|mm_interconnect_0|cmd_mux|src_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan14~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[87]~15 , The_System|mm_interconnect_0|cmd_mux|src_data[87]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector4~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector13~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector13~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[87] , The_System|mm_interconnect_0|cmd_mux|src_data[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[83] , The_System|mm_interconnect_0|cmd_mux|src_data[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[38]~0 , The_System|mm_interconnect_0|cmd_mux|src_data[38]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[36]~1 , The_System|mm_interconnect_0|cmd_mux|src_data[36]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[33] , The_System|mm_interconnect_0|cmd_mux|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[35] , The_System|mm_interconnect_0|cmd_mux|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~4 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|WideOr0~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~39 , The_System|mm_interconnect_0|cmd_mux|src_payload~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[3]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan11~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~69 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~73 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector30~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|LessThan2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~61 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~65 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~85 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector27~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~19 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[40]~16 , The_System|mm_interconnect_0|cmd_mux|src_data[40]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~15 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~31 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[40]~17 , The_System|mm_interconnect_0|cmd_mux|src_data[40]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~40 , The_System|mm_interconnect_0|cmd_mux|src_payload~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~16 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~89 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~20 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[41]~19 , The_System|mm_interconnect_0|cmd_mux|src_data[41]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[88]~18 , The_System|mm_interconnect_0|cmd_mux|src_data[88]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector12~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector12~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[88] , The_System|mm_interconnect_0|cmd_mux|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~27 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[41]~20 , The_System|mm_interconnect_0|cmd_mux|src_data[41]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector11~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector11~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector11~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[89] , The_System|mm_interconnect_0|cmd_mux|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~41 , The_System|mm_interconnect_0|cmd_mux|src_payload~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[89]~21 , The_System|mm_interconnect_0|cmd_mux|src_data[89]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~17 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~93 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector25~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[42]~22 , The_System|mm_interconnect_0|cmd_mux|src_data[42]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~23 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[42]~23 , The_System|mm_interconnect_0|cmd_mux|src_data[42]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~97 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector24~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~22 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~41 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[43]~25 , The_System|mm_interconnect_0|cmd_mux|src_data[43]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~18 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[90]~24 , The_System|mm_interconnect_0|cmd_mux|src_data[90]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~42 , The_System|mm_interconnect_0|cmd_mux|src_payload~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector10~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[90] , The_System|mm_interconnect_0|cmd_mux|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~19 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[43]~26 , The_System|mm_interconnect_0|cmd_mux|src_data[43]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[44]~41 , The_System|mm_interconnect_0|cmd_mux|src_data[44]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~101 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~23 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~45 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[44]~27 , The_System|mm_interconnect_0|cmd_mux|src_data[44]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[8]~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[8]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~7 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[44]~28 , The_System|mm_interconnect_0|cmd_mux|src_data[44]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~105 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[9] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~24 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~49 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[45]~29 , The_System|mm_interconnect_0|cmd_mux|src_data[45]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[45]~42 , The_System|mm_interconnect_0|cmd_mux|src_data[45]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[45]~30 , The_System|mm_interconnect_0|cmd_mux|src_data[45]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \y_coord[0] , y_coord[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[10] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~109 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~53 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[10]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[46]~31 , The_System|mm_interconnect_0|cmd_mux|src_data[46]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[46]~32 , The_System|mm_interconnect_0|cmd_mux|src_data[46]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~9 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_Computer, 1
instance = comp, \y_coord[1] , y_coord[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~81 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~26 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[11]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~57 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[11] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[47]~33 , The_System|mm_interconnect_0|cmd_mux|src_data[47]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[47]~34 , The_System|mm_interconnect_0|cmd_mux|src_data[47]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~10 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_Computer, 1
instance = comp, \y_coord[2]~feeder , y_coord[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \y_coord[2] , y_coord[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~77 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~27 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[12] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~61 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[48]~35 , The_System|mm_interconnect_0|cmd_mux|src_data[48]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[48]~36 , The_System|mm_interconnect_0|cmd_mux|src_data[48]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~11 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_Computer, 1
instance = comp, \y_coord[3] , y_coord[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~65 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[13] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[49]~37 , The_System|mm_interconnect_0|cmd_mux|src_data[49]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[49]~38 , The_System|mm_interconnect_0|cmd_mux|src_data[49]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~12 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC_Computer, 1
instance = comp, \y_coord[4] , y_coord[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~49 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~57 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~69 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[14] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[50]~39 , The_System|mm_interconnect_0|cmd_mux|src_data[50]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[50]~40 , The_System|mm_interconnect_0|cmd_mux|src_data[50]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~13 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a128 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a128, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a192 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a192, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a224 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a224, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a160 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a160, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w0_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a0 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a32 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a32, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a96 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a96, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a64 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a64, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w0_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w0_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|WideOr0~1 , The_System|mm_interconnect_0|rsp_demux|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~257 , The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~257, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~259 , The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~259, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux9~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[26] , The_System|mm_interconnect_0|cmd_mux|src_data[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a218 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a218, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a250 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a250, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a154 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a154, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a186 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a186, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w26_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w26_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a58 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a58, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a26 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a26, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a122 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a122, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a90 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a90, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w26_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w26_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w26_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w26_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][26]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][26]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[26]~26 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[26]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~233 , The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~233, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~235 , The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~235, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan10~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector31~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[36]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[36]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[37]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[37]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[37]~3 , The_System|mm_interconnect_0|cmd_mux|src_data[37]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[37]~43 , The_System|mm_interconnect_0|cmd_mux|src_data[37]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][37] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][37] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][36] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[36]~44 , The_System|mm_interconnect_0|cmd_mux|src_data[36]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][36] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~13 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~9 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[3]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~5 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|WideOr0~3 , The_System|mm_interconnect_0|rsp_demux|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|always0~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|first_packet_beat , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|first_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~4 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~1 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~209 , The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~209, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~211 , The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~211, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[19] , The_System|mm_interconnect_0|cmd_mux|src_data[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a147 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a147, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a179 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a179, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a243 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a243, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a211 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a211, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w19_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w19_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a115 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a115, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a51 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a51, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a19 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a19, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a83 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a83, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w19_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w19_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w19_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w19_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][19]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[19]~19 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[19]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~205 , The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~205, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~207 , The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~207, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux17~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[18] , The_System|mm_interconnect_0|cmd_mux|src_data[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a114 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a114, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a50 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a50, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a18 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a18, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a82 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a82, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w18_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w18_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a210 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a210, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a242 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a242, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a146 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a146, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a178 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a178, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w18_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w18_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w18_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w18_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][18]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[18]~18 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[18]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~201 , The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~201, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~203 , The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~203, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux18~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[17] , The_System|mm_interconnect_0|cmd_mux|src_data[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a145 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a145, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a209 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a209, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a241 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a241, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a177 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a177, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w17_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w17_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a49 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a49, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a17 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a17, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a81 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a81, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a113 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a113, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w17_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w17_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w17_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w17_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[17]~17 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[17]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~197 , The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~197, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~199 , The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~199, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux19~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[16] , The_System|mm_interconnect_0|cmd_mux|src_data[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a208 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a208, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a176 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a176, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a240 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a240, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a144 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a144, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w16_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w16_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a48 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a48, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a112 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a112, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a16 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a80 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a80, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w16_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w16_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w16_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w16_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[16]~16 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[16]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~193 , The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~193, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~195 , The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~195, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux20~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[15] , The_System|mm_interconnect_0|cmd_mux|src_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a207 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a207, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a143 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a143, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a239 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a239, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a175 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a175, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w15_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w15_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a111 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a111, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a15 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a15, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a79 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a79, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a47 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a47, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w15_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w15_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[15]~15 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[15]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~189 , The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~189, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~190 , The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~190, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~191 , The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~191, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux21~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux21~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[14] , The_System|mm_interconnect_0|cmd_mux|src_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a142 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a142, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a238 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a238, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a174 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a174, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a206 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a206, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w14_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w14_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a46 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a46, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a110 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a110, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a14 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a14, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a78 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a78, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w14_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w14_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w14_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w14_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[14]~14 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[14]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~185 , The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~185, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~187 , The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~187, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux22~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux22~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[13] , The_System|mm_interconnect_0|cmd_mux|src_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a173 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a173, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a237 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a237, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a141 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a141, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a205 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a205, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w13_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w13_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a45 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a45, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a13 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a13, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a77 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a77, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a109 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a109, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w13_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w13_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w13_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w13_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[13]~13 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[13]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~181 , The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~181, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~183 , The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~183, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux23~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux23~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[12] , The_System|mm_interconnect_0|cmd_mux|src_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a108 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a108, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a76 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a76, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a12 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a12, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a44 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a44, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w12_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w12_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a236 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a236, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a204 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a204, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a172 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a172, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a140 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a140, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w12_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w12_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w12_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w12_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[12]~12 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[12]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~177 , The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~177, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~179 , The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~179, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux24~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[11] , The_System|mm_interconnect_0|cmd_mux|src_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a75 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a75, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a107 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a107, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a43 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a43, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a11 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a11, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w11_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w11_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a235 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a235, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a203 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a203, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a139 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a139, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a171 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a171, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w11_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w11_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w11_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w11_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[11]~11 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[11]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~173 , The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~173, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~175 , The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~175, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux25~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[10] , The_System|mm_interconnect_0|cmd_mux|src_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a138 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a138, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a202 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a202, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a170 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a170, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a234 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a234, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w10_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w10_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a106 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a106, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a42 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a42, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a74 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a74, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a10 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a10, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w10_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w10_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w10_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w10_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[10]~10 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[10]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~169 , The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~169, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~171 , The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~171, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux26~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[9] , The_System|mm_interconnect_0|cmd_mux|src_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a73 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a73, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a105 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a105, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a9 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a9, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a41 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a41, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w9_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w9_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a169 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a169, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a201 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a201, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a233 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a233, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a137 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a137, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w9_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w9_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w9_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w9_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[9]~9 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[9]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~165 , The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~165, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~167 , The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~167, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux27~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[8] , The_System|mm_interconnect_0|cmd_mux|src_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a136 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a136, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a232 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a232, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a200 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a200, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a168 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a168, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w8_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w8_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a104 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a104, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a8 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a40 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a40, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a72 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a72, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w8_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w8_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w8_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w8_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[8]~8 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[8]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~161 , The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~161, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~163 , The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~163, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux28~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[7] , The_System|mm_interconnect_0|cmd_mux|src_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a39 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a39, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a71 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a71, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a103 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a103, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a7 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a7, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w7_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w7_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a199 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a199, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a167 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a167, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a135 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a135, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a231 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a231, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w7_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w7_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[7]~7 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~157 , The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~157, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~158 , The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~158, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~159 , The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~159, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux29~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[6] , The_System|mm_interconnect_0|cmd_mux|src_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a134 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a134, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a166 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a166, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a230 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a230, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a198 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a198, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w6_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w6_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a70 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a70, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a6 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a102 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a102, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a38 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a38, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w6_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w6_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w6_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w6_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][6]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~153 , The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~153, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~155 , The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~155, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux30~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[5] , The_System|mm_interconnect_0|cmd_mux|src_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a229 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a229, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a133 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a133, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a197 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a197, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a165 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a165, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w5_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w5_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a101 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a101, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a5 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a5, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a69 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a69, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a37 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a37, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w5_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w5_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w5_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w5_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~149 , The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~149, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~151 , The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~151, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux31~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[4] , The_System|mm_interconnect_0|cmd_mux|src_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a68 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a68, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a100 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a100, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a36 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a36, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a4 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a4, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w4_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w4_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a228 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a228, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a196 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a196, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a164 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a164, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a132 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a132, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w4_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w4_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w4_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w4_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][4]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~145 , The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~145, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~147 , The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~147, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux32~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux32~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[3] , The_System|mm_interconnect_0|cmd_mux|src_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a227 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a227, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a131 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a131, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a163 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a163, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a195 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a195, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w3_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w3_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a35 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a35, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a3 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a3, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a67 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a67, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a99 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a99, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w3_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w3_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w3_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w3_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~141 , The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~141, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~143 , The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~143, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux33~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux33~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[2] , The_System|mm_interconnect_0|cmd_mux|src_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a34 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a34, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a66 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a66, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a98 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a98, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a2 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w2_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w2_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a162 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a162, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a130 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a130, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a226 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a226, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a194 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a194, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w2_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w2_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w2_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w2_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][2]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~137 , The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~137, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~136 , The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~136, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~139 , The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~139, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux34~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux34~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[1] , The_System|mm_interconnect_0|cmd_mux|src_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a225 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a225, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a129 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a129, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a193 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a193, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a161 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a161, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w1_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w1_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a1 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a97 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a97, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a65 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a65, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a33 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a33, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w1_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w1_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w1_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w1_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~133 , The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~133, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~135 , The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~135, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[86]~9 , The_System|mm_interconnect_0|cmd_mux|src_data[86]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[86] , The_System|mm_interconnect_0|cmd_mux|src_data[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[39]~10 , The_System|mm_interconnect_0|cmd_mux|src_data[39]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[39]~11 , The_System|mm_interconnect_0|cmd_mux|src_data[39]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][39] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][39] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|always1~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|source_addr[3]~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|source_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~129 , The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~129, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~131 , The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~131, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector29~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|int_output_sel[0]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|int_output_sel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|int_output_sel[1]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|int_output_sel[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[31] , The_System|mm_interconnect_0|cmd_mux|src_data[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a95 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a95, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a63 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a63, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a31 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a31, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a127 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a127, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w31_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w31_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a255 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a255, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a191 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a191, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a159 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a159, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a223 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a223, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w31_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w31_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][31]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][31]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[31]~31 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[31]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~125 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~125, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~126 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~126, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~127 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~127, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[30] , The_System|mm_interconnect_0|cmd_mux|src_data[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a30 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a30, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a94 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a94, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a62 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a62, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a126 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a126, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w30_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w30_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a222 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a222, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a190 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a190, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a158 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a158, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a254 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a254, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w30_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w30_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w30_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w30_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][30]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][30]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[30]~30 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[30]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~121 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~121, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~123 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~123, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[29] , The_System|mm_interconnect_0|cmd_mux|src_data[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a189 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a189, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a253 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a253, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a221 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a221, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a157 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a157, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w29_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w29_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a125 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a125, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a61 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a61, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a93 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a93, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a29 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a29, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w29_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w29_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w29_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w29_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[29]~29 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[29]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~117 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~117, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~119 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~119, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[28] , The_System|mm_interconnect_0|cmd_mux|src_data[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a156 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a156, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a188 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a188, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a220 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a220, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a252 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a252, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w28_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w28_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a92 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a92, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a124 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a124, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a28 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a28, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a60 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a60, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w28_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w28_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w28_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w28_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][28]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[28]~28 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[28]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~113 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~113, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~115 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~115, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[27] , The_System|mm_interconnect_0|cmd_mux|src_data[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a27 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a27, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a91 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a91, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a123 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a123, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a59 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a59, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w27_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w27_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a251 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a251, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a187 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a187, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a155 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a155, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a219 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a219, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w27_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w27_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w27_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w27_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[27]~27 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[27]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~109 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~111 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~111, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[2]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[3]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux6~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[9]~13 , The_System|mm_interconnect_0|cmd_mux_002|src_data[9]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[58] , The_System|mm_interconnect_0|cmd_mux_002|src_data[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[11]~15 , The_System|mm_interconnect_0|cmd_mux_002|src_data[11]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[11]~16 , The_System|mm_interconnect_0|cmd_mux_002|src_data[11]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[12]~17 , The_System|mm_interconnect_0|cmd_mux_002|src_data[12]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[13]~18 , The_System|mm_interconnect_0|cmd_mux_002|src_data[13]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[60] , The_System|mm_interconnect_0|cmd_mux_002|src_data[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~10 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~11 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[61] , The_System|mm_interconnect_0|cmd_mux_002|src_data[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[14]~19 , The_System|mm_interconnect_0|cmd_mux_002|src_data[14]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~13 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~12 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~14 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[62] , The_System|mm_interconnect_0|cmd_mux_002|src_data[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[15]~20 , The_System|mm_interconnect_0|cmd_mux_002|src_data[15]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~15 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[16]~21 , The_System|mm_interconnect_0|cmd_mux_002|src_data[16]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[63] , The_System|mm_interconnect_0|cmd_mux_002|src_data[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~16 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~17 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[64] , The_System|mm_interconnect_0|cmd_mux_002|src_data[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~19 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[17]~22 , The_System|mm_interconnect_0|cmd_mux_002|src_data[17]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~18 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[9]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[18]~23 , The_System|mm_interconnect_0|cmd_mux_002|src_data[18]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[10]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~41 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[10] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[19]~24 , The_System|mm_interconnect_0|cmd_mux_002|src_data[19]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~45 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[11] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[20]~25 , The_System|mm_interconnect_0|cmd_mux_002|src_data[20]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~49 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add1~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[12] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[21]~26 , The_System|mm_interconnect_0|cmd_mux_002|src_data[21]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~29 , The_System|vga_subsystem|vga_char_buffer|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~1 , The_System|vga_subsystem|vga_char_buffer|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~5 , The_System|vga_subsystem|vga_char_buffer|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[0]~0 , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[4] , The_System|vga_subsystem|vga_char_buffer|x_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~9 , The_System|vga_subsystem|vga_char_buffer|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[5] , The_System|vga_subsystem|vga_char_buffer|x_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~13 , The_System|vga_subsystem|vga_char_buffer|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[6] , The_System|vga_subsystem|vga_char_buffer|x_position[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~17 , The_System|vga_subsystem|vga_char_buffer|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[7] , The_System|vga_subsystem|vga_char_buffer|x_position[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~21 , The_System|vga_subsystem|vga_char_buffer|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[8] , The_System|vga_subsystem|vga_char_buffer|x_position[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal2~1 , The_System|vga_subsystem|vga_char_buffer|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[1]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|x_position[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[5]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|x_position[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~25 , The_System|vga_subsystem|vga_char_buffer|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[9] , The_System|vga_subsystem|vga_char_buffer|x_position[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal2~0 , The_System|vga_subsystem|vga_char_buffer|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[0]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|x_position[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal2~2 , The_System|vga_subsystem|vga_char_buffer|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[5]~0 , The_System|vga_subsystem|vga_char_buffer|x_position[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[0] , The_System|vga_subsystem|vga_char_buffer|x_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~33 , The_System|vga_subsystem|vga_char_buffer|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[1] , The_System|vga_subsystem|vga_char_buffer|x_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add0~37 , The_System|vga_subsystem|vga_char_buffer|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[2] , The_System|vga_subsystem|vga_char_buffer|x_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|x_position[3] , The_System|vga_subsystem|vga_char_buffer|x_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~13 , The_System|vga_subsystem|vga_char_buffer|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~17 , The_System|vga_subsystem|vga_char_buffer|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[7] , The_System|vga_subsystem|vga_char_buffer|y_position[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~21 , The_System|vga_subsystem|vga_char_buffer|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[8] , The_System|vga_subsystem|vga_char_buffer|y_position[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a2 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~3 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[2]~1 , The_System|vga_subsystem|vga_char_buffer|buf_readdata[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[2] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~106 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~106, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~104 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~105 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~107 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~107, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux10~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[25] , The_System|mm_interconnect_0|cmd_mux|src_data[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a249 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a249, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a153 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a153, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a217 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a217, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a185 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a185, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w25_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w25_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a89 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a89, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a121 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a121, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a25 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a25, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a57 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a57, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w25_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w25_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w25_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w25_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[25]~25 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[25]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~101 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~103 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~53 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~45 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~18 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~38 , The_System|mm_interconnect_0|cmd_mux|src_payload~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~5 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[1]~feeder , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux11~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[24] , The_System|mm_interconnect_0|cmd_mux|src_data[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a120 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a120, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a88 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a88, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a24 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a24, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a56 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a56, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w24_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w24_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a152 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a152, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a216 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a216, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a184 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a184, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a248 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a248, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w24_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w24_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w24_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w24_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[24]~24 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[24]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~97 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~99 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[15] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[51]~13 , The_System|mm_interconnect_0|cmd_mux|src_data[51]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[51]~14 , The_System|mm_interconnect_0|cmd_mux|src_data[51]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~6 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[0]~feeder , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[0] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[23] , The_System|mm_interconnect_0|cmd_mux|src_data[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a247 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a247, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a215 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a215, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a151 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a151, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a183 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a183, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w23_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w23_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a55 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a55, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a119 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a119, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a23 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a23, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a87 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a87, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w23_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w23_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[23]~23 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[23]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~93 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~94 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~95 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector9~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[91] , The_System|mm_interconnect_0|cmd_mux|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~41 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[17] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|address_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~37 , The_System|mm_interconnect_0|cmd_mux|src_payload~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~4 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_a[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux13~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[22] , The_System|mm_interconnect_0|cmd_mux|src_data[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a182 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a182, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a150 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a150, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a246 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a246, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a214 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a214, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w22_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w22_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a54 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a54, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a118 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a118, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a86 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a86, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a22 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a22, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w22_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w22_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w22_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w22_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][22]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[22]~22 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[22]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~89 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~91 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~19 , The_System|mm_interconnect_0|cmd_mux|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[85]~6 , The_System|mm_interconnect_0|cmd_mux|src_data[85]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[85] , The_System|mm_interconnect_0|cmd_mux|src_data[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][85] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][85] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|source_addr[2]~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|source_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~3 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][80] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|bus_master_video_avalon_master_agent|hold_waitrequest , The_System|mm_interconnect_0|bus_master_video_avalon_master_agent|hold_waitrequest, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|cp_ready~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~5 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~6 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~7 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][80] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][78] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][78] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][79] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][79] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][77] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][77] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][76] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~30 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~17 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~21 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~13 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~9 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~25 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~30 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~17 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~21 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~13 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~9 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~25 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][76] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~5 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~6 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~7 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|WideOr0~4 , The_System|mm_interconnect_0|rsp_demux|WideOr0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux14~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[21] , The_System|mm_interconnect_0|cmd_mux|src_data[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a181 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a181, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a149 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a149, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a245 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a245, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a213 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a213, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w21_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w21_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a117 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a117, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a21 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a21, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a85 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a85, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a53 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a53, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w21_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w21_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w21_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w21_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[21]~21 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[21]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~85 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~87 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~3 , The_System|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[84]~2 , The_System|mm_interconnect_0|cmd_mux|src_data[84]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[84] , The_System|mm_interconnect_0|cmd_mux|src_data[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[34] , The_System|mm_interconnect_0|cmd_mux|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|WideOr0 , The_System|mm_interconnect_0|onchip_sram_s1_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|onchip_sram_s1_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[20] , The_System|mm_interconnect_0|cmd_mux|src_data[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a180 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a180, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a212 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a212, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a148 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a148, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a244 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a244, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w20_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w20_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a52 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a52, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a84 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a84, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a116 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a116, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a20 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a20, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w20_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w20_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w20_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux4|l3_w20_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[20]~20 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rdata_fifo|out_data[20]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~81 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~83 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[57] , The_System|mm_interconnect_0|cmd_mux_002|src_data[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[10]~14 , The_System|mm_interconnect_0|cmd_mux_002|src_data[10]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][57] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|always1~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~78 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~76 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~77 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~79 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[21]~11 , The_System|mm_interconnect_0|cmd_mux_001|src_data[21]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[21]~12 , The_System|mm_interconnect_0|cmd_mux_001|src_data[21]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~22 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[68]~10 , The_System|mm_interconnect_0|cmd_mux_001|src_data[68]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[68] , The_System|mm_interconnect_0|cmd_mux_001|src_data[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[67]~13 , The_System|mm_interconnect_0|cmd_mux_001|src_data[67]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~23 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[67] , The_System|mm_interconnect_0|cmd_mux_001|src_data[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|LessThan2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|LessThan2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~6 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|WideOr1~2 , The_System|mm_interconnect_0|cmd_mux_001|WideOr1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|WideOr1~3 , The_System|mm_interconnect_0|cmd_mux_001|WideOr1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~7 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|WideOr1~4 , The_System|mm_interconnect_0|cmd_mux_001|WideOr1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[0]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[1]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[20]~14 , The_System|mm_interconnect_0|cmd_mux_001|src_data[20]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[20]~15 , The_System|mm_interconnect_0|cmd_mux_001|src_data[20]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][21]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][21]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][21]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][21]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][21]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][21]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][21] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~24 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[66]~16 , The_System|mm_interconnect_0|cmd_mux_001|src_data[66]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[66] , The_System|mm_interconnect_0|cmd_mux_001|src_data[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[18]~3 , The_System|mm_interconnect_0|cmd_mux_001|src_data[18]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[18]~4 , The_System|mm_interconnect_0|cmd_mux_001|src_data[18]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][65]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][65]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~13 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~9 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|always1~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[3]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~10 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~11 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~72 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~74 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~73 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~75 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux7~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a1 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~2 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[1] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~70 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~68 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~69 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~71 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux8~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a0 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~0 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[0] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~66 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~64 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~65 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~67 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal2~0 , The_System|mm_interconnect_0|router_001|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src0_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~1 , The_System|mm_interconnect_0|cmd_mux|src_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|rp_valid , The_System|mm_interconnect_0|onchip_sram_s1_agent|rp_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|WideOr0~2 , The_System|mm_interconnect_0|rsp_demux|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][128] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan15~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~61 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~62 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~63 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a6 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~7 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[6] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~58 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~57 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~59 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[186]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[186]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[187]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[187]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[188]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[188]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[49]~4 , The_System|mm_interconnect_0|cmd_mux_002|src_data[49]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[49]~5 , The_System|mm_interconnect_0|cmd_mux_002|src_data[49]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[48]~31 , The_System|mm_interconnect_0|cmd_mux_002|src_data[48]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[189]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[189]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[50]~35 , The_System|mm_interconnect_0|cmd_mux_002|src_data[50]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[190]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[190]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|ShiftLeft0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[55]~2 , The_System|mm_interconnect_0|cmd_mux_002|src_data[55]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[55]~3 , The_System|mm_interconnect_0|cmd_mux_002|src_data[55]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[52]~6 , The_System|mm_interconnect_0|cmd_mux_002|src_data[52]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[52]~7 , The_System|mm_interconnect_0|cmd_mux_002|src_data[52]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[52]~8 , The_System|mm_interconnect_0|cmd_mux_002|src_data[52]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[47]~27 , The_System|mm_interconnect_0|cmd_mux_002|src_data[47]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[53]~39 , The_System|mm_interconnect_0|cmd_mux_002|src_data[53]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[53]~1 , The_System|mm_interconnect_0|cmd_mux_002|src_data[53]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[54]~9 , The_System|mm_interconnect_0|cmd_mux_002|src_data[54]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[54]~10 , The_System|mm_interconnect_0|cmd_mux_002|src_data[54]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[51]~0 , The_System|mm_interconnect_0|cmd_mux_002|src_data[51]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[51]~11 , The_System|mm_interconnect_0|cmd_mux_002|src_data[51]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[51]~12 , The_System|mm_interconnect_0|cmd_mux_002|src_data[51]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|out_endofpacket~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload[0]~2 , The_System|mm_interconnect_0|cmd_mux_002|src_payload[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload[0]~3 , The_System|mm_interconnect_0|cmd_mux_002|src_payload[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|sink0_ready~0 , The_System|mm_interconnect_0|cmd_mux_002|sink0_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[0]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[1]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|int_output_sel[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a5 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~6 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[5] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~54 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~52 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~53 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~55 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[56] , The_System|mm_interconnect_0|cmd_mux_002|src_data[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][56] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][56] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[0]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~50 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~48 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~49 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~51 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[32] , The_System|mm_interconnect_0|cmd_mux|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~3 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[76]~4 , The_System|mm_interconnect_0|cmd_mux|src_data[76]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[76]~5 , The_System|mm_interconnect_0|cmd_mux|src_data[76]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~26 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~6 , The_System|mm_interconnect_0|cmd_mux|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~7 , The_System|mm_interconnect_0|cmd_mux|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~15 , The_System|mm_interconnect_0|cmd_mux|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~16 , The_System|mm_interconnect_0|cmd_mux|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[80]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[80]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[79]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|out_data[79]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~10 , The_System|mm_interconnect_0|cmd_mux|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~11 , The_System|mm_interconnect_0|cmd_mux|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~4 , The_System|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~5 , The_System|mm_interconnect_0|cmd_mux|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~8 , The_System|mm_interconnect_0|cmd_mux|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~9 , The_System|mm_interconnect_0|cmd_mux|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[38]~7 , The_System|mm_interconnect_0|cmd_mux|src_data[38]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~14 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_data[38]~8 , The_System|mm_interconnect_0|cmd_mux|src_data[38]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][38] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|source_addr[2]~1 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|source_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~45 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~46 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~44 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~47 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector8~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[65] , The_System|mm_interconnect_0|cmd_mux_001|src_data[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[19]~17 , The_System|mm_interconnect_0|cmd_mux_001|src_data[19]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[19]~18 , The_System|mm_interconnect_0|cmd_mux_001|src_data[19]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~3 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~2 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~8 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~9 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|WideOr0~2 , The_System|mm_interconnect_0|rsp_demux_001|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_005|src_channel[0]~0 , The_System|mm_interconnect_0|router_005|src_channel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|WideOr0~3 , The_System|mm_interconnect_0|rsp_demux_001|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][111] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|comb~0 , The_System|mm_interconnect_0|sdram_s1_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~2 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~4 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~5 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always9~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~40 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~42 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~41 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~43 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s1_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|WideOr0 , The_System|mm_interconnect_0|sdram_s1_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~4 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~3 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~34 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~13 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~9 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~5 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~21 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~6 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~21 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~25 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~8 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[63]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~25 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~17 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~7 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~17 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~29 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~29 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~10 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~34 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~13 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~9 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~5 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0]~5 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~5 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~0 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~36 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~38 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~37 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~39 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|WideOr0~4 , The_System|mm_interconnect_0|rsp_demux_001|WideOr0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~3 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~2 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][84]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][84]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|WideOr0~0 , The_System|mm_interconnect_0|rsp_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~32 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~34 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~33 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~35 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload[0]~16 , The_System|mm_interconnect_0|cmd_mux_001|src_payload[0]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload[0]~18 , The_System|mm_interconnect_0|cmd_mux_001|src_payload[0]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~2 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~28 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~29 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~30 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~31 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|sink0_ready , The_System|mm_interconnect_0|cmd_mux_001|sink0_ready, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~30 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~14 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~15 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[57]~8 , The_System|mm_interconnect_0|cmd_mux_001|src_data[57]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[57]~9 , The_System|mm_interconnect_0|cmd_mux_001|src_data[57]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~2 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~10 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~11 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~74 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~12 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~13 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~3 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_valid~0 , The_System|mm_interconnect_0|cmd_mux_001|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|WideOr1~1 , The_System|mm_interconnect_0|cmd_mux_001|WideOr1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|m0_write~0 , The_System|mm_interconnect_0|sdram_s1_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|m0_write~1 , The_System|mm_interconnect_0|sdram_s1_agent|m0_write~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux0~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|comb~0 , The_System|sdram|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|wr_address , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|wr_address, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0]~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[43] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[43], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux1~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_address , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_address, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[43] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[43], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[43]~21 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[43]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.100000000~DUPLICATE , The_System|sdram|m_state.100000000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~0 , The_System|sdram|Selector28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[73]~19 , The_System|mm_interconnect_0|cmd_mux_001|src_data[73]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[73] , The_System|mm_interconnect_0|cmd_mux_001|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~37 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~77 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~81 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~85 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~89 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~93 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~97 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~101 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~49 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[29]~36 , The_System|mm_interconnect_0|cmd_mux_001|src_data[29]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[29]~37 , The_System|mm_interconnect_0|cmd_mux_001|src_data[29]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~12 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[28]~66 , The_System|mm_interconnect_0|cmd_mux_001|src_data[28]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[28]~67 , The_System|mm_interconnect_0|cmd_mux_001|src_data[28]~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~25 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[70] , The_System|mm_interconnect_0|cmd_mux_001|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[23]~54 , The_System|mm_interconnect_0|cmd_mux_001|src_data[23]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[23]~55 , The_System|mm_interconnect_0|cmd_mux_001|src_data[23]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~20 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[69] , The_System|mm_interconnect_0|cmd_mux_001|src_data[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[22]~51 , The_System|mm_interconnect_0|cmd_mux_001|src_data[22]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[22]~52 , The_System|mm_interconnect_0|cmd_mux_001|src_data[22]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~19 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[69]~50 , The_System|mm_interconnect_0|cmd_mux_001|src_data[69]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~38 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[70]~53 , The_System|mm_interconnect_0|cmd_mux_001|src_data[70]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~39 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[24]~57 , The_System|mm_interconnect_0|cmd_mux_001|src_data[24]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[24]~58 , The_System|mm_interconnect_0|cmd_mux_001|src_data[24]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[71] , The_System|mm_interconnect_0|cmd_mux_001|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~21 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[71]~56 , The_System|mm_interconnect_0|cmd_mux_001|src_data[71]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~40 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[72] , The_System|mm_interconnect_0|cmd_mux_001|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[25]~60 , The_System|mm_interconnect_0|cmd_mux_001|src_data[25]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[25]~61 , The_System|mm_interconnect_0|cmd_mux_001|src_data[25]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~22 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[72]~59 , The_System|mm_interconnect_0|cmd_mux_001|src_data[72]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~41 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[26]~62 , The_System|mm_interconnect_0|cmd_mux_001|src_data[26]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[26]~63 , The_System|mm_interconnect_0|cmd_mux_001|src_data[26]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~23 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[27]~64 , The_System|mm_interconnect_0|cmd_mux_001|src_data[27]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[27]~65 , The_System|mm_interconnect_0|cmd_mux_001|src_data[27]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~24 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[28]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[28] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[28], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[28] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[28], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[28]~12 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[28]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector25~0 , The_System|sdram|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector25~1 , The_System|sdram|Selector25~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000010 , The_System|sdram|m_state.000000010, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw , The_System|sdram|active_rnw, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~2 , The_System|sdram|Selector24~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~12 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~10 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~41 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[12] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~69 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~73 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[16] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~65 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~61 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~57 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~53 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[40]~26 , The_System|mm_interconnect_0|cmd_mux_001|src_data[40]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[40]~27 , The_System|mm_interconnect_0|cmd_mux_001|src_data[40]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~7 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[39]~24 , The_System|mm_interconnect_0|cmd_mux_001|src_data[39]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[39]~25 , The_System|mm_interconnect_0|cmd_mux_001|src_data[39]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~6 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[38]~38 , The_System|mm_interconnect_0|cmd_mux_001|src_data[38]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[38]~39 , The_System|mm_interconnect_0|cmd_mux_001|src_data[38]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~13 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[37]~40 , The_System|mm_interconnect_0|cmd_mux_001|src_data[37]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[37]~41 , The_System|mm_interconnect_0|cmd_mux_001|src_data[37]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~14 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[36]~42 , The_System|mm_interconnect_0|cmd_mux_001|src_data[36]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[36]~43 , The_System|mm_interconnect_0|cmd_mux_001|src_data[36]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~15 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[33]~46 , The_System|mm_interconnect_0|cmd_mux_001|src_data[33]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[33]~47 , The_System|mm_interconnect_0|cmd_mux_001|src_data[33]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~17 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[32]~28 , The_System|mm_interconnect_0|cmd_mux_001|src_data[32]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[32]~29 , The_System|mm_interconnect_0|cmd_mux_001|src_data[32]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~8 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[31]~30 , The_System|mm_interconnect_0|cmd_mux_001|src_data[31]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[31]~31 , The_System|mm_interconnect_0|cmd_mux_001|src_data[31]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[30]~32 , The_System|mm_interconnect_0|cmd_mux_001|src_data[30]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[30]~33 , The_System|mm_interconnect_0|cmd_mux_001|src_data[30]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~10 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[34]~48 , The_System|mm_interconnect_0|cmd_mux_001|src_data[34]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[34]~49 , The_System|mm_interconnect_0|cmd_mux_001|src_data[34]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~18 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[35]~44 , The_System|mm_interconnect_0|cmd_mux_001|src_data[35]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[35]~45 , The_System|mm_interconnect_0|cmd_mux_001|src_data[35]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~16 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[39] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[39], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[39] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[39], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[39]~1 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[39]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[21] , The_System|sdram|active_addr[21], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[38] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[38], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[38] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[38], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[38]~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[38]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[20] , The_System|sdram|active_addr[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~37 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~16 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[42]~20 , The_System|mm_interconnect_0|cmd_mux_001|src_data[42]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[42]~21 , The_System|mm_interconnect_0|cmd_mux_001|src_data[42]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~4 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[41]~22 , The_System|mm_interconnect_0|cmd_mux_001|src_data[41]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[41]~23 , The_System|mm_interconnect_0|cmd_mux_001|src_data[41]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~5 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[41] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[41], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[41] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[41], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[41]~16 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[41]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[23] , The_System|sdram|active_addr[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~0 , The_System|sdram|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[40] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[40], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[40], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[40]~17 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[40]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[22] , The_System|sdram|active_addr[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~1 , The_System|sdram|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~0 , The_System|sdram|pending~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[35] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[35], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[35] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[35], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[35]~24 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[35]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[17] , The_System|sdram|active_addr[17], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~7 , The_System|sdram|Equal3~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[34] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[34], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[34] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[34], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[34]~25 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[34]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[16] , The_System|sdram|active_addr[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~8 , The_System|sdram|Equal3~8, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[36]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[36]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[36] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[36], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[36] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[36], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[36]~23 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[36]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[18] , The_System|sdram|active_addr[18], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~6 , The_System|sdram|Equal3~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[33] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[33], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[33] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[33], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[33]~27 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[33]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[15] , The_System|sdram|active_addr[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~10 , The_System|sdram|Equal3~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[32] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[32], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[32] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[32], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[32]~26 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[32]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[14] , The_System|sdram|active_addr[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~9 , The_System|sdram|Equal3~9, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[37], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[37] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[37], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[37]~22 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[37]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[19] , The_System|sdram|active_addr[19], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~5 , The_System|sdram|Equal3~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~3 , The_System|sdram|pending~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector41~0 , The_System|sdram|Selector41~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector34~0 , The_System|sdram|Selector34~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector34~1 , The_System|sdram|Selector34~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector35~0 , The_System|sdram|Selector35~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.000010000 , The_System|sdram|m_next.000010000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~2 , The_System|sdram|Selector28~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~4 , The_System|sdram|Selector28~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr12 , The_System|sdram|WideOr12, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~3 , The_System|sdram|Selector28~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~5 , The_System|sdram|Selector28~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~6 , The_System|sdram|Selector28~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~7 , The_System|sdram|Selector28~7, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000010000 , The_System|sdram|m_state.000010000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_rnw~0 , The_System|sdram|active_rnw~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[10] , The_System|sdram|active_addr[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal2~1 , The_System|sdram|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[31] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[31], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[31] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[31], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[31]~18 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[31]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[13] , The_System|sdram|active_addr[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~2 , The_System|sdram|Equal3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~15 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~45 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[43]~34 , The_System|mm_interconnect_0|cmd_mux_001|src_data[43]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[43]~35 , The_System|mm_interconnect_0|cmd_mux_001|src_data[43]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~11 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[42] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[42], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[42] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[42], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[42]~13 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[42]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[24] , The_System|sdram|active_addr[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal2~0 , The_System|sdram|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[29] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[29], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[29] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[29], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[29]~20 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[29]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[11] , The_System|sdram|active_addr[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~4 , The_System|sdram|Equal3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_cs_n~0 , The_System|sdram|active_cs_n~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_cs_n , The_System|sdram|active_cs_n, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~1 , The_System|sdram|pending~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[30] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[30], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[30] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[30], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[30]~19 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[30]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[12] , The_System|sdram|active_addr[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal3~3 , The_System|sdram|Equal3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~2 , The_System|sdram|pending~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|pending~4 , The_System|sdram|pending~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector28~1 , The_System|sdram|Selector28~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector34~2 , The_System|sdram|Selector34~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.000001000 , The_System|sdram|m_next.000001000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector27~0 , The_System|sdram|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000001000 , The_System|sdram|m_state.000001000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr9~0 , The_System|sdram|WideOr9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector32~0 , The_System|sdram|Selector32~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector32~1 , The_System|sdram|Selector32~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.100000000 , The_System|sdram|m_state.100000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector29~0 , The_System|sdram|Selector29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector41~1 , The_System|sdram|Selector41~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector41~2 , The_System|sdram|Selector41~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|f_pop , The_System|sdram|f_pop, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|f_select , The_System|sdram|f_select, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux3~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~1 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[0] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[1] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entries[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal1~0 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector29~1 , The_System|sdram|Selector29~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[1]~DUPLICATE , The_System|sdram|m_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000100000 , The_System|sdram|m_state.000100000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector29~2 , The_System|sdram|Selector29~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000100000~DUPLICATE , The_System|sdram|m_state.000100000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000100 , The_System|sdram|m_state.000000100, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector26~0 , The_System|sdram|Selector26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector26~1 , The_System|sdram|Selector26~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector26~2 , The_System|sdram|Selector26~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000100~DUPLICATE , The_System|sdram|m_state.000000100~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~1 , The_System|sdram|Selector33~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~2 , The_System|sdram|Selector33~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.010000000~DUPLICATE , The_System|sdram|m_state.010000000~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~0 , The_System|sdram|Selector33~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector33~3 , The_System|sdram|Selector33~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.000000001 , The_System|sdram|m_next.000000001, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~5 , The_System|sdram|Selector24~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.000000001 , The_System|sdram|m_state.000000001, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector23~0 , The_System|sdram|Selector23~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|ack_refresh_request , The_System|sdram|ack_refresh_request, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_request~0 , The_System|sdram|refresh_request~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|refresh_request , The_System|sdram|refresh_request, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~0 , The_System|sdram|Selector37~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[2]~DUPLICATE , The_System|sdram|m_count[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~1 , The_System|sdram|Selector37~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~2 , The_System|sdram|Selector37~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector37~3 , The_System|sdram|Selector37~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[2] , The_System|sdram|m_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~0 , The_System|sdram|Selector24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~3 , The_System|sdram|Selector24~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~4 , The_System|sdram|Selector24~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~6 , The_System|sdram|Selector24~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector36~0 , The_System|sdram|Selector36~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~0 , The_System|sdram|Selector38~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector36~1 , The_System|sdram|Selector36~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_next.010000000 , The_System|sdram|m_next.010000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector31~0 , The_System|sdram|Selector31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.010000000 , The_System|sdram|m_state.010000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector39~0 , The_System|sdram|Selector39~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[0] , The_System|sdram|m_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~2 , The_System|sdram|Selector38~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector39~1 , The_System|sdram|Selector39~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[0]~DUPLICATE , The_System|sdram|m_count[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~3 , The_System|sdram|Selector38~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~4 , The_System|sdram|Selector38~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~1 , The_System|sdram|Selector38~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector38~5 , The_System|sdram|Selector38~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_count[1] , The_System|sdram|m_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector24~1 , The_System|sdram|Selector24~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector30~0 , The_System|sdram|Selector30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.001000000~0 , The_System|sdram|m_state.001000000~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_state.001000000 , The_System|sdram|m_state.001000000, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|always5~0 , The_System|sdram|always5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector3~0 , The_System|sdram|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[0] , The_System|sdram|i_cmd[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector22~0 , The_System|sdram|Selector22~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[0]~_Duplicate_1 , The_System|sdram|m_cmd[0]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector2~0 , The_System|sdram|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[1] , The_System|sdram|i_cmd[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector21~0 , The_System|sdram|Selector21~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[1]~_Duplicate_1 , The_System|sdram|m_cmd[1]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector1~0 , The_System|sdram|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[2] , The_System|sdram|i_cmd[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector20~0 , The_System|sdram|Selector20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[2]~_Duplicate_1 , The_System|sdram|m_cmd[2]~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Equal4~0 , The_System|sdram|Equal4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|rd_valid[0] , The_System|sdram|rd_valid[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|rd_valid[1] , The_System|sdram|rd_valid[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|rd_valid[2] , The_System|sdram|rd_valid[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|za_valid , The_System|sdram|za_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , The_System|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~24 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~25 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~26 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~27 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[99] , The_System|mm_interconnect_0|cmd_mux_002|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][67]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][67]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[101] , The_System|mm_interconnect_0|cmd_mux_002|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan19~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~22 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~20 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~21 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~23 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a4 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~5 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[4] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~18 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~16 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~17 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~19 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src1_valid~1 , The_System|mm_interconnect_0|cmd_demux|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_endofpacket~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[2]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[17]~0 , The_System|mm_interconnect_0|cmd_mux_001|src_data[17]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[17]~1 , The_System|mm_interconnect_0|cmd_mux_001|src_data[17]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[17]~2 , The_System|mm_interconnect_0|cmd_mux_001|src_data[17]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[17]~10 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[17]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][17]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][17] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[16]~9 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[16]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][16]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][16] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_readdatavalid~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_readdatavalid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|full_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|full_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|fifo_write , The_System|vga_subsystem|vga_pixel_dma|fifo_write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[0]~2 , The_System|mm_interconnect_0|rsp_mux_003|src_data[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2]~feeder , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[2], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1]~DUPLICATE , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w24_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w24_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w24_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w24_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w24_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w24_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][35]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][35]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w16_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w16_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w0_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w8_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w8_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w0_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w8_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w8_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[0]~52 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[0]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w16_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w16_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[0]~48 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[0]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[0]~3 , The_System|mm_interconnect_0|rsp_mux_003|src_data[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0]~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[0]~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1]~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[1]~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2]~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[2]~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3]~3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[3]~3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4]~4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[4]~4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5]~5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[5]~5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6]~6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6] , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|low_addressa[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[6]~6 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[1]~0 , The_System|mm_interconnect_0|rsp_mux_003|src_data[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[1], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w17_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w17_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w9_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w9_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w1_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w1_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w1_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w1_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w9_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w9_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[1]~60 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[1]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w25_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w25_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w25_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w25_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w25_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w25_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w17_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w17_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[1]~56 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[1]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[1]~1 , The_System|mm_interconnect_0|rsp_mux_003|src_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[2]~4 , The_System|mm_interconnect_0|rsp_mux_003|src_data[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0] , The_System|onchip_sram|the_altsyncram|auto_generated|address_reg_b[0], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w18_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w18_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w26_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w26_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w26_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w26_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w26_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w26_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w10_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w10_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w2_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w2_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w2_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w2_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w10_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w10_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[2]~44 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[2]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w18_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w18_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[2]~40 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[2]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[2]~5 , The_System|mm_interconnect_0|rsp_mux_003|src_data[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[3]~6 , The_System|mm_interconnect_0|rsp_mux_003|src_data[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w27_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w27_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w27_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w27_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w27_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w27_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w19_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w19_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w3_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w3_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w11_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w11_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w3_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w3_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w11_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w11_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[3]~36 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[3]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w19_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w19_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[3]~32 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[3]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[3]~7 , The_System|mm_interconnect_0|rsp_mux_003|src_data[3]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[4]~8 , The_System|mm_interconnect_0|rsp_mux_003|src_data[4]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w20_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w20_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w28_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w28_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w28_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w28_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w28_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w28_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][33] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][33], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w12_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w12_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w4_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w4_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w4_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w4_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w12_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w12_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[4]~28 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[4]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w20_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w20_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[4]~24 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[4]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[4]~9 , The_System|mm_interconnect_0|rsp_mux_003|src_data[4]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[5]~10 , The_System|mm_interconnect_0|rsp_mux_003|src_data[5]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w29_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w29_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w29_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w29_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w29_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w29_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w21_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w21_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w13_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w13_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w5_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w5_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w5_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w5_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w13_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w13_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[5]~20 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[5]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w21_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w21_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[5]~16 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[5]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[5]~11 , The_System|mm_interconnect_0|rsp_mux_003|src_data[5]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[6]~12 , The_System|mm_interconnect_0|rsp_mux_003|src_data[6]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w30_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w30_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w30_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w30_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w30_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w30_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w22_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w22_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w6_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w6_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w14_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w14_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w6_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w6_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w14_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w14_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[6]~12 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[6]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w22_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w22_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[6]~8 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[6]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[6]~13 , The_System|mm_interconnect_0|rsp_mux_003|src_data[6]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[7]~14 , The_System|mm_interconnect_0|rsp_mux_003|src_data[7]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w31_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w31_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w31_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w31_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w31_n0_mux_dataout~2 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w31_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w23_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w23_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w15_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w15_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w7_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w7_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w7_n0_mux_dataout~0 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w7_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w15_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w15_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[7]~4 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[7]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w23_n0_mux_dataout~1 , The_System|onchip_sram|the_altsyncram|auto_generated|mux5|l3_w23_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[7]~0 , The_System|mm_interconnect_0|onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter|out_data[7]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_003|src_data[7]~15 , The_System|mm_interconnect_0|rsp_mux_003|src_data[7]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_readdatavalid~2 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_readdatavalid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~3 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_af, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[4]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pixel_address[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[2]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pixel_address[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal6~0 , The_System|vga_subsystem|vga_pixel_dma|Equal6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[6]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pixel_address[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal6~1 , The_System|vga_subsystem|vga_pixel_dma|Equal6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always1~0 , The_System|vga_subsystem|vga_pixel_dma|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_003|WideOr0~0 , The_System|mm_interconnect_0|cmd_demux_003|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|suppress_change_dest_id~1 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|suppress_change_dest_id~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_003|WideOr0~4 , The_System|mm_interconnect_0|cmd_demux_003|WideOr0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always5~1 , The_System|vga_subsystem|vga_pixel_dma|always5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[0]~3 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[0] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~0 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_003|WideOr0~3 , The_System|mm_interconnect_0|cmd_demux_003|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always5~0 , The_System|vga_subsystem|vga_pixel_dma|always5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[0]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pending_reads[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[1]~4 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[1] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add0~0 , The_System|vga_subsystem|vga_pixel_dma|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~2 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[2] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~1 , The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[3] , The_System|vga_subsystem|vga_pixel_dma|pending_reads[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal5~0 , The_System|vga_subsystem|vga_pixel_dma|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dffe_nae, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~14 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~15 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~15, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~12 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~13 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_0_IDLE , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_0_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image~0 , The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image , The_System|vga_subsystem|vga_pixel_dma|reading_first_pixel_in_image, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pending_reads[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pending_reads[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|fifo_data_in[9] , The_System|vga_subsystem|vga_pixel_dma|fifo_data_in[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|FIFOram|ram_block1a0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_b[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ram_address_b[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block5a0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[2]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|y_position[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~1 , The_System|vga_subsystem|vga_char_buffer|always4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[1]~DUPLICATE , The_System|vga_subsystem|vga_char_buffer|y_position[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~2 , The_System|vga_subsystem|vga_char_buffer|always4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~3 , The_System|vga_subsystem|vga_char_buffer|always4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~0 , The_System|vga_subsystem|vga_char_buffer|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always4~4 , The_System|vga_subsystem|vga_char_buffer|always4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[0] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[1] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[2]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[2] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[3]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[3] , The_System|vga_subsystem|vga_char_buffer|delayed_startofpacket[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_startofpacket~feeder , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_startofpacket~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_startofpacket , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_startofpacket, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always9~0 , The_System|vga_subsystem|vga_char_buffer|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[0] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[1]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[1] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[2]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[2] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[3] , The_System|vga_subsystem|vga_char_buffer|delayed_endofpacket[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|background_ready~0 , The_System|vga_subsystem|vga_alpha_blender|background_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|hblanking_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~2 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~1 , The_System|vga_subsystem|vga_controller|VGA_Timing|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|vblanking_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse , The_System|vga_subsystem|vga_controller|VGA_Timing|blanking_pulse, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|s_mode~DUPLICATE , The_System|vga_subsystem|vga_controller|s_mode~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|parity9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[6]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[7]~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[5]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|comb~1 , The_System|vga_subsystem|vga_dual_clock_fifo|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[1]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|comb~0 , The_System|vga_subsystem|vga_dual_clock_fifo|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ram_address_b[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ram_address_b[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[0] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[3] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[1]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[1] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[4] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[2] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[5]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_x_position[5] , The_System|vga_subsystem|vga_char_buffer|delayed_x_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[0]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[0] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[3]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[3] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[1] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[4]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[4] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[2] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[5]~feeder , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_y_position[5] , The_System|vga_subsystem|vga_char_buffer|delayed_y_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux5~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a3 , The_System|vga_subsystem|vga_char_buffer|Char_Buffer_Memory|auto_generated|ram_block1a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Character_Rom|character_data_rom|auto_generated|ram_block1a0 , The_System|vga_subsystem|vga_char_buffer|Character_Rom|character_data_rom|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[1]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[1]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[2]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[2]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_one_minus_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_one_minus_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|b_times_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~38 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~38, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~34 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~34, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~1 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~5 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~9 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~13 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~17 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~21 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~25 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~29 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add2~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[11]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[11]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[12]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[12]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[13]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[13]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_one_minus_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_one_minus_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|g_times_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~38 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~38, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~34 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~34, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~1 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~5 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~9 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~13 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~17 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~21 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~25 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~29 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[21]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[21]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[22]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[22]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[23]~SCLR_LUT , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_data[23]~SCLR_LUT, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_one_minus_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_one_minus_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_alpha|auto_generated|Mult0~8 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|r_times_alpha|auto_generated|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~38 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~38, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~34 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~34, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~1 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~5 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~9 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~13 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~17 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~21 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~25 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~29 , The_System|vga_subsystem|vga_alpha_blender|alpha_blender|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block11a0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|always2~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|end_of_active_frame , The_System|vga_subsystem|vga_controller|VGA_Timing|end_of_active_frame, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|ns_mode~0 , The_System|vga_subsystem|vga_controller|ns_mode~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|s_mode , The_System|vga_subsystem|vga_controller|s_mode, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|parity6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[7]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[6]~DUPLICATE , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|rdptr_g[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0] , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~26 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~22 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~18 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~14 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~1 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~5 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~9 , The_System|vga_subsystem|vga_dual_clock_fifo|Data_FIFO|auto_generated|op_1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|background_ready~1 , The_System|vga_subsystem|vga_alpha_blender|background_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket~0 , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_endofpacket, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|background_ready~2 , The_System|vga_subsystem|vga_alpha_blender|background_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|comb~1 , The_System|vga_subsystem|vga_pixel_fifo|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[6]~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[2]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_bwp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp|dffpipe9|dffe11a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|ws_brp|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~26 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~22 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~18 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~14 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~5 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~9 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|op_1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~2 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_2_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~1 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_1_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_0~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff~0 , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff , The_System|vga_subsystem|vga_pixel_dma|Image_Buffer|auto_generated|dpfifo|empty_dff, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|comb~0 , The_System|vga_subsystem|vga_pixel_fifo|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|delayed_wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe7a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[2]~feeder , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rs_dgwp|dffpipe6|dffe8a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~3 , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|int_rdempty , The_System|vga_subsystem|vga_pixel_fifo|Data_FIFO|auto_generated|int_rdempty, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_valid , The_System|vga_subsystem|vga_pixel_rgb_resampler|stream_out_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_alpha_blender|foreground_ready~0 , The_System|vga_subsystem|vga_alpha_blender|foreground_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[8]~1 , The_System|vga_subsystem|vga_char_buffer|y_position[8]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[0] , The_System|vga_subsystem|vga_char_buffer|y_position[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~29 , The_System|vga_subsystem|vga_char_buffer|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[1] , The_System|vga_subsystem|vga_char_buffer|y_position[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~25 , The_System|vga_subsystem|vga_char_buffer|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[2] , The_System|vga_subsystem|vga_char_buffer|y_position[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~1 , The_System|vga_subsystem|vga_char_buffer|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[3] , The_System|vga_subsystem|vga_char_buffer|y_position[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~5 , The_System|vga_subsystem|vga_char_buffer|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[4] , The_System|vga_subsystem|vga_char_buffer|y_position[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Add1~9 , The_System|vga_subsystem|vga_char_buffer|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[5] , The_System|vga_subsystem|vga_char_buffer|y_position[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|y_position[6] , The_System|vga_subsystem|vga_char_buffer|y_position[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal3~0 , The_System|vga_subsystem|vga_char_buffer|Equal3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|Equal3~1 , The_System|vga_subsystem|vga_char_buffer|Equal3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~2 , The_System|vga_subsystem|vga_char_buffer|control_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~3 , The_System|vga_subsystem|vga_char_buffer|control_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[16] , The_System|vga_subsystem|vga_char_buffer|control_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|clear_screen~0 , The_System|vga_subsystem|vga_char_buffer|clear_screen~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|clear_screen , The_System|vga_subsystem|vga_char_buffer|clear_screen, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata~4 , The_System|vga_subsystem|vga_char_buffer|buf_readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|buf_readdata[3] , The_System|vga_subsystem|vga_char_buffer|buf_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~14 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~12 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~13 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~15 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[59] , The_System|mm_interconnect_0|cmd_mux_002|src_data[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~39 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][12] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][11] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][58] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~38 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][58] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[3]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~10 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~8 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~9 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~11 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~0 , The_System|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|src_channel[1]~0 , The_System|mm_interconnect_0|router_001|src_channel[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_valid~1 , The_System|mm_interconnect_0|cmd_mux_001|src_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|m0_read~0 , The_System|mm_interconnect_0|sdram_s1_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|rf_source_data[111] , The_System|mm_interconnect_0|sdram_s1_agent|rf_source_data[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][111]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][111]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~6 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~7 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~4 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~6 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~5 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~7 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~12 , The_System|mm_interconnect_0|cmd_mux|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~13 , The_System|mm_interconnect_0|cmd_mux|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~14 , The_System|mm_interconnect_0|cmd_mux|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][130] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][130], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][130]~feeder , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][130]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][130] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][130], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~1 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[89] , The_System|mm_interconnect_0|cmd_mux_002|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[224]~11 , The_System|mm_interconnect_0|rsp_mux|src_data[224]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[224] , The_System|mm_interconnect_0|rsp_mux|src_data[224], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~3 , The_System|mm_interconnect_0|router|Equal2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src0_valid~2 , The_System|mm_interconnect_0|cmd_demux|src0_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~4 , The_System|mm_interconnect_0|router|Equal2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~0 , The_System|mm_interconnect_0|router|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~14 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~3 , The_System|mm_interconnect_0|router|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~4 , The_System|mm_interconnect_0|router|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|internal_valid~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|internal_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src0_valid~0 , The_System|mm_interconnect_0|cmd_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~0 , The_System|mm_interconnect_0|cmd_mux|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|sink0_ready , The_System|mm_interconnect_0|cmd_mux|sink0_ready, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src0_valid~1 , The_System|mm_interconnect_0|cmd_demux|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|count~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|count~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|use_reg , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload[0]~17 , The_System|mm_interconnect_0|cmd_mux|src_payload[0]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload[0]~18 , The_System|mm_interconnect_0|cmd_mux|src_payload[0]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|packet_in_progress , The_System|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|update_grant~0 , The_System|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[2] , The_System|mm_interconnect_0|cmd_mux|saved_grant[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~2 , The_System|mm_interconnect_0|cmd_mux|src_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \bus_write~0 , bus_write~0, DE1_SoC_Computer, 1
instance = comp, \bus_write~1 , bus_write~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2]~0 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|WideOr1 , The_System|mm_interconnect_0|cmd_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2]~1 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1] , The_System|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~34 , The_System|mm_interconnect_0|cmd_mux|src_payload~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[223]~10 , The_System|mm_interconnect_0|rsp_mux|src_data[223]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[223] , The_System|mm_interconnect_0|rsp_mux|src_data[223], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~34 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[222]~9 , The_System|mm_interconnect_0|rsp_mux|src_data[222]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[222] , The_System|mm_interconnect_0|rsp_mux|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[86] , The_System|mm_interconnect_0|cmd_mux_002|src_data[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][86] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[221]~8 , The_System|mm_interconnect_0|rsp_mux|src_data[221]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[221] , The_System|mm_interconnect_0|rsp_mux|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~32 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[220]~7 , The_System|mm_interconnect_0|rsp_mux|src_data[220]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[220] , The_System|mm_interconnect_0|rsp_mux|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~31 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[219]~6 , The_System|mm_interconnect_0|rsp_mux|src_data[219]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[219] , The_System|mm_interconnect_0|rsp_mux|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~11 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~2 , The_System|mm_interconnect_0|router|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~5 , The_System|mm_interconnect_0|router|Equal1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|src_channel[1]~0 , The_System|mm_interconnect_0|router|src_channel[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src1_valid~0 , The_System|mm_interconnect_0|cmd_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[3]~0 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Selector0~0 , The_System|vga_subsystem|vga_pixel_dma|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~11 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|update_grant~1 , The_System|mm_interconnect_0|cmd_mux_001|update_grant~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|update_grant~2 , The_System|mm_interconnect_0|cmd_mux_001|update_grant~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|locked[3] , The_System|mm_interconnect_0|cmd_mux_001|locked[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|locked~0 , The_System|mm_interconnect_0|cmd_mux_001|locked~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|locked[3]~DUPLICATE , The_System|mm_interconnect_0|cmd_mux_001|locked[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|request[3]~1 , The_System|mm_interconnect_0|cmd_mux_001|request[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[3]~1 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2] , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[2] , The_System|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~20 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~2 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~3 , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~0 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1 , The_System|mm_interconnect_0|sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[218]~5 , The_System|mm_interconnect_0|rsp_mux|src_data[218]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[218] , The_System|mm_interconnect_0|rsp_mux|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[82] , The_System|mm_interconnect_0|cmd_mux_002|src_data[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[217]~4 , The_System|mm_interconnect_0|rsp_mux|src_data[217]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[217] , The_System|mm_interconnect_0|rsp_mux|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[81] , The_System|mm_interconnect_0|cmd_mux_002|src_data[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[216]~3 , The_System|mm_interconnect_0|rsp_mux|src_data[216]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[216] , The_System|mm_interconnect_0|rsp_mux|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[80] , The_System|mm_interconnect_0|cmd_mux_002|src_data[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][80] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[215]~2 , The_System|mm_interconnect_0|rsp_mux|src_data[215]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[215] , The_System|mm_interconnect_0|rsp_mux|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[79] , The_System|mm_interconnect_0|cmd_mux_002|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][79] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[214]~1 , The_System|mm_interconnect_0|rsp_mux|src_data[214]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[214] , The_System|mm_interconnect_0|rsp_mux|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~1 , The_System|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src0_valid~1 , The_System|mm_interconnect_0|cmd_demux_001|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src0_valid~2 , The_System|mm_interconnect_0|cmd_demux_001|src0_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[2]~2 , The_System|mm_interconnect_0|cmd_mux|arb|grant[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_0|onchip_sram_s1_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][101] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[1][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_0|onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_0|onchip_sram_s1_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~2 , The_System|mm_interconnect_0|onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~7 , The_System|mm_interconnect_0|cmd_demux|WideOr0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~10 , The_System|mm_interconnect_0|cmd_demux|WideOr0~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~1 , The_System|mm_interconnect_0|cmd_demux|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~5 , The_System|mm_interconnect_0|cmd_demux|WideOr0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~9 , The_System|mm_interconnect_0|cmd_demux|WideOr0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~8 , The_System|mm_interconnect_0|cmd_demux|WideOr0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~0 , The_System|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~6 , The_System|mm_interconnect_0|cmd_demux|WideOr0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src2_valid~0 , The_System|mm_interconnect_0|cmd_demux|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_valid~1 , The_System|mm_interconnect_0|cmd_mux_002|src_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][102] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[213]~0 , The_System|mm_interconnect_0|rsp_mux|src_data[213]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[213] , The_System|mm_interconnect_0|rsp_mux|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|internal_valid~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|internal_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0~0 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0~3 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0~1 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0~2 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0~4 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload[0]~1 , The_System|mm_interconnect_0|rsp_mux_001|src_payload[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src2_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_002|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~3 , The_System|mm_interconnect_0|cmd_demux|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~4 , The_System|mm_interconnect_0|cmd_demux|WideOr0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|suppress_change_dest_id~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0~2 , The_System|mm_interconnect_0|cmd_demux|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[100] , The_System|mm_interconnect_0|cmd_mux_002|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan8~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan6~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftRight0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan5~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|LessThan5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|WideOr1 , The_System|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux_002|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload[0]~3 , The_System|mm_interconnect_0|rsp_mux_001|src_payload[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal1~1 , The_System|mm_interconnect_0|router|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~1 , The_System|mm_interconnect_0|router|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~0 , The_System|mm_interconnect_0|router|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal2~2 , The_System|mm_interconnect_0|router|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~1 , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[0] , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~0 , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[1] , The_System|vga_subsystem|vga_char_buffer|delayed_buf_waitrequest[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|Mux0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[8] , The_System|mm_interconnect_0|cmd_mux_002|src_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|comb~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[2]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|source_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|clogb2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[2]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|p1_push_data_to_output[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0]~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][44] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][41] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][54] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][54] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][53] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][53] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][51] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][51] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][52] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][52] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][55] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][55] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][50] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][50] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][49] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][49] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][48] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][48] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][47] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][47] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~33 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[1] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~17 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~21 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~13 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~5 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~37 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add1~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~37 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~10 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[0] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~29 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~25 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][103] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[1][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][103] , The_System|mm_interconnect_0|vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem[0][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~0 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|WideOr1 , The_System|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_addr_data_both_valid , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_addr_data_both_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal2~1 , The_System|mm_interconnect_0|router_001|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal2~3 , The_System|mm_interconnect_0|router_001|Equal2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal2~2 , The_System|mm_interconnect_0|router_001|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src1_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src1_valid~1 , The_System|mm_interconnect_0|cmd_demux_001|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|adder|sum[1] , The_System|mm_interconnect_0|cmd_mux_001|arb|adder|sum[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[16]~5 , The_System|mm_interconnect_0|cmd_mux_001|src_data[16]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[16]~6 , The_System|mm_interconnect_0|cmd_mux_001|src_data[16]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_data[16]~7 , The_System|mm_interconnect_0|cmd_mux_001|src_data[16]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , The_System|mm_interconnect_0|sdram_s1_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][112]~feeder , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][112]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_endofpacket , The_System|mm_interconnect_0|sdram_s1_agent|uncompressor|source_endofpacket, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][130] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][130], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][130] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][130], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|response_sink_accepted~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[3]~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[0] , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[0]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[1] , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|Add0~2 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[1]~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|Add0~1 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[2] , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|Add0~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[3] , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|pending_response_count[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses~1 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses~DUPLICATE , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|has_pending_responses~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|save_dest_id~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|last_dest_id[1] , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|WideOr1~0 , The_System|mm_interconnect_0|cmd_mux_001|WideOr1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_003|WideOr0~1 , The_System|mm_interconnect_0|cmd_demux_003|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[26]~2 , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[26]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~15 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~15, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30]~feeder , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~30 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~30, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[30] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[30], DE1_SoC_Computer, 1
instance = comp, \The_System|pixel_dma_addr_translation|slave_readdata[30]~0 , The_System|pixel_dma_addr_translation|slave_readdata[30]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[30] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~30 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[30] , The_System|vga_subsystem|vga_char_buffer|control_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~31 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~31, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[30] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~71 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~72 , The_System|mm_interconnect_1|rsp_mux_001|src_data[30]~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~29 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[29]~feeder , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[29]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[29] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~14 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~29 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[29] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[29] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~29 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[29]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[29]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[29] , The_System|vga_subsystem|vga_char_buffer|control_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~30 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~30, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[29] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~69 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~70 , The_System|mm_interconnect_1|rsp_mux_001|src_data[29]~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~28 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[28]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[28]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[28]~feeder , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[28] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~13 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[28] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~28 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~28, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[28] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[28] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~28 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[28]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[28]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[28] , The_System|vga_subsystem|vga_char_buffer|control_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~29 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~29, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[28] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~67 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~68 , The_System|mm_interconnect_1|rsp_mux_001|src_data[28]~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[79] , The_System|mm_interconnect_1|cmd_mux_002|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[35] , The_System|mm_interconnect_1|cmd_mux_002|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~6 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~7 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29]~8 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[29]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[26] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[26] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add4~37 , The_System|vga_subsystem|vga_pixel_dma|Add4~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_003|Equal1~1 , The_System|mm_interconnect_0|router_003|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_waitrequest~0 , The_System|mm_interconnect_0|vga_subsystem_pixel_dma_master_agent|av_waitrequest~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~9 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~8 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~10 , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~4 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~5 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[23] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_003|Equal1~0 , The_System|mm_interconnect_0|router_003|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|grant[3]~2 , The_System|mm_interconnect_0|cmd_mux_001|arb|grant[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|saved_grant[3] , The_System|mm_interconnect_0|cmd_mux_001|saved_grant[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_003|WideOr0~2 , The_System|mm_interconnect_0|cmd_demux_003|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[4]~1 , The_System|vga_subsystem|vga_pixel_dma|pixel_address[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[0] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~17 , The_System|vga_subsystem|vga_pixel_dma|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[1] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~13 , The_System|vga_subsystem|vga_pixel_dma|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[2] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~9 , The_System|vga_subsystem|vga_pixel_dma|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[3] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Add2~5 , The_System|vga_subsystem|vga_pixel_dma|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[4] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[5] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|Equal6~2 , The_System|vga_subsystem|vga_pixel_dma|Equal6~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[4]~0 , The_System|vga_subsystem|vga_pixel_dma|pixel_address[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[8] , The_System|vga_subsystem|vga_pixel_dma|pixel_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|pixel_address[8]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|pixel_address[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~0 , The_System|vga_subsystem|vga_pixel_dma|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~2 , The_System|vga_subsystem|vga_pixel_dma|always4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~1 , The_System|vga_subsystem|vga_pixel_dma|always4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~3 , The_System|vga_subsystem|vga_pixel_dma|always4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~4 , The_System|vga_subsystem|vga_pixel_dma|always4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always4~5 , The_System|vga_subsystem|vga_pixel_dma|always4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_swap~0 , The_System|vga_subsystem|vga_pixel_dma|buffer_swap~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_swap , The_System|vga_subsystem|vga_pixel_dma|buffer_swap, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address~0 , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address~1 , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address~3 , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[27] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~27 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~11 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_003|WideOr0~5 , The_System|mm_interconnect_0|cmd_demux_003|WideOr0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~12 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[27] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~27 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~27, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[27] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[27]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[27] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~27 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[27] , The_System|vga_subsystem|vga_char_buffer|control_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~28 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~28, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[27] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~65 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~66 , The_System|mm_interconnect_1|rsp_mux_001|src_data[27]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~26 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[26]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[26] , The_System|vga_subsystem|vga_char_buffer|control_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~27 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~27, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[26] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~63 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~26 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[26] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[26] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~64 , The_System|mm_interconnect_1|rsp_mux_001|src_data[26]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~25 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~9 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[25] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~25 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[25] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[25] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~25 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[25]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[25] , The_System|vga_subsystem|vga_char_buffer|control_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~26 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~26, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[25] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~61 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~62 , The_System|mm_interconnect_1|rsp_mux_001|src_data[25]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[70] , The_System|mm_interconnect_1|cmd_mux_002|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[34] , The_System|mm_interconnect_1|cmd_mux_002|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~7 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|always3~1 , The_System|vga_subsystem|vga_pixel_dma|always3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~24 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~6 , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[24] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[24] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~24 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~24, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[24] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[24] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~24 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[24]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[24] , The_System|vga_subsystem|vga_char_buffer|control_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~25 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~25, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[24] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~59 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~60 , The_System|mm_interconnect_1|rsp_mux_001|src_data[24]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~23 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~11 , The_System|vga_subsystem|vga_char_buffer|control_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[19]~5 , The_System|vga_subsystem|vga_char_buffer|control_reg[19]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[23] , The_System|vga_subsystem|vga_char_buffer|control_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~24 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~24, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[23] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~57 , The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~23 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~23, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[23] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[23] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~58 , The_System|mm_interconnect_1|rsp_mux_001|src_data[23]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~22 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~10 , The_System|vga_subsystem|vga_char_buffer|control_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[22] , The_System|vga_subsystem|vga_char_buffer|control_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~23 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~23, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[22] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~55 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~22 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[22] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[22] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~56 , The_System|mm_interconnect_1|rsp_mux_001|src_data[22]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~21 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~21 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[21] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[21]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[21] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~21 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~9 , The_System|vga_subsystem|vga_char_buffer|control_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[21] , The_System|vga_subsystem|vga_char_buffer|control_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~22 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~22, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[21] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~53 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~54 , The_System|mm_interconnect_1|rsp_mux_001|src_data[21]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~20 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[20] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~20 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[20] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[20] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~20 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~8 , The_System|vga_subsystem|vga_char_buffer|control_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[20] , The_System|vga_subsystem|vga_char_buffer|control_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~21 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~21, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[20] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~51 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~52 , The_System|mm_interconnect_1|rsp_mux_001|src_data[20]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~19 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[19] , The_System|vga_subsystem|vga_pixel_dma|buffer_start_address[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~19 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~19, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[19] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[19] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~19 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~7 , The_System|vga_subsystem|vga_char_buffer|control_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[19] , The_System|vga_subsystem|vga_char_buffer|control_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~20 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[19] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~49 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~50 , The_System|mm_interconnect_1|rsp_mux_001|src_data[19]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~18 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~18 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[18] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[18] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~18 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~6 , The_System|vga_subsystem|vga_char_buffer|control_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[18] , The_System|vga_subsystem|vga_char_buffer|control_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~19 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~19, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[18] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~47 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~48 , The_System|mm_interconnect_1|rsp_mux_001|src_data[18]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~17 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~17 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[17] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[17] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~17 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg~4 , The_System|vga_subsystem|vga_char_buffer|control_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[17] , The_System|vga_subsystem|vga_char_buffer|control_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~18 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~18, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[17] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|read~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|always4~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~11 , The_System|av_config|readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[7]~4 , The_System|av_config|readdata[7]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[17]~DUPLICATE , The_System|av_config|readdata[17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[17] , The_System|av_config|readdata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~44 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~45 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~46 , The_System|mm_interconnect_1|rsp_mux_001|src_data[17]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~16 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~16 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[16] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[16] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~17 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~17, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[16] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~10 , The_System|av_config|readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[16] , The_System|av_config|readdata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~41 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~42 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~43 , The_System|mm_interconnect_1|rsp_mux_001|src_data[16]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~15 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[13]~1 , The_System|vga_subsystem|vga_char_buffer|control_reg[13]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[15] , The_System|vga_subsystem|vga_char_buffer|control_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~16 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[15] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~39 , The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~15 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~15, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[15] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[15] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~40 , The_System|mm_interconnect_1|rsp_mux_001|src_data[15]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~14 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~14 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[14] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[14] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~14 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[14]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[14] , The_System|vga_subsystem|vga_char_buffer|control_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~15 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~15, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~37 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~38 , The_System|mm_interconnect_1|rsp_mux_001|src_data[14]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~13 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[13]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[13] , The_System|vga_subsystem|vga_char_buffer|control_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~14 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~14, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[13] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~35 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~13 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[13] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[13] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~36 , The_System|mm_interconnect_1|rsp_mux_001|src_data[13]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~12 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[12] , The_System|vga_subsystem|vga_char_buffer|control_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~13 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~13, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[12] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~33 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~12 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[12] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[12] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~34 , The_System|mm_interconnect_1|rsp_mux_001|src_data[12]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~11 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~11 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[11] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[11] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~11 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[11]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[11] , The_System|vga_subsystem|vga_char_buffer|control_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~12 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~31 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~32 , The_System|mm_interconnect_1|rsp_mux_001|src_data[11]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~10 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[10] , The_System|vga_subsystem|vga_char_buffer|control_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~11 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~11, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[10] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~29 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~10 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[10] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[10]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[10] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~30 , The_System|mm_interconnect_1|rsp_mux_001|src_data[10]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~9 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~9 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[9] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[9]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[9] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~9 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[9] , The_System|vga_subsystem|vga_char_buffer|control_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~10 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~10, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[9] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~27 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~28 , The_System|mm_interconnect_1|rsp_mux_001|src_data[9]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~8 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~8 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[8] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[8] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|transfer_data , The_System|av_config|AV_Config_Auto_Init|transfer_data, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_error~0 , The_System|av_config|AV_Config_Auto_Init|auto_init_error~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|AV_Config_Auto_Init|auto_init_error , The_System|av_config|AV_Config_Auto_Init|auto_init_error, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~9 , The_System|av_config|readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~12 , The_System|av_config|readdata~12, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[8] , The_System|av_config|readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~24 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~8 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[8]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[8] , The_System|vga_subsystem|vga_char_buffer|control_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~9 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~9, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[8] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~25 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~26 , The_System|mm_interconnect_1|rsp_mux_001|src_data[8]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~7 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[7]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[2]~0 , The_System|vga_subsystem|vga_char_buffer|control_reg[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[7] , The_System|vga_subsystem|vga_char_buffer|control_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~8 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[7] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~8 , The_System|av_config|readdata~8, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[7] , The_System|av_config|readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~21 , The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~22 , The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~7 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[7] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[7] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~23 , The_System|mm_interconnect_1|rsp_mux_001|src_data[7]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~7 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[72] , The_System|mm_interconnect_1|cmd_mux_001|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|always0~0 , The_System|vga_subsystem|vga_char_buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~6 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[6] , The_System|vga_subsystem|vga_char_buffer|control_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~7 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[6] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~7 , The_System|av_config|readdata~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[6] , The_System|av_config|readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~18 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~19 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~6 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[6] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~20 , The_System|mm_interconnect_1|rsp_mux_001|src_data[6]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector5~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[71] , The_System|mm_interconnect_1|cmd_mux_001|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[33] , The_System|mm_interconnect_1|cmd_mux_001|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|WideOr0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always4~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~5 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[5] , The_System|vga_subsystem|vga_char_buffer|control_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~6 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[5] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~6 , The_System|av_config|readdata~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[5] , The_System|av_config|readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~15 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~16 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~5 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[5] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[5]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~17 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload~4 , The_System|mm_interconnect_1|cmd_mux_002|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4]~feeder , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4] , The_System|vga_subsystem|vga_pixel_dma|back_buf_start_address[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~4 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[4] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[5]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~5 , The_System|av_config|readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[4] , The_System|av_config|readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~12 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~4 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[4] , The_System|vga_subsystem|vga_char_buffer|control_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~5 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~5, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[4] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~13 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~14 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[72] , The_System|mm_interconnect_1|cmd_mux_002|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~3 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[3] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~3 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[3] , The_System|vga_subsystem|vga_char_buffer|control_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~4 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[3] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[4]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~3 , The_System|av_config|readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[3] , The_System|av_config|readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~9 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~10 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~11 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_payload[0] , The_System|mm_interconnect_1|cmd_mux_002|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|cp_ready~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|cp_ready~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|cp_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src2_valid~1 , The_System|mm_interconnect_1|cmd_demux|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[73] , The_System|mm_interconnect_1|cmd_mux_002|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~2 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[2] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~2 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[2]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[2] , The_System|vga_subsystem|vga_char_buffer|control_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~3 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[2] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~7 , The_System|av_config|control_reg~7, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[1]~6 , The_System|av_config|control_reg[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[2] , The_System|av_config|control_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~16 , The_System|av_config|readdata~16, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[2] , The_System|av_config|readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~6 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~7 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~8 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|read~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~4 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~0 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[1] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg~5 , The_System|av_config|control_reg~5, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|control_reg[1] , The_System|av_config|control_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~1 , The_System|av_config|readdata~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|start_external_transfer~DUPLICATE , The_System|av_config|start_external_transfer~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~0 , The_System|av_config|readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~2 , The_System|av_config|readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[1] , The_System|av_config|readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~3 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~1 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[1]~feeder , The_System|vga_subsystem|vga_char_buffer|control_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[1] , The_System|vga_subsystem|vga_char_buffer|control_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~2 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~2, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[1] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~4 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~5 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|comb~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][68]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][68]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][59]~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][59]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux_002|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~3 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[0] , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata~32 , The_System|vga_subsystem|vga_pixel_dma|slave_readdata~32, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_pixel_dma|slave_readdata[0]~DUPLICATE , The_System|vga_subsystem|vga_pixel_dma|slave_readdata[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[0]~feeder , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_translator|av_readdata_pre[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data[1]~DUPLICATE , The_System|av_config|Serial_Bus_Controller|shiftreg_data[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata~20 , The_System|av_config|readdata~20, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|readdata[0] , The_System|av_config|readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~0 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~0 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|control_reg[0] , The_System|vga_subsystem|vga_char_buffer|control_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~0 , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[0] , The_System|vga_subsystem|vga_char_buffer|ctrl_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~1 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~2 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[101] , The_System|mm_interconnect_1|cmd_mux|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][101] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src0_valid , The_System|mm_interconnect_1|rsp_demux_001|src0_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[101] , The_System|mm_interconnect_1|rsp_mux|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[100] , The_System|mm_interconnect_1|cmd_mux_001|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][100]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][100]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][100] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[100] , The_System|mm_interconnect_1|rsp_mux|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[99] , The_System|mm_interconnect_1|cmd_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][99]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][99]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[99] , The_System|mm_interconnect_1|rsp_mux|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[98] , The_System|mm_interconnect_1|cmd_mux|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[98] , The_System|mm_interconnect_1|rsp_mux|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[97] , The_System|mm_interconnect_1|cmd_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[97] , The_System|mm_interconnect_1|rsp_mux|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[96] , The_System|mm_interconnect_1|cmd_mux|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[96] , The_System|mm_interconnect_1|rsp_mux|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[95] , The_System|mm_interconnect_1|cmd_mux_001|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[95] , The_System|mm_interconnect_1|rsp_mux|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[94] , The_System|mm_interconnect_1|cmd_mux_001|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[94] , The_System|mm_interconnect_1|rsp_mux|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[93] , The_System|mm_interconnect_1|cmd_mux_001|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[93] , The_System|mm_interconnect_1|rsp_mux|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[92] , The_System|mm_interconnect_1|cmd_mux_001|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[92] , The_System|mm_interconnect_1|rsp_mux|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[91] , The_System|mm_interconnect_1|cmd_mux_001|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][91]~feeder , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][91]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[91] , The_System|mm_interconnect_1|rsp_mux|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~1 , The_System|mm_interconnect_1|router_001|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal1~0 , The_System|mm_interconnect_1|router_001|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src2_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~2 , The_System|mm_interconnect_1|router_001|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src2_valid~1 , The_System|mm_interconnect_1|cmd_demux_001|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|saved_grant[0]~feeder , The_System|mm_interconnect_1|cmd_mux_002|saved_grant[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_valid~0 , The_System|mm_interconnect_1|cmd_mux_002|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|WideOr1 , The_System|mm_interconnect_1|cmd_mux_002|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress , The_System|mm_interconnect_1|cmd_mux_002|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|update_grant~0 , The_System|mm_interconnect_1|cmd_mux_002|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux_002|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[78] , The_System|mm_interconnect_1|cmd_mux_002|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|src_data[32] , The_System|mm_interconnect_1|cmd_mux_002|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|WideOr0~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|WideOr0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_002|src0_valid , The_System|mm_interconnect_1|rsp_demux_002|src0_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add0~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~0 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~1 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][115] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][115] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~2 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|sink_ready~0 , The_System|mm_interconnect_1|cmd_demux|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src2_valid~2 , The_System|mm_interconnect_1|cmd_demux|src2_valid~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src1_valid~0 , The_System|mm_interconnect_1|cmd_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src1_valid~1 , The_System|mm_interconnect_1|cmd_demux|src1_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|WideOr1 , The_System|mm_interconnect_1|cmd_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|update_grant~0 , The_System|mm_interconnect_1|cmd_mux_001|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress , The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[90] , The_System|mm_interconnect_1|cmd_mux_001|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[90] , The_System|mm_interconnect_1|rsp_mux|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal2~0 , The_System|mm_interconnect_1|router_001|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|sink_ready~0 , The_System|mm_interconnect_1|cmd_demux_001|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|src_channel[0]~0 , The_System|mm_interconnect_1|router_001|src_channel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~0 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|response_sink_accepted , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|response_sink_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src1_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|sink_ready~2 , The_System|mm_interconnect_1|cmd_demux|sink_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload[0] , The_System|mm_interconnect_1|cmd_mux|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress , The_System|mm_interconnect_1|cmd_mux|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|src_channel[0]~0 , The_System|mm_interconnect_1|router|src_channel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src0_valid~0 , The_System|mm_interconnect_1|cmd_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|WideOr1 , The_System|mm_interconnect_1|cmd_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|update_grant~0 , The_System|mm_interconnect_1|cmd_mux|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[33] , The_System|mm_interconnect_1|cmd_mux|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|WideOr0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|WideOr1 , The_System|mm_interconnect_1|rsp_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~2 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_1|vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload[0] , The_System|mm_interconnect_1|rsp_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router_001|Equal1~1 , The_System|mm_interconnect_1|router_001|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src0_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_valid~0 , The_System|mm_interconnect_1|cmd_mux|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[0]~DUPLICATE , The_System|mm_interconnect_1|cmd_mux|saved_grant[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[72] , The_System|mm_interconnect_1|cmd_mux|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Equal1~0 , The_System|av_config|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer~13 , The_System|av_config|s_serial_transfer~13, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|s_serial_transfer.STATE_1_PRE_WRITE~DUPLICATE , The_System|av_config|s_serial_transfer.STATE_1_PRE_WRITE~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|comb~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src0_valid , The_System|mm_interconnect_1|rsp_demux|src0_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|WideOr1 , The_System|mm_interconnect_1|rsp_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan14~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~29 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~33 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~37 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~10 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~11 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~8 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~7 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~25 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]~feeder , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~12 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~3 , The_System|mm_interconnect_1|router|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~0 , The_System|mm_interconnect_1|router|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~2 , The_System|mm_interconnect_1|router|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~1 , The_System|mm_interconnect_1|router|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal1~4 , The_System|mm_interconnect_1|router|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|sink_ready~1 , The_System|mm_interconnect_1|cmd_demux|sink_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_addr_data_both_valid , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_addr_data_both_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src2_valid~0 , The_System|mm_interconnect_1|cmd_demux|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_002|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux_002|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~3 , The_System|mm_interconnect_1|router|Equal2~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~0 , The_System|mm_interconnect_1|router|Equal2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~4 , The_System|mm_interconnect_1|router|Equal2~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~1 , The_System|mm_interconnect_1|router|Equal2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~2 , The_System|mm_interconnect_1|router|Equal2~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|router|Equal2~5 , The_System|mm_interconnect_1|router|Equal2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux|src0_valid~1 , The_System|mm_interconnect_1|cmd_demux|src0_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~2 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~DUPLICATE , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~0 , The_System|mm_interconnect_1|cmd_mux|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|av_config_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|shiftreg_data~0 , The_System|av_config|Serial_Bus_Controller|shiftreg_data~0, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol~15 , The_System|av_config|Serial_Bus_Controller|s_serial_protocol~15, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT , The_System|av_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|serial_data~1 , The_System|av_config|Serial_Bus_Controller|serial_data~1, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|serial_data~2 , The_System|av_config|Serial_Bus_Controller|serial_data~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~42 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~43 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[0] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[0]~28 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[0]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[0] , The_System|sdram|active_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[2]~0 , The_System|sdram|m_data[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[0]~SLOAD_MUX , The_System|sdram|m_data[0]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr17~0 , The_System|sdram|WideOr17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[0] , The_System|sdram|m_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe , The_System|sdram|oe, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~44 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~45 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[1] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[1] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[1]~29 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[1]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[1] , The_System|sdram|active_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[1]~SLOAD_MUX , The_System|sdram|m_data[1]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[1] , The_System|sdram|m_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_1 , The_System|sdram|oe~_Duplicate_1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~46 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~47 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[2] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[2] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[2]~30 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[2]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[2] , The_System|sdram|active_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[2]~SLOAD_MUX , The_System|sdram|m_data[2]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[2] , The_System|sdram|m_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_2 , The_System|sdram|oe~_Duplicate_2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~48 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~49 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[3] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[3] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[3]~31 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[3]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[3] , The_System|sdram|active_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[3]~SLOAD_MUX , The_System|sdram|m_data[3]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[3] , The_System|sdram|m_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_3 , The_System|sdram|oe~_Duplicate_3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~50 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~51 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[4] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[4] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[4]~32 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[4]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[4] , The_System|sdram|active_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[4]~SLOAD_MUX , The_System|sdram|m_data[4]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[4] , The_System|sdram|m_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_4 , The_System|sdram|oe~_Duplicate_4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~52 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~53 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[5] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[5]~33 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[5]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[5] , The_System|sdram|active_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[5]~SLOAD_MUX , The_System|sdram|m_data[5]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[5] , The_System|sdram|m_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_5 , The_System|sdram|oe~_Duplicate_5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~54 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~55 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[6] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[6]~34 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[6]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[6] , The_System|sdram|active_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[6]~SLOAD_MUX , The_System|sdram|m_data[6]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[6] , The_System|sdram|m_data[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_6 , The_System|sdram|oe~_Duplicate_6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~56 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~57 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[7] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[7] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[7]~35 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[7]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[7] , The_System|sdram|active_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[7]~SLOAD_MUX , The_System|sdram|m_data[7]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[7] , The_System|sdram|m_data[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_7 , The_System|sdram|oe~_Duplicate_7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~58 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~59 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[8] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[8] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[8]~36 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[8]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[8] , The_System|sdram|active_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[8]~SLOAD_MUX , The_System|sdram|m_data[8]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[8] , The_System|sdram|m_data[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_8 , The_System|sdram|oe~_Duplicate_8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~60 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~61 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[9] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[9] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[9]~37 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[9]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[9] , The_System|sdram|active_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[9]~SLOAD_MUX , The_System|sdram|m_data[9]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[9] , The_System|sdram|m_data[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_9 , The_System|sdram|oe~_Duplicate_9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~62 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~63 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[10] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[10] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[10]~38 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[10]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[10] , The_System|sdram|active_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[10]~SLOAD_MUX , The_System|sdram|m_data[10]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[10] , The_System|sdram|m_data[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_10 , The_System|sdram|oe~_Duplicate_10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~64 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~65 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[11] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[11] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[11]~39 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[11]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[11] , The_System|sdram|active_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[11]~SLOAD_MUX , The_System|sdram|m_data[11]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[11] , The_System|sdram|m_data[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_11 , The_System|sdram|oe~_Duplicate_11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~66 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~67 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[12] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[12]~40 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[12]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[12] , The_System|sdram|active_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[12]~SLOAD_MUX , The_System|sdram|m_data[12]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[12] , The_System|sdram|m_data[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_12 , The_System|sdram|oe~_Duplicate_12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~68 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~69 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[13]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[13] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[13]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[13] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[13]~41 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[13]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[13] , The_System|sdram|active_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[13]~SLOAD_MUX , The_System|sdram|m_data[13]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[13] , The_System|sdram|m_data[13], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_13 , The_System|sdram|oe~_Duplicate_13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~70 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~71 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[14] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[14] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[14]~42 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[14]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[14] , The_System|sdram|active_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[14]~SLOAD_MUX , The_System|sdram|m_data[14]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[14] , The_System|sdram|m_data[14], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_14 , The_System|sdram|oe~_Duplicate_14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~72 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~73 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[15] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[15] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[15]~43 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[15]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_data[15] , The_System|sdram|active_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[15]~SLOAD_MUX , The_System|sdram|m_data[15]~SLOAD_MUX, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_data[15] , The_System|sdram|m_data[15], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|oe~_Duplicate_15 , The_System|sdram|oe~_Duplicate_15, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll|pll , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll|pll, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|c0|hmc_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|oct|sd1a_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|spim1_inst , The_System|arm_a9_hps|hps_io|border|spim1_inst, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|emac1_inst , The_System|arm_a9_hps|hps_io|border|emac1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|qspi_inst , The_System|arm_a9_hps|hps_io|border|qspi_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|sdio_inst , The_System|arm_a9_hps|hps_io|border|sdio_inst, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|usb1_inst , The_System|arm_a9_hps|hps_io|border|usb1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|i2c0_inst , The_System|arm_a9_hps|hps_io|border|i2c0_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|i2c1_inst , The_System|arm_a9_hps|hps_io|border|i2c1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|gpio_inst , The_System|arm_a9_hps|hps_io|border|gpio_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk , The_System|av_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk, DE1_SoC_Computer, 1
instance = comp, \The_System|av_config|Serial_Bus_Controller|serial_clk~0 , The_System|av_config|Serial_Bus_Controller|serial_clk~0, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 , The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1]~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[0] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[0] , The_System|vga_subsystem|vga_controller|VGA_B[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[1] , The_System|vga_subsystem|vga_controller|VGA_B[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[2] , The_System|vga_subsystem|vga_controller|VGA_B[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[3] , The_System|vga_subsystem|vga_controller|VGA_B[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[4] , The_System|vga_subsystem|vga_controller|VGA_B[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[5] , The_System|vga_subsystem|vga_controller|VGA_B[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[6] , The_System|vga_subsystem|vga_controller|VGA_B[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blue[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_B[7] , The_System|vga_subsystem|vga_controller|VGA_B[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank~0 , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank~0, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_blank, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_BLANK , The_System|vga_subsystem|vga_controller|VGA_BLANK, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[0] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[0] , The_System|vga_subsystem|vga_controller|VGA_G[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[1] , The_System|vga_subsystem|vga_controller|VGA_G[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[2] , The_System|vga_subsystem|vga_controller|VGA_G[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[3]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[3] , The_System|vga_subsystem|vga_controller|VGA_G[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[4]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[4] , The_System|vga_subsystem|vga_controller|VGA_G[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[5]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[5]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[5] , The_System|vga_subsystem|vga_controller|VGA_G[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[6] , The_System|vga_subsystem|vga_controller|VGA_G[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_green[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_G[7] , The_System|vga_subsystem|vga_controller|VGA_G[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[0] , The_System|vga_subsystem|vga_controller|VGA_R[0], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[1] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[1] , The_System|vga_subsystem|vga_controller|VGA_R[1], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[2] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[2] , The_System|vga_subsystem|vga_controller|VGA_R[2], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[3] , The_System|vga_subsystem|vga_controller|VGA_R[3], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[4] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[4] , The_System|vga_subsystem|vga_controller|VGA_R[4], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[5] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[5] , The_System|vga_subsystem|vga_controller|VGA_R[5], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[6]~feeder , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[6]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[6] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[6] , The_System|vga_subsystem|vga_controller|VGA_R[6], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[7] , The_System|vga_subsystem|vga_controller|VGA_Timing|vga_red[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_R[7] , The_System|vga_subsystem|vga_controller|VGA_R[7], DE1_SoC_Computer, 1
instance = comp, \The_System|vga_subsystem|vga_controller|VGA_VS , The_System|vga_subsystem|vga_controller|VGA_VS, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|uart0_inst , The_System|arm_a9_hps|hps_io|border|uart0_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[18] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[18], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[18] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[18], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[18]~2 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[18]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[0] , The_System|sdram|active_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr~0 , The_System|sdram|m_addr~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_state.111~DUPLICATE , The_System|sdram|i_state.111~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_addr[12]~DUPLICATE , The_System|sdram|i_addr[12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector98~0 , The_System|sdram|Selector98~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[9]~1 , The_System|sdram|m_addr[9]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[0] , The_System|sdram|m_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[19]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[19] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[19], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[19]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[19] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[19], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[19]~3 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[19]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[1] , The_System|sdram|active_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector97~0 , The_System|sdram|Selector97~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[1] , The_System|sdram|m_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[20]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[20] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[20], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[20]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[20] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[20], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[20]~4 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[20]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[2] , The_System|sdram|active_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector96~0 , The_System|sdram|Selector96~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[2] , The_System|sdram|m_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[21] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[21], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[21] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[21], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[21]~5 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[21]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[3] , The_System|sdram|active_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_addr[12] , The_System|sdram|i_addr[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector95~0 , The_System|sdram|Selector95~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[3] , The_System|sdram|m_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[22] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[22]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[22] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[22], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[22]~6 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[22]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[4] , The_System|sdram|active_addr[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector94~0 , The_System|sdram|Selector94~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[4] , The_System|sdram|m_addr[4], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[23] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[23]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[23] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[23], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[23]~7 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[23]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[5] , The_System|sdram|active_addr[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector93~0 , The_System|sdram|Selector93~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[5] , The_System|sdram|m_addr[5], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[24] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[24], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[24]~8 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[24]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[6] , The_System|sdram|active_addr[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector92~0 , The_System|sdram|Selector92~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[6] , The_System|sdram|m_addr[6], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[25] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[25], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[25] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[25], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[25]~9 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[25]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[7] , The_System|sdram|active_addr[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[18]~DUPLICATE , The_System|sdram|active_addr[18]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector91~0 , The_System|sdram|Selector91~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[7] , The_System|sdram|m_addr[7], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[26] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[26], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[26] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[26], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[26]~10 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[26]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[8] , The_System|sdram|active_addr[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector90~0 , The_System|sdram|Selector90~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[8] , The_System|sdram|m_addr[8], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[27]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[27] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[27], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[27]~feeder , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[27] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[27], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[27]~11 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[27]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[9] , The_System|sdram|active_addr[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector89~0 , The_System|sdram|Selector89~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[9] , The_System|sdram|m_addr[9], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector88~0 , The_System|sdram|Selector88~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[10] , The_System|sdram|m_addr[10], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_addr[22]~DUPLICATE , The_System|sdram|active_addr[22]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector87~0 , The_System|sdram|Selector87~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[11] , The_System|sdram|m_addr[11], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector86~0 , The_System|sdram|Selector86~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_addr[12] , The_System|sdram|m_addr[12], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector100~0 , The_System|sdram|Selector100~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|WideOr16~0 , The_System|sdram|WideOr16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_bank[0] , The_System|sdram|m_bank[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector99~0 , The_System|sdram|Selector99~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_bank[1] , The_System|sdram|m_bank[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[1] , The_System|sdram|m_cmd[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector0~0 , The_System|sdram|Selector0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|i_cmd[3] , The_System|sdram|i_cmd[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector19~0 , The_System|sdram|Selector19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector19~1 , The_System|sdram|Selector19~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector19~2 , The_System|sdram|Selector19~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[3] , The_System|sdram|m_cmd[3], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|comb~1 , The_System|sdram|comb~1, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[16] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[16] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[16], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[16]~14 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[16]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_dqm[0] , The_System|sdram|active_dqm[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector118~0 , The_System|sdram|Selector118~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_dqm[0] , The_System|sdram|m_dqm[0], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[2] , The_System|sdram|m_cmd[2], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|comb~2 , The_System|sdram|comb~2, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[17] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_0[17], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[17] , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|entry_1[17], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[17]~15 , The_System|sdram|the_Computer_System_SDRAM_input_efifo_module|rd_data[17]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|active_dqm[1] , The_System|sdram|active_dqm[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|Selector117~0 , The_System|sdram|Selector117~0, DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_dqm[1] , The_System|sdram|m_dqm[1], DE1_SoC_Computer, 1
instance = comp, \The_System|sdram|m_cmd[0] , The_System|sdram|m_cmd[0], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|debug_apb , The_System|arm_a9_hps|fpga_interfaces|debug_apb, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|tpiu , The_System|arm_a9_hps|fpga_interfaces|tpiu, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|boot_from_fpga , The_System|arm_a9_hps|fpga_interfaces|boot_from_fpga, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|f2sdram , The_System|arm_a9_hps|fpga_interfaces|f2sdram, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|interrupts , The_System|arm_a9_hps|fpga_interfaces|interrupts, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|fpga2hps , The_System|arm_a9_hps|fpga_interfaces|fpga2hps, DE1_SoC_Computer, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE1_SoC_Computer, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE1_SoC_Computer, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE1_SoC_Computer, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE1_SoC_Computer, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SoC_Computer, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SoC_Computer, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SoC_Computer, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SoC_Computer, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SoC_Computer, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SoC_Computer, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SoC_Computer, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SoC_Computer, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SoC_Computer, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SoC_Computer, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SoC_Computer, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE1_SoC_Computer, 1
instance = comp, \TD_HS~input , TD_HS~input, DE1_SoC_Computer, 1
instance = comp, \TD_VS~input , TD_VS~input, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, DE1_SoC_Computer, 1
instance = comp, \ADC_CS_N~input , ADC_CS_N~input, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE1_SoC_Computer, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE1_SoC_Computer, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE1_SoC_Computer, 1
