INFO: golden file 33544 bytes read successfully.
INFO: input file 60478 bytes read successfully.
INFO: dut running...
INFO: result check running...
INFO: ========= Test PASS ========

C:\Xilinx\Vitis_HLS\2022.1\serialization\serialization.prj\solution1\sim\verilog>set PATH= 

C:\Xilinx\Vitis_HLS\2022.1\serialization\serialization.prj\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries  -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s dut -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dut -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_axi_s_dst_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_axi_s_src_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_123_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_123_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_37_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_37_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_int_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_int_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_mux_42_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_42_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_regslice_both
INFO: [VRFC 10-311] analyzing module dut_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_string_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_string_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_string_2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_string_2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_string_pos_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_string_pos_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dut_dut_Pipeline_1
Compiling module xil_defaultlib.dut_dut_Pipeline_2
Compiling module xil_defaultlib.dut_dut_Pipeline_3
Compiling module xil_defaultlib.dut_dut_Pipeline_4
Compiling module xil_defaultlib.dut_dut_Pipeline_5
Compiling module xil_defaultlib.dut_dut_Pipeline_6
Compiling module xil_defaultlib.dut_dut_Pipeline_7
Compiling module xil_defaultlib.dut_dut_Pipeline_8
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1
Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...
Compiling module xil_defaultlib.dut_control_s_axi
Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.fifo(DEPTH=120000)
Compiling module xil_defaultlib.AESL_axi_s_src_buff
Compiling module xil_defaultlib.AESL_axi_s_dst_buff
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dut.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut//AESL_inst_dut_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_1_fu_128/grp_dut_Pipeline_1_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_2_fu_134/grp_dut_Pipeline_2_fu_134_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_3_fu_140/grp_dut_Pipeline_3_fu_140_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_4_fu_146/grp_dut_Pipeline_4_fu_146_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_5_fu_152/grp_dut_Pipeline_5_fu_152_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_6_fu_158/grp_dut_Pipeline_6_fu_158_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_7_fu_164/grp_dut_Pipeline_7_fu_164_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_8_fu_170/grp_dut_Pipeline_8_fu_170_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202/grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182/grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182_activity
Time resolution is 1 ps
open_wave_config dut_dataflow_ana.wcfg
source dut.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_sz__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_sz__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_sz__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_sz__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_sz__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_sz__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_sz__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/dst_buff_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/src_buff_TDATA -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_src_sz__return_group [add_wave_group src_sz__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_BRESP -into $tb_src_sz__return_group -radix hex
## add_wave /apatb_dut_top/control_BREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_BVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_RRESP -into $tb_src_sz__return_group -radix hex
## add_wave /apatb_dut_top/control_RDATA -into $tb_src_sz__return_group -radix hex
## add_wave /apatb_dut_top/control_RREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_RVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_sz__return_group -radix hex
## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_sz__return_group -radix hex
## add_wave /apatb_dut_top/control_WDATA -into $tb_src_sz__return_group -radix hex
## add_wave /apatb_dut_top/control_WREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_WVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_sz__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_sz__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_dut_top/dst_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/dst_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/dst_buff_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_dut_top/src_buff_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/src_buff_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/src_buff_TDATA -into $tb_return_group -radix hex
## save_wave_config dut.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "137000"
// RTL Simulation : 1 / 1 [100.00%] @ "830204000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 830245500 ps : File "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v" Line 357
run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1266.180 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 32504 KB (Peak: 32504 KB), Simulation CPU Usage: 10265 ms
INFO: [Common 17-206] Exiting xsim at Sat Nov 12 21:58:08 2022...
INFO: golden file 33544 bytes read successfully.
INFO: input file 60478 bytes read successfully.
INFO: dut running...
INFO: result check running...
INFO: ========= Test PASS ========
