# This is a makefile for compiling and linking a C program

# Define variables for compiler and flags
CC = gcc
CFLAGS = -Wall -g

# Define the target executable
TARGET = program

# Define source files and object files
SOURCES = source/main.c source/func1.c source/func2.c
OBJECTS = $(SOURCES:.c=.o)

# Define targets and dependencies
$(TARGET): $(OBJECTS)
	$(CC) $(CFLAGS) -o $@ $^

# Define how to build object files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Define clean target
.PHONY: clean
clean:
	rm -f *.o $(TARGET)

# Define help target
.PHONY: help
help:
	@echo "Usage: make [target]"
	@echo "Available targets:"
	@echo "  $(TARGET)  - Compiles the program (default)"
	@echo "  clean      - Removes all object and executable files"
	@echo "  help       - Displays this help message"