-------------------------------------------------------------------------------
-- Title      : Testbench for design "gen_funciones"
-- Project    : 
-------------------------------------------------------------------------------
-- File       : gen_funciones_tb.vhd
-- Author     :   <pedro@PEDRO-PC>
-- Company    : 
-- Created    : 2015-04-19
-- Last update: 2015-04-19
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2015 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2015-04-19  1.0      pedro	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity gen_funciones_tb is

end entity gen_funciones_tb;

-------------------------------------------------------------------------------

architecture gen_funciones of gen_funciones_tb is

  -- component ports
  signal RELOJ  : std_logic;
  signal RST    : std_logic;
  signal ASTRB  : std_logic;
  signal DSTRB  : std_logic;
  signal DATA   : std_logic_vector(7 downto 0);
  signal PWRITE : std_logic;
  signal PWAIT  : std_logic;
  signal SYNC   : std_logic;
  signal SCLK   : std_logic;
  signal D1     : std_logic;
  signal D2     : std_logic;

  -- clock
  signal Clk : std_logic := '1';

begin  -- architecture gen_funciones

  -- component instantiation
  DUT: entity work.gen_funciones
    port map (
      RELOJ  => RELOJ,
      RST    => RST,
      ASTRB  => ASTRB,
      DSTRB  => DSTRB,
      DATA   => DATA,
      PWRITE => PWRITE,
      PWAIT  => PWAIT,
      SYNC   => SYNC,
      SCLK   => SCLK,
      D1     => D1,
      D2     => D2);

  -- clock generation
  Clk <= not Clk after 10 ns;

  -- waveform generation
  WaveGen_Proc: process
  begin
    -- insert signal assignments here
    
    wait until Clk = '1';
  end process WaveGen_Proc;

  

end architecture gen_funciones;

-------------------------------------------------------------------------------

configuration gen_funciones_tb_gen_funciones_cfg of gen_funciones_tb is
  for gen_funciones
  end for;
end gen_funciones_tb_gen_funciones_cfg;

-------------------------------------------------------------------------------
