Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Mar 25 13:16:02 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_methodology -file tbs_core_ethernet_board_methodology_drc_routed.rpt -pb tbs_core_ethernet_board_methodology_drc_routed.pb -rpx tbs_core_ethernet_board_methodology_drc_routed.rpx
| Design       : tbs_core_ethernet_board
| Device       : xc7s25ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 3          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) tbs_core_0/signal_select_in_d_reg/CLR,
tbs_core_0/signal_select_in_uart_reg/PRE, tbs_core_0/state_reg[0]/PRE,
tbs_core_0/state_reg[1]/CLR, tbs_core_0/state_reg[2]/CLR,
tbs_core_0/tbs_virtual_delta_steps_adj_uart_reg[1]/CLR,
tbs_core_0/tbs_virtual_delta_steps_adj_uart_reg[2]/CLR,
tbs_core_0/tbs_virtual_delta_steps_adj_uart_reg[3]/PRE,
tbs_core_0/tbs_virtual_delta_steps_adj_uart_reg[4]/CLR,
tbs_core_0/tbs_virtual_delta_steps_adj_uart_reg[5]/CLR,
tbs_core_0/tbs_virtual_delta_steps_uart_reg/CLR,
tbs_core_0/trigger_start_mode_d_reg/CLR,
tbs_core_0/trigger_start_mode_uart_reg/PRE,
tbs_core_0/trigger_start_sampling_d_reg/CLR,
tbs_core_0/underflow_led_reg/CLR (the first 15 of 572 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell tbs_core_0/uart_0/uart_rx_0/counter_value[21]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tbs_core_0/time_measurement_0/counter_value_reg[17]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[18]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[19]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[1]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[20]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[21]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[2]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[3]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[4]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[5]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[6]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[7]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[8]/CLR,
tbs_core_0/time_measurement_0/counter_value_reg[9]/CLR,
tbs_core_0/time_measurement_0/overflow_strb_reg/CLR
 (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) tbs_core_0/main_counter_value_reg[19]/CLR,
tbs_core_0/main_counter_value_reg[1]/CLR,
tbs_core_0/main_counter_value_reg[20]/CLR,
tbs_core_0/main_counter_value_reg[21]/CLR,
tbs_core_0/main_counter_value_reg[22]/CLR,
tbs_core_0/main_counter_value_reg[2]/CLR,
tbs_core_0/main_counter_value_reg[3]/CLR,
tbs_core_0/main_counter_value_reg[4]/CLR,
tbs_core_0/main_counter_value_reg[5]/CLR,
tbs_core_0/main_counter_value_reg[6]/CLR,
tbs_core_0/main_counter_value_reg[7]/CLR,
tbs_core_0/main_counter_value_reg[8]/CLR,
tbs_core_0/main_counter_value_reg[9]/CLR,
tbs_core_0/tbs_decreasing_en_reg/CLR, tbs_core_0/tbs_increasing_en_reg/CLR
 (the first 15 of 588 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


