--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Study\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr
TopLevel.pcf -ucf Constraints.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_IBUF1" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.739ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_9 (SLICE_X16Y4.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     80.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2 (FF)
  Destination:          XLXI_8/XLXI_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.874ns (Levels of Logic = 1)
  Clock Path Skew:      2.135ns (2.804 - 0.669)
  Source Clock:         CLOCK_IBUF rising at 0.000ns
  Destination Clock:    XLXN_16 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2 to XLXI_8/XLXI_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.IQ1              Tiockiq               0.768   RESET
                                                       XLXI_2
    SLICE_X16Y4.F4       net (fanout=3)        3.450   XLXN_18
    SLICE_X16Y4.CLK      Tfck                  0.656   XLXI_8/CUR_S_BUS<1>
                                                       XLXI_8/XLXI_10/NEXT_STATE_1_or00001
                                                       XLXI_8/XLXI_9
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (1.424ns logic, 3.450ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_8 (SLICE_X16Y4.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     80.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2 (FF)
  Destination:          XLXI_8/XLXI_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      2.135ns (2.804 - 0.669)
  Source Clock:         CLOCK_IBUF rising at 0.000ns
  Destination Clock:    XLXN_16 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2 to XLXI_8/XLXI_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.IQ1              Tiockiq               0.768   RESET
                                                       XLXI_2
    SLICE_X16Y4.G1       net (fanout=3)        3.083   XLXN_18
    SLICE_X16Y4.CLK      Tgck                  0.671   XLXI_8/CUR_S_BUS<1>
                                                       XLXI_8/XLXI_10/NEXT_STATE_0_or00001
                                                       XLXI_8/XLXI_8
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.439ns logic, 3.083ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_7 (SLICE_X16Y5.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     80.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2 (FF)
  Destination:          XLXI_8/XLXI_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      2.135ns (2.804 - 0.669)
  Source Clock:         CLOCK_IBUF rising at 0.000ns
  Destination Clock:    XLXN_16 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2 to XLXI_8/XLXI_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.IQ1              Tiockiq               0.768   RESET
                                                       XLXI_2
    SLICE_X16Y5.F1       net (fanout=3)        3.078   XLXN_18
    SLICE_X16Y5.CLK      Tfck                  0.656   OUT_BUS_4_OBUF
                                                       XLXI_8/XLXI_10/NEXT_STATE_2_or0000
                                                       XLXI_8/XLXI_7
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.424ns logic, 3.078ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_IBUF1" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_7 (SLICE_X16Y5.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2 (FF)
  Destination:          XLXI_8/XLXI_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Clock Path Skew:      2.981ns (3.505 - 0.524)
  Source Clock:         CLOCK_IBUF rising at 83.333ns
  Destination Clock:    XLXN_16 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2 to XLXI_8/XLXI_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.IQ1              Tiockiq               0.614   RESET
                                                       XLXI_2
    SLICE_X16Y5.F1       net (fanout=3)        2.463   XLXN_18
    SLICE_X16Y5.CLK      Tckf        (-Th)    -0.438   OUT_BUS_4_OBUF
                                                       XLXI_8/XLXI_10/NEXT_STATE_2_or0000
                                                       XLXI_8/XLXI_7
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.052ns logic, 2.463ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_8 (SLICE_X16Y4.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2 (FF)
  Destination:          XLXI_8/XLXI_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Clock Path Skew:      2.981ns (3.505 - 0.524)
  Source Clock:         CLOCK_IBUF rising at 83.333ns
  Destination Clock:    XLXN_16 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2 to XLXI_8/XLXI_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.IQ1              Tiockiq               0.614   RESET
                                                       XLXI_2
    SLICE_X16Y4.G1       net (fanout=3)        2.467   XLXN_18
    SLICE_X16Y4.CLK      Tckg        (-Th)    -0.450   XLXI_8/CUR_S_BUS<1>
                                                       XLXI_8/XLXI_10/NEXT_STATE_0_or00001
                                                       XLXI_8/XLXI_8
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.064ns logic, 2.467ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_9 (SLICE_X16Y4.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2 (FF)
  Destination:          XLXI_8/XLXI_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Clock Path Skew:      2.981ns (3.505 - 0.524)
  Source Clock:         CLOCK_IBUF rising at 83.333ns
  Destination Clock:    XLXN_16 rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2 to XLXI_8/XLXI_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.IQ1              Tiockiq               0.614   RESET
                                                       XLXI_2
    SLICE_X16Y4.F4       net (fanout=3)        2.760   XLXN_18
    SLICE_X16Y4.CLK      Tckf        (-Th)    -0.438   XLXI_8/CUR_S_BUS<1>
                                                       XLXI_8/XLXI_10/NEXT_STATE_1_or00001
                                                       XLXI_8/XLXI_9
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.052ns logic, 2.760ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_IBUF1" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: OUT_BUS_4_OBUF/CLK
  Logical resource: XLXI_8/XLXI_7/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: XLXN_16
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: OUT_BUS_4_OBUF/CLK
  Logical resource: XLXI_8/XLXI_7/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: XLXN_16
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: XLXI_8/CUR_S_BUS<1>/CLK
  Logical resource: XLXI_8/XLXI_9/CK
  Location pin: SLICE_X16Y4.CLK
  Clock network: XLXN_16
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    2.739|         |         |         |
SPEED          |    2.338|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPEED
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    2.739|         |         |         |
SPEED          |    2.338|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 19 connections

Design statistics:
   Minimum period:   2.739ns{1}   (Maximum frequency: 365.097MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 09 21:11:39 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



