Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 0674e20dbda04bb2a5b0766e9f4592a4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_fsm_bench_behav xil_defaultlib.mips_fsm_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port zero [/home/millerid/ECE425/Lab08/lab08/lab08.srcs/sim_1/new/mips_fsm_bench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/millerid/ECE425/Lab08/lab08/lab08.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/millerid/ECE425/Lab08/lab08/lab08.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mips_fsm
Compiling module xil_defaultlib.mips_fsm_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_fsm_bench_behav
