A new buffer management scheme for hierarchical shared memory switches