Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  3 23:30:04 2025
| Host         : Emma-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file washing_machine_controller_timing_summary_routed.rpt -pb washing_machine_controller_timing_summary_routed.pb -rpx washing_machine_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : washing_machine_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          4           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.599       -7.538                      6                  202        0.088        0.000                      0                  202        4.500        0.000                       0                   158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.599       -7.538                      6                  202        0.088        0.000                      0                  202        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -1.599ns,  Total Violation       -7.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_ones_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.612ns  (logic 4.831ns (41.605%)  route 6.781ns (58.395%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.391    13.101    seven_seg/CO[0]
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.373    13.474 r  seven_seg/min_tens[3]_i_22/O
                         net (fo=2, routed)           0.310    13.784    seven_seg/min_tens[3]_i_22_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124    13.908 r  seven_seg/min_tens[3]_i_11_comp/O
                         net (fo=6, routed)           0.985    14.894    seven_seg/min_tens[3]_i_11_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.124    15.018 r  seven_seg/min_tens[1]_i_4_replica/O
                         net (fo=2, routed)           0.432    15.449    seven_seg/min_tens[1]_i_4_n_0_repN
    SLICE_X4Y108         LUT6 (Prop_lut6_I4_O)        0.124    15.573 r  seven_seg/min_tens[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.407    15.980    seven_seg/min_tens[1]_i_5_0_repN_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I5_O)        0.124    16.104 r  seven_seg/min_ones[3]_i_3_comp/O
                         net (fo=2, routed)           0.667    16.771    seven_seg/min_ones[3]_i_3_n_0
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.152    16.923 r  seven_seg/min_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    16.923    seven_seg/min_ones[2]
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    seven_seg/CLK
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[2]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.075    15.324    seven_seg/min_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.394ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_ones_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 4.803ns (42.277%)  route 6.558ns (57.723%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.391    13.101    seven_seg/CO[0]
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.373    13.474 r  seven_seg/min_tens[3]_i_22/O
                         net (fo=2, routed)           0.310    13.784    seven_seg/min_tens[3]_i_22_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124    13.908 r  seven_seg/min_tens[3]_i_11_comp/O
                         net (fo=6, routed)           0.985    14.894    seven_seg/min_tens[3]_i_11_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.124    15.018 r  seven_seg/min_tens[1]_i_4_replica/O
                         net (fo=2, routed)           0.432    15.449    seven_seg/min_tens[1]_i_4_n_0_repN
    SLICE_X4Y108         LUT6 (Prop_lut6_I4_O)        0.124    15.573 r  seven_seg/min_tens[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.407    15.980    seven_seg/min_tens[1]_i_5_0_repN_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I5_O)        0.124    16.104 r  seven_seg/min_ones[3]_i_3_comp/O
                         net (fo=2, routed)           0.444    16.548    seven_seg/min_ones[3]_i_3_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I3_O)        0.124    16.672 r  seven_seg/min_ones[3]_i_1/O
                         net (fo=1, routed)           0.000    16.672    seven_seg/min_ones[3]
    SLICE_X5Y108         FDCE                                         r  seven_seg/min_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    seven_seg/CLK
    SLICE_X5Y108         FDCE                                         r  seven_seg/min_ones_reg[3]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y108         FDCE (Setup_fdce_C_D)        0.029    15.278    seven_seg/min_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 -1.394    

Slack (VIOLATED) :        -1.389ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_ones_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 4.679ns (41.204%)  route 6.677ns (58.796%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.561    13.271    seven_seg/CO[0]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.373    13.644 r  seven_seg/min_tens[3]_i_13_comp_1/O
                         net (fo=9, routed)           0.770    14.414    seven_seg/min_tens[3]_i_13_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.124    14.538 r  seven_seg/min_tens[3]_i_4/O
                         net (fo=4, routed)           0.868    15.406    seven_seg/min_tens[3]_i_16_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.124    15.530 r  seven_seg/min_tens[1]_i_2/O
                         net (fo=3, routed)           0.433    15.963    seven_seg/min_tens[1]_i_5_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124    16.087 r  seven_seg/min_tens[0]_i_2/O
                         net (fo=4, routed)           0.456    16.543    seven_seg/total_time_remaining_reg[15]
    SLICE_X4Y108         LUT3 (Prop_lut3_I0_O)        0.124    16.667 r  seven_seg/min_ones[1]_i_1/O
                         net (fo=1, routed)           0.000    16.667    seven_seg/min_ones[1]
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    seven_seg/CLK
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[1]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y108         FDCE (Setup_fdce_C_D)        0.029    15.278    seven_seg/min_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -16.667    
  -------------------------------------------------------------------
                         slack                                 -1.389    

Slack (VIOLATED) :        -1.354ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_tens_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 4.679ns (41.332%)  route 6.642ns (58.668%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.561    13.271    seven_seg/CO[0]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.373    13.644 r  seven_seg/min_tens[3]_i_13_comp_1/O
                         net (fo=9, routed)           0.770    14.414    seven_seg/min_tens[3]_i_13_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.124    14.538 r  seven_seg/min_tens[3]_i_4/O
                         net (fo=4, routed)           0.868    15.406    seven_seg/min_tens[3]_i_16_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.124    15.530 r  seven_seg/min_tens[1]_i_2/O
                         net (fo=3, routed)           0.433    15.963    seven_seg/min_tens[1]_i_5_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124    16.087 r  seven_seg/min_tens[0]_i_2/O
                         net (fo=4, routed)           0.421    16.508    wash_fsm/min_tens_reg[0]
    SLICE_X7Y107         LUT3 (Prop_lut3_I2_O)        0.124    16.632 r  wash_fsm/min_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    16.632    seven_seg/min_tens_reg[3]_0[0]
    SLICE_X7Y107         FDCE                                         r  seven_seg/min_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    seven_seg/CLK
    SLICE_X7Y107         FDCE                                         r  seven_seg/min_tens_reg[0]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y107         FDCE (Setup_fdce_C_D)        0.029    15.278    seven_seg/min_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -16.632    
  -------------------------------------------------------------------
                         slack                                 -1.354    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_tens_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 4.555ns (41.692%)  route 6.370ns (58.308%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.561    13.271    seven_seg/CO[0]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.373    13.644 r  seven_seg/min_tens[3]_i_13_comp_1/O
                         net (fo=9, routed)           0.770    14.414    seven_seg/min_tens[3]_i_13_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.124    14.538 r  seven_seg/min_tens[3]_i_4/O
                         net (fo=4, routed)           0.868    15.406    seven_seg/min_tens[3]_i_16_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.124    15.530 r  seven_seg/min_tens[1]_i_2/O
                         net (fo=3, routed)           0.583    16.113    wash_fsm/min_tens_reg[1]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124    16.237 r  wash_fsm/min_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    16.237    seven_seg/min_tens_reg[3]_0[1]
    SLICE_X1Y107         FDCE                                         r  seven_seg/min_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    seven_seg/CLK
    SLICE_X1Y107         FDCE                                         r  seven_seg/min_tens_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.032    15.266    seven_seg/min_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -16.237    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_tens_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.829ns  (logic 4.580ns (42.295%)  route 6.249ns (57.705%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.561    13.271    seven_seg/CO[0]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.373    13.644 r  seven_seg/min_tens[3]_i_13_comp_1/O
                         net (fo=9, routed)           1.035    14.679    seven_seg/min_tens[3]_i_13_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.124    14.803 r  seven_seg/min_tens[3]_i_4_replica/O
                         net (fo=1, routed)           0.405    15.208    seven_seg/min_tens[3]_i_16_0_repN
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124    15.332 r  seven_seg/min_tens[2]_i_3/O
                         net (fo=3, routed)           0.659    15.991    wash_fsm/min_tens_reg[2]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.149    16.140 r  wash_fsm/min_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    16.140    seven_seg/min_tens_reg[3]_0[2]
    SLICE_X1Y107         FDCE                                         r  seven_seg/min_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    seven_seg/CLK
    SLICE_X1Y107         FDCE                                         r  seven_seg/min_tens_reg[2]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.075    15.309    seven_seg/min_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/min_tens_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 4.431ns (45.206%)  route 5.371ns (54.794%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.707     7.476    wash_fsm/door_locked
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.600 r  wash_fsm/i__carry__0_i_9/O
                         net (fo=4, routed)           0.650     8.250    wash_fsm/i__carry__0_i_9_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  wash_fsm/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.374    seven_seg/min_tens1_inferred__0/i__carry__1_2[3]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.775 r  seven_seg/min_tens1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    seven_seg/min_tens1_inferred__0/i__carry__0_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.889 r  seven_seg/min_tens1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.889    seven_seg/min_tens1_inferred__0/i__carry__1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.223 f  seven_seg/min_tens1_inferred__0/i__carry__2/O[1]
                         net (fo=15, routed)          0.523     9.746    seven_seg/min_tens1_inferred__0/i__carry__2_n_6
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.303    10.049 r  seven_seg/i___32_carry_i_2/O
                         net (fo=1, routed)           0.000    10.049    seven_seg/i___32_carry_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.447 r  seven_seg/min_tens1_inferred__0/i___32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.447    seven_seg/min_tens1_inferred__0/i___32_carry_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.669 r  seven_seg/min_tens1_inferred__0/i___32_carry__0/O[0]
                         net (fo=3, routed)           0.318    10.987    wash_fsm/min_tens1_inferred__0/i___66_carry__0[0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.299    11.286 r  wash_fsm/i___66_carry__0_i_4/O
                         net (fo=1, routed)           0.512    11.799    seven_seg/min_tens1_inferred__0/i___66_carry__1_0[0]
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.325 r  seven_seg/min_tens1_inferred__0/i___66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    seven_seg/min_tens1_inferred__0/i___66_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  seven_seg/min_tens1_inferred__0/i___66_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.439    seven_seg/min_tens1_inferred__0/i___66_carry__1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.710 r  seven_seg/min_tens1_inferred__0/i___66_carry__2/CO[0]
                         net (fo=14, routed)          0.561    13.271    seven_seg/CO[0]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.373    13.644 r  seven_seg/min_tens[3]_i_13_comp_1/O
                         net (fo=9, routed)           0.770    14.414    seven_seg/min_tens[3]_i_13_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.124    14.538 r  seven_seg/min_tens[3]_i_4/O
                         net (fo=4, routed)           0.452    14.989    wash_fsm/min_tens_reg[3]
    SLICE_X6Y108         LUT3 (Prop_lut3_I2_O)        0.124    15.113 r  wash_fsm/min_tens[3]_i_1/O
                         net (fo=1, routed)           0.000    15.113    seven_seg/min_tens_reg[3]_0[3]
    SLICE_X6Y108         FDCE                                         r  seven_seg/min_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    seven_seg/CLK
    SLICE_X6Y108         FDCE                                         r  seven_seg/min_tens_reg[3]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDCE (Setup_fdce_C_D)        0.081    15.330    seven_seg/min_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/sec_tens_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 3.748ns (41.034%)  route 5.386ns (58.966%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.769     7.538    wash_fsm/door_locked
    SLICE_X5Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.662 r  wash_fsm/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.646     8.307    wash_fsm/total_time_remaining_reg[1]_0[2]
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  wash_fsm/sec_tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.431    seven_seg/sec_tens1_carry__1_2[2]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.811 r  seven_seg/sec_tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.811    seven_seg/sec_tens1_carry__0_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.126 r  seven_seg/sec_tens1_carry__1/O[3]
                         net (fo=2, routed)           0.799     9.926    seven_seg/sec_tens1_carry__1_n_4
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915    10.841 r  seven_seg/sec_tens1__19_carry/O[3]
                         net (fo=1, routed)           0.571    11.412    wash_fsm/sec_tens1__28_carry__0_0[3]
    SLICE_X2Y105         LUT4 (Prop_lut4_I3_O)        0.307    11.719 r  wash_fsm/sec_tens1__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.719    seven_seg/sec_tens_reg[1]_3[1]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.297 r  seven_seg/sec_tens1__28_carry__0/O[2]
                         net (fo=7, routed)           0.739    13.036    wash_fsm/sec_tens_reg[1]_0[2]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.301    13.337 r  wash_fsm/sec_tens[0]_i_2/O
                         net (fo=3, routed)           0.606    13.942    wash_fsm/sec_tens[0]_i_2_n_0
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.124    14.066 r  wash_fsm/sec_tens[0]_i_1/O
                         net (fo=1, routed)           0.379    14.445    seven_seg/sec_tens_reg[2]_0[0]
    SLICE_X3Y108         FDCE                                         r  seven_seg/sec_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    seven_seg/CLK
    SLICE_X3Y108         FDCE                                         r  seven_seg/sec_tens_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)       -0.047    15.187    seven_seg/sec_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/sec_ones_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 3.776ns (40.933%)  route 5.449ns (59.067%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.769     7.538    wash_fsm/door_locked
    SLICE_X5Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.662 r  wash_fsm/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.646     8.307    wash_fsm/total_time_remaining_reg[1]_0[2]
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  wash_fsm/sec_tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.431    seven_seg/sec_tens1_carry__1_2[2]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.811 r  seven_seg/sec_tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.811    seven_seg/sec_tens1_carry__0_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.126 r  seven_seg/sec_tens1_carry__1/O[3]
                         net (fo=2, routed)           0.799     9.926    seven_seg/sec_tens1_carry__1_n_4
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915    10.841 r  seven_seg/sec_tens1__19_carry/O[3]
                         net (fo=1, routed)           0.571    11.412    wash_fsm/sec_tens1__28_carry__0_0[3]
    SLICE_X2Y105         LUT4 (Prop_lut4_I3_O)        0.307    11.719 r  wash_fsm/sec_tens1__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.719    seven_seg/sec_tens_reg[1]_3[1]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.297 r  seven_seg/sec_tens1__28_carry__0/O[2]
                         net (fo=7, routed)           0.829    13.126    seven_seg/total_time_remaining_reg[5][2]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.301    13.427 r  seven_seg/sec_ones[3]_i_2/O
                         net (fo=1, routed)           0.957    14.384    wash_fsm/sec_ones_reg[3]
    SLICE_X7Y107         LUT4 (Prop_lut4_I2_O)        0.152    14.536 r  wash_fsm/sec_ones[3]_i_1/O
                         net (fo=1, routed)           0.000    14.536    seven_seg/sec_ones_reg[3]_0[3]
    SLICE_X7Y107         FDCE                                         r  seven_seg/sec_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    seven_seg/CLK
    SLICE_X7Y107         FDCE                                         r  seven_seg/sec_ones_reg[3]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y107         FDCE (Setup_fdce_C_D)        0.075    15.324    seven_seg/sec_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 wash_fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/sec_ones_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 4.024ns (43.756%)  route 5.172ns (56.244%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.709     5.311    wash_fsm/CLK
    SLICE_X7Y101         FDPE                                         r  wash_fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  wash_fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=38, routed)          0.877     6.645    wash_fsm/current_state__0[2]
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     6.769 r  wash_fsm/led_control[1]_i_1/O
                         net (fo=121, routed)         0.769     7.538    wash_fsm/door_locked
    SLICE_X5Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.662 r  wash_fsm/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.646     8.307    wash_fsm/total_time_remaining_reg[1]_0[2]
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  wash_fsm/sec_tens1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.431    seven_seg/sec_tens1_carry__1_2[2]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.811 r  seven_seg/sec_tens1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.811    seven_seg/sec_tens1_carry__0_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.126 r  seven_seg/sec_tens1_carry__1/O[3]
                         net (fo=2, routed)           0.799     9.926    seven_seg/sec_tens1_carry__1_n_4
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915    10.841 r  seven_seg/sec_tens1__19_carry/O[3]
                         net (fo=1, routed)           0.571    11.412    wash_fsm/sec_tens1__28_carry__0_0[3]
    SLICE_X2Y105         LUT4 (Prop_lut4_I3_O)        0.307    11.719 r  wash_fsm/sec_tens1__28_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.719    seven_seg/sec_tens_reg[1]_3[1]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.297 r  seven_seg/sec_tens1__28_carry__0/O[2]
                         net (fo=7, routed)           0.826    13.123    wash_fsm/sec_tens_reg[1]_0[2]
    SLICE_X2Y108         LUT5 (Prop_lut5_I0_O)        0.327    13.450 r  wash_fsm/sec_ones[2]_i_3/O
                         net (fo=1, routed)           0.684    14.134    wash_fsm/sec_ones[2]_i_3_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.374    14.508 r  wash_fsm/sec_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    14.508    seven_seg/sec_ones_reg[3]_0[2]
    SLICE_X2Y108         FDCE                                         r  seven_seg/sec_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    seven_seg/CLK
    SLICE_X2Y108         FDCE                                         r  seven_seg/sec_ones_reg[2]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.118    15.352    seven_seg/sec_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 param_ctrl/temp_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_calc/calculated_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.667%)  route 0.239ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.603     1.522    param_ctrl/CLK
    SLICE_X2Y92          FDCE                                         r  param_ctrl/temp_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  param_ctrl/temp_internal_reg[1]/Q
                         net (fo=10, routed)          0.239     1.925    param_ctrl/temp[1]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  param_ctrl/calculated_time[5]_i_1/O
                         net (fo=1, routed)           0.000     1.970    time_calc/D[5]
    SLICE_X3Y100         FDCE                                         r  time_calc/calculated_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    time_calc/CLK
    SLICE_X3Y100         FDCE                                         r  time_calc/calculated_time_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.091     1.882    time_calc/calculated_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mpg_btnu/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_btnu/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.605     1.524    mpg_btnu/CLK
    SLICE_X0Y99          FDRE                                         r  mpg_btnu/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpg_btnu/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    mpg_btnu/mpg_btnr/count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  mpg_btnu/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    mpg_btnu/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  mpg_btnu/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    mpg_btnu/count_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    mpg_btnu/CLK
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    mpg_btnu/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mpg_btnu/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_btnu/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.605     1.524    mpg_btnu/CLK
    SLICE_X0Y99          FDRE                                         r  mpg_btnu/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpg_btnu/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    mpg_btnu/mpg_btnr/count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  mpg_btnu/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    mpg_btnu/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  mpg_btnu/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    mpg_btnu/count_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    mpg_btnu/CLK
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    mpg_btnu/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 param_ctrl/speed_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_calc/calculated_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.342%)  route 0.297ns (58.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    param_ctrl/CLK
    SLICE_X2Y93          FDCE                                         r  param_ctrl/speed_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  param_ctrl/speed_internal_reg[1]/Q
                         net (fo=9, routed)           0.297     1.984    param_ctrl/speed[1]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045     2.029 r  param_ctrl/calculated_time[3]_i_1/O
                         net (fo=1, routed)           0.000     2.029    time_calc/D[3]
    SLICE_X1Y101         FDCE                                         r  time_calc/calculated_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    time_calc/CLK
    SLICE_X1Y101         FDCE                                         r  time_calc/calculated_time_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.092     1.883    time_calc/calculated_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 param_ctrl/speed_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_calc/calculated_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.261%)  route 0.298ns (58.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    param_ctrl/CLK
    SLICE_X2Y93          FDCE                                         r  param_ctrl/speed_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  param_ctrl/speed_internal_reg[1]/Q
                         net (fo=9, routed)           0.298     1.985    param_ctrl/speed[1]
    SLICE_X1Y101         LUT6 (Prop_lut6_I2_O)        0.045     2.030 r  param_ctrl/calculated_time[7]_i_2/O
                         net (fo=1, routed)           0.000     2.030    time_calc/D[7]
    SLICE_X1Y101         FDCE                                         r  time_calc/calculated_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    time_calc/CLK
    SLICE_X1Y101         FDCE                                         r  time_calc/calculated_time_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.091     1.882    time_calc/calculated_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mpg_btnu/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_btnu/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.605     1.524    mpg_btnu/CLK
    SLICE_X0Y99          FDRE                                         r  mpg_btnu/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpg_btnu/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    mpg_btnu/mpg_btnr/count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  mpg_btnu/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    mpg_btnu/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  mpg_btnu/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    mpg_btnu/count_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    mpg_btnu/CLK
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    mpg_btnu/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mpg_btnu/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_btnu/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.605     1.524    mpg_btnu/CLK
    SLICE_X0Y99          FDRE                                         r  mpg_btnu/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpg_btnu/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    mpg_btnu/mpg_btnr/count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  mpg_btnu/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    mpg_btnu/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.050 r  mpg_btnu/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    mpg_btnu/count_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    mpg_btnu/CLK
    SLICE_X0Y100         FDRE                                         r  mpg_btnu/count_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    mpg_btnu/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/pulse_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.485%)  route 0.102ns (35.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    clk_div/CLK
    SLICE_X7Y98          FDCE                                         r  clk_div/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  clk_div/counter_reg[26]/Q
                         net (fo=29, routed)          0.102     1.767    clk_div/counter_reg[26]
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.045     1.812 r  clk_div/pulse_reg_i_1/O
                         net (fo=1, routed)           0.000     1.812    clk_div/load
    SLICE_X6Y98          FDCE                                         r  clk_div/pulse_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_div/CLK
    SLICE_X6Y98          FDCE                                         r  clk_div/pulse_reg_reg/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.120     1.656    clk_div/pulse_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mpg_btnl/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_btnl/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    mpg_btnl/CLK
    SLICE_X1Y96          FDRE                                         r  mpg_btnl/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mpg_btnl/q1_reg/Q
                         net (fo=1, routed)           0.112     1.776    mpg_btnl/q1_reg_n_0
    SLICE_X1Y97          FDRE                                         r  mpg_btnl/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    mpg_btnl/CLK
    SLICE_X1Y97          FDRE                                         r  mpg_btnl/q2_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.070     1.610    mpg_btnl/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mpg_btnl/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_sel/FSM_sequential_current_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.605     1.524    mpg_btnl/CLK
    SLICE_X1Y97          FDRE                                         r  mpg_btnl/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpg_btnl/q2_reg/Q
                         net (fo=4, routed)           0.132     1.797    mode_sel/q2
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  mode_sel/FSM_sequential_current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    mode_sel/FSM_sequential_current_mode[0]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  mode_sel/FSM_sequential_current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    mode_sel/CLK
    SLICE_X2Y97          FDCE                                         r  mode_sel/FSM_sequential_current_mode_reg[0]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.121     1.661    mode_sel/FSM_sequential_current_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    led_control_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     led_control_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    led_control_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     led_control_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     led_control_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     led_control_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     led_control_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     led_control_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     led_control_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     led_control_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     led_control_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     led_control_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     led_control_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     led_control_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     led_control_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     led_control_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     led_control_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    led_control_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     led_control_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     led_control_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     led_control_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     led_control_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.603ns  (logic 4.649ns (43.848%)  route 5.954ns (56.152%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.317     7.046    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.299     7.345 r  seven_seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.044     8.389    seven_seg/sel0[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.152     8.541 r  seven_seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.593    12.134    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.913 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.913    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.522ns  (logic 4.397ns (41.794%)  route 6.124ns (58.206%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.317     7.046    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.299     7.345 r  seven_seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.044     8.389    seven_seg/sel0[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.513 r  seven_seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.764    12.277    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.832 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.832    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/min_ones_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.604ns  (logic 4.498ns (46.833%)  route 5.106ns (53.167%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.309    seven_seg/CLK
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  seven_seg/min_ones_reg[1]/Q
                         net (fo=1, routed)           1.287     7.052    seven_seg/min_ones_reg_n_0_[1]
    SLICE_X2Y108         LUT6 (Prop_lut6_I5_O)        0.124     7.176 r  seven_seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.965     8.141    seven_seg/sel0[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.154     8.295 r  seven_seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.854    11.149    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    14.913 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.913    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/min_ones_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 4.238ns (44.893%)  route 5.202ns (55.107%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.309    seven_seg/CLK
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  seven_seg/min_ones_reg[1]/Q
                         net (fo=1, routed)           1.287     7.052    seven_seg/min_ones_reg_n_0_[1]
    SLICE_X2Y108         LUT6 (Prop_lut6_I5_O)        0.124     7.176 r  seven_seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.965     8.141    seven_seg/sel0[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.265 r  seven_seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.949    11.215    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.748 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.748    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 4.522ns (50.761%)  route 4.387ns (49.239%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.841     6.570    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.327     6.897 r  seven_seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.546    10.443    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.219 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.219    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 4.628ns (52.275%)  route 4.225ns (47.725%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.317     7.046    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.299     7.345 r  seven_seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     8.381    seven_seg/sel0[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.152     8.533 r  seven_seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.872    10.406    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.164 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.164    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/min_ones_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.241ns (48.428%)  route 4.517ns (51.572%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.707     5.309    seven_seg/CLK
    SLICE_X4Y108         FDCE                                         r  seven_seg/min_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  seven_seg/min_ones_reg[1]/Q
                         net (fo=1, routed)           1.287     7.052    seven_seg/min_ones_reg_n_0_[1]
    SLICE_X2Y108         LUT6 (Prop_lut6_I5_O)        0.124     7.176 r  seven_seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     8.136    seven_seg/sel0[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.124     8.260 r  seven_seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.270    10.530    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.067 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.067    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.335ns (50.386%)  route 4.269ns (49.614%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.317     7.046    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.299     7.345 r  seven_seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     8.381    seven_seg/sel0[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.124     8.505 r  seven_seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.916    10.421    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.914 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.914    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.504ns (60.272%)  route 2.969ns (39.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.252     6.982    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.325     7.307 r  seven_seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717     9.023    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    12.783 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.783    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.951ns  (logic 4.254ns (61.198%)  route 2.697ns (38.802%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.708     5.310    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.841     6.570    seven_seg/digit_select_reg_n_0_[1]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.299     6.869 r  seven_seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.856     8.725    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.261 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.261    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_control_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.377ns (80.820%)  route 0.327ns (19.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  led_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  led_control_reg[1]/Q
                         net (fo=1, routed)           0.327     1.986    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.222 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.222    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_control_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.453ns (80.471%)  route 0.353ns (19.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  led_control_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.148     1.670 r  led_control_reg[4]/Q
                         net (fo=1, routed)           0.353     2.023    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.305     3.328 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.328    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.415ns (77.479%)  route 0.411ns (22.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  led_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  led_control_reg[3]/Q
                         net (fo=1, routed)           0.411     2.098    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.349 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.349    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_control_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.362ns (73.601%)  route 0.489ns (26.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  led_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  led_control_reg[0]/Q
                         net (fo=1, routed)           0.489     2.148    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.369 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.369    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_control_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.394ns (69.822%)  route 0.603ns (30.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  led_control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  led_control_reg[2]/Q
                         net (fo=1, routed)           0.603     2.267    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.520 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.520    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_control_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.396ns (69.642%)  route 0.609ns (30.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  led_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  led_control_reg[9]/Q
                         net (fo=1, routed)           0.609     2.271    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.526 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.526    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.504ns (71.610%)  route 0.596ns (28.390%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.597     1.516    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  seven_seg/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.239     1.896    seven_seg/digit_select_reg_n_0_[0]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.043     1.939 r  seven_seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.297    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.616 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.616    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.422ns (67.715%)  route 0.678ns (32.285%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.597     1.516    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seven_seg/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.336     1.994    seven_seg/digit_select_reg_n_0_[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045     2.039 r  seven_seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.381    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.617 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.617    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_control_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.412ns (67.254%)  route 0.688ns (32.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  led_control_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  led_control_reg[8]/Q
                         net (fo=1, routed)           0.688     2.373    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.621 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.621    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.422ns (66.529%)  route 0.716ns (33.471%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.597     1.516    seven_seg/CLK
    SLICE_X3Y107         FDCE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  seven_seg/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.305     1.963    seven_seg/digit_select_reg_n_0_[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045     2.008 r  seven_seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.418    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.654 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.654    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            param_ctrl/speed_internal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.230ns (17.727%)  route 5.709ns (82.273%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           5.107     6.089    mode_sel/sw_IBUF[6]
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.213 r  mode_sel/speed_internal[1]_i_3/O
                         net (fo=2, routed)           0.602     6.815    mode_sel/speed_internal[1]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.939 r  mode_sel/speed_internal[0]_i_1/O
                         net (fo=1, routed)           0.000     6.939    param_ctrl/speed_internal_reg[0]_0
    SLICE_X2Y93          FDCE                                         r  param_ctrl/speed_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.605     5.028    param_ctrl/CLK
    SLICE_X2Y93          FDCE                                         r  param_ctrl/speed_internal_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            param_ctrl/speed_internal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.230ns (18.500%)  route 5.419ns (81.500%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           5.107     6.089    mode_sel/sw_IBUF[6]
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.213 r  mode_sel/speed_internal[1]_i_3/O
                         net (fo=2, routed)           0.312     6.525    mode_sel/speed_internal[1]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.649 r  mode_sel/speed_internal[1]_i_1/O
                         net (fo=1, routed)           0.000     6.649    param_ctrl/speed_internal_reg[1]_0
    SLICE_X2Y93          FDCE                                         r  param_ctrl/speed_internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.605     5.028    param_ctrl/CLK
    SLICE_X2Y93          FDCE                                         r  param_ctrl/speed_internal_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.477ns (23.102%)  route 4.915ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.915     6.392    seven_seg/AR[0]
    SLICE_X0Y105         FDCE                                         f  seven_seg/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    seven_seg/CLK
    SLICE_X0Y105         FDCE                                         r  seven_seg/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.477ns (23.102%)  route 4.915ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.915     6.392    seven_seg/AR[0]
    SLICE_X0Y105         FDCE                                         f  seven_seg/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    seven_seg/CLK
    SLICE_X0Y105         FDCE                                         r  seven_seg/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.477ns (23.102%)  route 4.915ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.915     6.392    seven_seg/AR[0]
    SLICE_X0Y105         FDCE                                         f  seven_seg/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    seven_seg/CLK
    SLICE_X0Y105         FDCE                                         r  seven_seg/refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.477ns (23.102%)  route 4.915ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.915     6.392    seven_seg/AR[0]
    SLICE_X0Y105         FDCE                                         f  seven_seg/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    seven_seg/CLK
    SLICE_X0Y105         FDCE                                         r  seven_seg/refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/sec_ones_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.477ns (23.279%)  route 4.866ns (76.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.866     6.343    seven_seg/AR[0]
    SLICE_X2Y108         FDCE                                         f  seven_seg/sec_ones_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588     5.010    seven_seg/CLK
    SLICE_X2Y108         FDCE                                         r  seven_seg/sec_ones_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/sec_ones_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.477ns (23.279%)  route 4.866ns (76.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.866     6.343    seven_seg/AR[0]
    SLICE_X2Y108         FDCE                                         f  seven_seg/sec_ones_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588     5.010    seven_seg/CLK
    SLICE_X2Y108         FDCE                                         r  seven_seg/sec_ones_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/sec_tens_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.477ns (23.279%)  route 4.866ns (76.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.866     6.343    seven_seg/AR[0]
    SLICE_X3Y108         FDCE                                         f  seven_seg/sec_tens_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588     5.010    seven_seg/CLK
    SLICE_X3Y108         FDCE                                         r  seven_seg/sec_tens_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg/sec_tens_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.477ns (23.279%)  route 4.866ns (76.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=132, routed)         4.866     6.343    seven_seg/AR[0]
    SLICE_X2Y108         FDCE                                         f  seven_seg/sec_tens_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588     5.010    seven_seg/CLK
    SLICE_X2Y108         FDCE                                         r  seven_seg/sec_tens_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led_control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.245ns (43.918%)  route 0.313ns (56.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.313     0.559    sw_IBUF[0]
    SLICE_X0Y101         FDCE                                         r  led_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  led_control_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led_control_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.320ns (47.651%)  route 0.352ns (52.349%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.352     0.628    mode_sel/sw_IBUF[5]
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.045     0.673 r  mode_sel/led_control[7]_i_1/O
                         net (fo=1, routed)           0.000     0.673    p_0_in[7]
    SLICE_X2Y89          FDCE                                         r  led_control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  led_control_reg[7]/C

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            mpg_btnu/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.446%)  route 0.483ns (65.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           0.483     0.736    mpg_btnu/btnu_IBUF
    SLICE_X1Y98          FDRE                                         r  mpg_btnu/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    mpg_btnu/CLK
    SLICE_X1Y98          FDRE                                         r  mpg_btnu/q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            machine_power_on_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.290ns (38.216%)  route 0.470ns (61.784%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.470     0.715    mpg_btnr/sw_IBUF[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  mpg_btnr/machine_power_on_i_1/O
                         net (fo=1, routed)           0.000     0.760    mpg_btnr_n_0
    SLICE_X3Y99          FDCE                                         r  machine_power_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  machine_power_on_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_control_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.899%)  route 0.573ns (70.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.573     0.818    rst_IBUF
    SLICE_X2Y89          FDCE                                         f  led_control_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  led_control_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_control_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.899%)  route 0.573ns (70.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.573     0.818    rst_IBUF
    SLICE_X2Y89          FDCE                                         f  led_control_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  led_control_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_control_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.899%)  route 0.573ns (70.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.573     0.818    rst_IBUF
    SLICE_X2Y89          FDCE                                         f  led_control_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  led_control_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_control_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.899%)  route 0.573ns (70.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.573     0.818    rst_IBUF
    SLICE_X2Y89          FDCE                                         f  led_control_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  led_control_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_control_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.899%)  route 0.573ns (70.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.573     0.818    rst_IBUF
    SLICE_X3Y89          FDCE                                         f  led_control_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  led_control_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            param_ctrl/extra_rinse_internal_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.244ns (29.899%)  route 0.573ns (70.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.573     0.818    param_ctrl/AR[0]
    SLICE_X2Y89          FDCE                                         f  param_ctrl/extra_rinse_internal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.875     2.040    param_ctrl/CLK
    SLICE_X2Y89          FDCE                                         r  param_ctrl/extra_rinse_internal_reg/C





