C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1   -part LCMXO2_7000ZE  -package TG144C  -grade -1    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\synlog\report\Practica9DSD_impl1_fpga_mapper.xml  -top_level_module  Marquezina  -flow mapping  -multisrs  -oedif  C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\Practica9DSD_impl1.edi   -freq 1.000   C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\synwork\Practica9DSD_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\syntmp\Practica9DSD_impl1.plg  -osyn  C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\Practica9DSD_impl1.srm  -prjdir  C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\  -prjname  proj_1  -log  C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\synlog\Practica9DSD_impl1_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO2_7000ZE -package TG144C -grade -1 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\Practica9DSD_impl1_fpga_mapper.xml -top_level_module Marquezina -flow mapping -multisrs -oedif ..\Practica9DSD_impl1.edi -freq 1.000 ..\synwork\Practica9DSD_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam Practica9DSD_impl1.plg -osyn ..\Practica9DSD_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Practica9DSD_impl1_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:9
file:..\Practica9DSD_impl1.edi|io:o|time:1542851656|size:2343675|exec:0|csum:
file:..\synwork\Practica9DSD_impl1_prem.srd|io:i|time:1542851647|size:16182|exec:0|csum:F8F766F708A5C751DB55F4017B39D5AA
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501914216|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501914216|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:Practica9DSD_impl1.plg|io:o|time:1542851657|size:600|exec:0|csum:
file:..\Practica9DSD_impl1.srm|io:o|time:1542851656|size:84562|exec:0|csum:
file:..\synlog\Practica9DSD_impl1_fpga_mapper.srr|io:o|time:1542851657|size:21630|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501917114|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
