{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556789603706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556789603706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:03:23 2019 " "Processing started: Thu May 02 15:03:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556789603706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789603706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789603706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556789604347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556789604347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countdowntimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountDownTimer-Behave " "Found design unit 1: CountDownTimer-Behave" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556789617754 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountDownTimer " "Found entity 1: CountDownTimer" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556789617754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_b-Behave " "Found design unit 1: ADC_b-Behave" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556789617770 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_b " "Found entity 1: ADC_b" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556789617770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_b " "Elaborating entity \"ADC_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cn1out ADC_b.vhd(16) " "Verilog HDL or VHDL warning at ADC_b.vhd(16): object \"cn1out\" assigned a value but never read" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count ADC_b.vhd(38) " "VHDL Process Statement warning at ADC_b.vhd(38): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTR ADC_b.vhd(72) " "VHDL Process Statement warning at ADC_b.vhd(72): signal \"INTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTR ADC_b.vhd(91) " "VHDL Process Statement warning at ADC_b.vhd(91): signal \"INTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_b_out ADC_b.vhd(93) " "VHDL Process Statement warning at ADC_b.vhd(93): signal \"ADC_b_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"CS\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"WR\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dac_in ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"dac_in\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t8 ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"t8\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dac_prev ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"dac_prev\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[0\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[0\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[1\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[1\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[2\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[2\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[3\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[3\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[4\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[4\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[5\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[5\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[6\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[6\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[7\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[7\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[0\] ADC_b.vhd(30) " "Inferred latch for \"t8\[0\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[1\] ADC_b.vhd(30) " "Inferred latch for \"t8\[1\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[2\] ADC_b.vhd(30) " "Inferred latch for \"t8\[2\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[3\] ADC_b.vhd(30) " "Inferred latch for \"t8\[3\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[4\] ADC_b.vhd(30) " "Inferred latch for \"t8\[4\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[5\] ADC_b.vhd(30) " "Inferred latch for \"t8\[5\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[6\] ADC_b.vhd(30) " "Inferred latch for \"t8\[6\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[7\] ADC_b.vhd(30) " "Inferred latch for \"t8\[7\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[8\] ADC_b.vhd(30) " "Inferred latch for \"t8\[8\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[9\] ADC_b.vhd(30) " "Inferred latch for \"t8\[9\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[10\] ADC_b.vhd(30) " "Inferred latch for \"t8\[10\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[11\] ADC_b.vhd(30) " "Inferred latch for \"t8\[11\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[12\] ADC_b.vhd(30) " "Inferred latch for \"t8\[12\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[13\] ADC_b.vhd(30) " "Inferred latch for \"t8\[13\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[14\] ADC_b.vhd(30) " "Inferred latch for \"t8\[14\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[15\] ADC_b.vhd(30) " "Inferred latch for \"t8\[15\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[16\] ADC_b.vhd(30) " "Inferred latch for \"t8\[16\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[17\] ADC_b.vhd(30) " "Inferred latch for \"t8\[17\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[18\] ADC_b.vhd(30) " "Inferred latch for \"t8\[18\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[19\] ADC_b.vhd(30) " "Inferred latch for \"t8\[19\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[20\] ADC_b.vhd(30) " "Inferred latch for \"t8\[20\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[21\] ADC_b.vhd(30) " "Inferred latch for \"t8\[21\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[22\] ADC_b.vhd(30) " "Inferred latch for \"t8\[22\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[23\] ADC_b.vhd(30) " "Inferred latch for \"t8\[23\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[24\] ADC_b.vhd(30) " "Inferred latch for \"t8\[24\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[25\] ADC_b.vhd(30) " "Inferred latch for \"t8\[25\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[26\] ADC_b.vhd(30) " "Inferred latch for \"t8\[26\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[27\] ADC_b.vhd(30) " "Inferred latch for \"t8\[27\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[28\] ADC_b.vhd(30) " "Inferred latch for \"t8\[28\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[29\] ADC_b.vhd(30) " "Inferred latch for \"t8\[29\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[30\] ADC_b.vhd(30) " "Inferred latch for \"t8\[30\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[31\] ADC_b.vhd(30) " "Inferred latch for \"t8\[31\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[0\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[0\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[1\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[1\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[2\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[2\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[3\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[3\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[4\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[4\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[5\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[5\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[6\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[6\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[7\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[7\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD ADC_b.vhd(30) " "Inferred latch for \"RD\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR ADC_b.vhd(30) " "Inferred latch for \"WR\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS ADC_b.vhd(30) " "Inferred latch for \"CS\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountDownTimer CountDownTimer:coun1 " "Elaborating entity \"CountDownTimer\" for hierarchy \"CountDownTimer:coun1\"" {  } { { "ADC_b.vhd" "coun1" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Done_var CountDownTimer.vhd(24) " "Verilog HDL or VHDL warning at CountDownTimer.vhd(24): object \"Done_var\" assigned a value but never read" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b|CountDownTimer:coun1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R CountDownTimer.vhd(22) " "VHDL Process Statement warning at CountDownTimer.vhd(22): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b|CountDownTimer:coun1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y CountDownTimer.vhd(22) " "VHDL Process Statement warning at CountDownTimer.vhd(22): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b|CountDownTimer:coun1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y CountDownTimer.vhd(22) " "Inferred latch for \"y\" at CountDownTimer.vhd(22)" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b|CountDownTimer:coun1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R CountDownTimer.vhd(22) " "Inferred latch for \"R\" at CountDownTimer.vhd(22)" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789617817 "|ADC_b|CountDownTimer:coun1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CS\$latch " "Latch CS\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.css5 " "Ports D and ENA on the latch are fed by the same signal fsm_state.css5" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556789618239 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556789618239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RD\$latch " "Latch RD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.css4 " "Ports D and ENA on the latch are fed by the same signal fsm_state.css4" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556789618239 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556789618239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WR\$latch " "Latch WR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.st " "Ports D and ENA on the latch are fed by the same signal fsm_state.st" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556789618239 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556789618239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556789618348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556789618364 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556789618364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "340 " "Implemented 340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556789618364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556789618364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556789618457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:03:38 2019 " "Processing ended: Thu May 02 15:03:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556789618457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556789618457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556789618457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556789618457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556789619957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556789619957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:03:39 2019 " "Processing started: Thu May 02 15:03:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556789619957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556789619957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556789619957 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556789620176 ""}
{ "Info" "0" "" "Project  = ADC" {  } {  } 0 0 "Project  = ADC" 0 0 "Fitter" 0 0 1556789620176 ""}
{ "Info" "0" "" "Revision = ADC" {  } {  } 0 0 "Revision = ADC" 0 0 "Fitter" 0 0 1556789620176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556789620254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556789620254 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556789620254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556789620316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556789620316 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556789620363 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556789620379 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556789620754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556789620754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556789620754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556789620754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556789620754 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556789620754 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1556789620816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC.sdc " "Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556789620816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556789620816 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1556789620832 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1556789620832 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556789620832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556789620832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556789620832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     Count\[0\] " "   1.000     Count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556789620832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CountDownTimer:coun1\|timer\[0\] " "   1.000 CountDownTimer:coun1\|timer\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556789620832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fsm_state.st " "   1.000 fsm_state.st" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556789620832 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556789620832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556789620832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556789620832 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 89 " "Automatically promoted signal \"clk\" to use Global clock in PIN 89" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fsm_state.st Global clock " "Automatically promoted some destinations of signal \"fsm_state.st\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fsm_state.css " "Destination \"fsm_state.css\" may be non-global or may not use global clock" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1556789620848 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector9~1 " "Destination \"Selector9~1\" may be non-global or may not use global clock" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 41 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1556789620848 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector10~0 " "Destination \"Selector10~0\" may be non-global or may not use global clock" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 41 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1556789620848 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector11~0 " "Destination \"Selector11~0\" may be non-global or may not use global clock" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 41 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1556789620848 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "t1\[0\]~0 Global clock " "Automatically promoted signal \"t1\[0\]~0\" to use Global clock" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 111 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "t8\[0\]~2 Global clock " "Automatically promoted signal \"t8\[0\]~2\" to use Global clock" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1556789620848 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1556789620879 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1556789620910 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1556789620910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1556789620910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556789620910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556789620926 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556789620941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556789621066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556789621238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556789621238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556789622097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556789622097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556789622144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/ADC/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556789622363 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556789622363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556789622769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556789622769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556789622769 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556789622785 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556789622785 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1556789622816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/ADC/output_files/ADC.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/ADC/output_files/ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556789622863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556789622956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:03:42 2019 " "Processing ended: Thu May 02 15:03:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556789622956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556789622956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556789622956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556789622956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556789624149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556789624149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:03:44 2019 " "Processing started: Thu May 02 15:03:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556789624149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556789624149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556789624149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556789624556 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556789624618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556789624649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556789625181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:03:45 2019 " "Processing ended: Thu May 02 15:03:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556789625181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556789625181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556789625181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556789625181 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556789625946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556789626712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556789626712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:03:46 2019 " "Processing started: Thu May 02 15:03:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556789626712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556789626712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC -c ADC " "Command: quartus_sta ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556789626712 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556789626962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556789627399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556789627399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556789627462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556789627462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556789627540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556789627821 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1556789627907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC.sdc " "Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556789628094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556789628094 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CountDownTimer:coun1\|timer\[0\] CountDownTimer:coun1\|timer\[0\] " "create_clock -period 1.000 -name CountDownTimer:coun1\|timer\[0\] CountDownTimer:coun1\|timer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556789628094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Count\[0\] Count\[0\] " "create_clock -period 1.000 -name Count\[0\] Count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556789628094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_state.st fsm_state.st " "create_clock -period 1.000 -name fsm_state.st fsm_state.st" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556789628094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556789628094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556789628094 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556789628110 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1556789628188 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556789628188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.727 " "Worst-case setup slack is -14.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.727            -114.979 CountDownTimer:coun1\|timer\[0\]  " "  -14.727            -114.979 CountDownTimer:coun1\|timer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.140           -1323.511 clk  " "  -12.140           -1323.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.880             -15.149 Count\[0\]  " "   -7.880             -15.149 Count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.842             -64.684 fsm_state.st  " "   -7.842             -64.684 fsm_state.st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556789628235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.212 " "Worst-case hold slack is -3.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.212              -4.824 CountDownTimer:coun1\|timer\[0\]  " "   -3.212              -4.824 CountDownTimer:coun1\|timer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058              -3.058 Count\[0\]  " "   -3.058              -3.058 Count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986              -2.986 fsm_state.st  " "   -2.986              -2.986 fsm_state.st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814              -4.585 clk  " "   -1.814              -4.585 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556789628298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556789628360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556789628422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 CountDownTimer:coun1\|timer\[0\]  " "    0.119               0.000 CountDownTimer:coun1\|timer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 Count\[0\]  " "    0.500               0.000 Count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 fsm_state.st  " "    0.500               0.000 fsm_state.st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556789628469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556789628469 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1556789629079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556789629236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556789629236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556789629704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:03:49 2019 " "Processing ended: Thu May 02 15:03:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556789629704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556789629704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556789629704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556789629704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556789630985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556789631001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:03:50 2019 " "Processing started: Thu May 02 15:03:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556789631001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556789631001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556789631001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556789631782 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ADC.vho ADC_vhd.sdo C:/intelFPGA_lite/18.1/Projects/ADC/simulation/modelsim/ simulation " "Generated files \"ADC.vho\" and \"ADC_vhd.sdo\" in directory \"C:/intelFPGA_lite/18.1/Projects/ADC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556789632001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556789632126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:03:52 2019 " "Processing ended: Thu May 02 15:03:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556789632126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556789632126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556789632126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556789632126 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556789632779 ""}
