#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
	VCLK_VDDI = DFS_VCLK_TYPE,
	VCLK_VDD_MIF,
	VCLK_VDD_CAM,
	VCLK_VDD_CPUCL0,
	VCLK_VDD_CPUCL1,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_MUX_CLK_APM_I3C_PMIC = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_CLKCMU_APM_BUS,
	VCLK_MUX_CLK_APM_I3C_CP,
	VCLK_MUX_CLK_AUD_DSIF,
	VCLK_MUX_BUS0_CMUREF,
	VCLK_CLKCMU_CMU_BOOST,
	VCLK_MUX_BUS1_CMUREF,
	VCLK_MUX_CLK_CMGP_ADC,
	VCLK_CLKCMU_CMGP_BUS,
	VCLK_MUX_CMU_CMUREF,
	VCLK_MUX_CORE_CMUREF,
	VCLK_MUX_CPUCL0_CMUREF,
	VCLK_MUX_CPUCL1_CMUREF,
	VCLK_MUX_CPUCL2_CMUREF,
	VCLK_MUX_MIF_CMUREF,
	VCLK_MUX_MIF1_CMUREF,
	VCLK_MUX_MIF2_CMUREF,
	VCLK_MUX_MIF3_CMUREF,
	VCLK_MUX_CLKCMU_HSI0_USBDP_DEBUG,
	VCLK_MUX_CLKCMU_HSI1_MMC_CARD,
	VCLK_CLKCMU_HSI1_UFS_CARD,
	VCLK_MUX_CLKCMU_HSI2_PCIE,
	VCLK_DIV_CLK_I2C_CMGP0,
	VCLK_DIV_CLK_USI_CMGP1,
	VCLK_DIV_CLK_USI_CMGP0,
	VCLK_DIV_CLK_USI_CMGP2,
	VCLK_DIV_CLK_USI_CMGP3,
	VCLK_DIV_CLK_I2C_CMGP1,
	VCLK_DIV_CLK_I2C_CMGP2,
	VCLK_DIV_CLK_I2C_CMGP3,
	VCLK_DIV_CLK_DBGCORE_UART_CMGP,
	VCLK_CLKCMU_CPUCL2_SWITCH,
	VCLK_CLKCMU_HPM,
	VCLK_CLKCMU_CIS_CLK0,
	VCLK_CLKCMU_CIS_CLK1,
	VCLK_CLKCMU_CIS_CLK2,
	VCLK_CLKCMU_CIS_CLK3,
	VCLK_CLKCMU_CIS_CLK4,
	VCLK_CLKCMU_CIS_CLK5,
	VCLK_DIV_CLK_CPUCL0_CMUREF,
	VCLK_DIV_CLK_CLUSTER0_PERIPHCLK,
	VCLK_DIV_CLK_CPUCL1_CMUREF,
	VCLK_DIV_CLK_DSP1_BUSP,
	VCLK_DIV_CLK_PERIC0_USI00_USI,
	VCLK_DIV_CLK_PERIC0_USI01_USI,
	VCLK_DIV_CLK_PERIC0_USI02_USI,
	VCLK_DIV_CLK_PERIC0_USI03_USI,
	VCLK_DIV_CLK_PERIC0_USI04_USI,
	VCLK_DIV_CLK_PERIC0_USI05_USI,
	VCLK_DIV_CLK_PERIC0_UART_DBG,
	VCLK_CLKCMU_PERIC0_IP,
	VCLK_DIV_CLK_PERIC0_USI13_USI,
	VCLK_DIV_CLK_PERIC0_USI14_USI,
	VCLK_DIV_CLK_PERIC0_USI15_USI,
	VCLK_DIV_CLK_PERIC1_UART_BT,
	VCLK_CLKCMU_PERIC1_IP,
	VCLK_DIV_CLK_PERIC1_USI06_USI,
	VCLK_DIV_CLK_PERIC1_USI07_USI,
	VCLK_DIV_CLK_PERIC1_USI08_USI,
	VCLK_DIV_CLK_PERIC1_USI09_USI,
	VCLK_DIV_CLK_PERIC1_USI10_USI,
	VCLK_DIV_CLK_PERIC1_USI11_USI,
	VCLK_DIV_CLK_PERIC1_USI12_USI,
	VCLK_DIV_CLK_PERIC1_USI16_USI,
	VCLK_DIV_CLK_PERIC1_USI17_USI,
	VCLK_DIV_CLK_PERIC1_USI18_USI,
	VCLK_DIV_CLK_VTS_DMIC_IF_PAD,
	VCLK_DIV_CLK_AUD_DMIC0,
	VCLK_DIV_CLK_AUD_DMIC1,
	VCLK_DIV_CLK_VTS_SERIAL_LIF,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_BLK_AUD = (MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_BLK_CMU,
	VCLK_BLK_MIF1,
	VCLK_BLK_MIF2,
	VCLK_BLK_MIF3,
	VCLK_BLK_S2D,
	VCLK_BLK_APM,
	VCLK_BLK_CMGP,
	VCLK_BLK_CPUCL0,
	VCLK_BLK_CPUCL1,
	VCLK_BLK_G3D,
	VCLK_BLK_VTS,
	VCLK_BLK_BUS0,
	VCLK_BLK_BUS1,
	VCLK_BLK_CORE,
	VCLK_BLK_CSIS,
	VCLK_BLK_DNC,
	VCLK_BLK_DNS,
	VCLK_BLK_DPU,
	VCLK_BLK_DSP,
	VCLK_BLK_G2D,
	VCLK_BLK_IPP,
	VCLK_BLK_ITP,
	VCLK_BLK_MCSC,
	VCLK_BLK_MFC0,
	VCLK_BLK_NPU,
	VCLK_BLK_NPU1,
	VCLK_BLK_PERIC0,
	VCLK_BLK_PERIC1,
	VCLK_BLK_SSP,
	VCLK_BLK_TNR,
	VCLK_BLK_VRA,
	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_IP_LHS_AXI_D_APM = (MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_IP_LHM_AXI_P_APM,
	VCLK_IP_WDT_APM,
	VCLK_IP_SYSREG_APM,
	VCLK_IP_MAILBOX_APM_AP,
	VCLK_IP_APBIF_PMU_ALIVE,
	VCLK_IP_INTMEM,
	VCLK_IP_LHS_AXI_G_SCAN2DRAM,
	VCLK_IP_PMU_INTR_GEN,
	VCLK_IP_PEM,
	VCLK_IP_SPEEDY_APM,
	VCLK_IP_XIU_DP_APM,
	VCLK_IP_APM_CMU_APM,
	VCLK_IP_GREBEINTEGRATION,
	VCLK_IP_APBIF_GPIO_ALIVE,
	VCLK_IP_APBIF_TOP_RTC,
	VCLK_IP_SS_DBGCORE,
	VCLK_IP_DTZPC_APM,
	VCLK_IP_LHM_AXI_C_VTS,
	VCLK_IP_MAILBOX_APM_VTS,
	VCLK_IP_MAILBOX_AP_DBGCORE,
	VCLK_IP_LHS_AXI_LP_VTS,
	VCLK_IP_LHS_AXI_G_DBGCORE,
	VCLK_IP_APBIF_RTC,
	VCLK_IP_LHS_AXI_C_CMGP,
	VCLK_IP_VGEN_LITE_APM,
	VCLK_IP_SPEEDY_SUB_APM,
	VCLK_IP_ROM_CRC32_HOST,
	VCLK_IP_I3C_APM_PMIC,
	VCLK_IP_I3C_APM_CP,
	VCLK_IP_AUD_CMU_AUD,
	VCLK_IP_LHS_AXI_D_AUD,
	VCLK_IP_PPMU_AUD,
	VCLK_IP_SYSREG_AUD,
	VCLK_IP_ABOX,
	VCLK_IP_LHM_AXI_P_AUD,
	VCLK_IP_PERI_AXI_ASB,
	VCLK_IP_WDT_AUD,
	VCLK_IP_SMMU_AUD,
	VCLK_IP_AD_APB_SMMU_AUD,
	VCLK_IP_AD_APB_SMMU_AUD_S,
	VCLK_IP_VGEN_LITE_AUD,
	VCLK_IP_AD_APB_SMMU_AUD_NS1,
	VCLK_IP_BUS0_CMU_BUS0,
	VCLK_IP_SYSREG_BUS0,
	VCLK_IP_TREX_D0_BUS0,
	VCLK_IP_LHS_AXI_P_MIF0,
	VCLK_IP_LHS_AXI_P_MIF1,
	VCLK_IP_LHS_AXI_P_MIF2,
	VCLK_IP_LHS_AXI_P_MIF3,
	VCLK_IP_LHS_AXI_P_PERIS,
	VCLK_IP_LHS_AXI_P_PERIC1,
	VCLK_IP_LHS_AXI_P_MCSC,
	VCLK_IP_LHS_AXI_P_CSIS,
	VCLK_IP_LHS_AXI_P_VRA,
	VCLK_IP_LHS_AXI_P_ITP,
	VCLK_IP_LHS_AXI_P_TNR,
	VCLK_IP_LHS_AXI_P_HSI1,
	VCLK_IP_TREX_P_BUS0,
	VCLK_IP_TREX_D1_BUS0,
	VCLK_IP_LHS_AXI_P_AUD,
	VCLK_IP_LHM_AXI_D_VRA,
	VCLK_IP_LHM_ACEL_D_HSI1,
	VCLK_IP_LHM_AXI_D_AUD,
	VCLK_IP_LHM_AXI_D_IPP,
	VCLK_IP_LHM_AXI_D_DNS,
	VCLK_IP_LHM_AXI_D0_MCSC,
	VCLK_IP_LHM_AXI_D_TNR,
	VCLK_IP_D_TZPC_BUS0,
	VCLK_IP_LHS_DBG_G_BUS0,
	VCLK_IP_LHM_AXI_D1_MCSC,
	VCLK_IP_LHM_AXI_D0_CSIS,
	VCLK_IP_LHM_AXI_D1_CSIS,
	VCLK_IP_BUSIF_CMUTOPC,
	VCLK_IP_LHS_AXI_P_IPP,
	VCLK_IP_CACHEAID_BUS0,
	VCLK_IP_LHM_AXI_D_SSP,
	VCLK_IP_LHS_AXI_P_SSP,
	VCLK_IP_BUS1_CMU_BUS1,
	VCLK_IP_AD_APB_DIT,
	VCLK_IP_ADM_AHB_SSS,
	VCLK_IP_D_TZPC_BUS1,
	VCLK_IP_DIT,
	VCLK_IP_LHS_AXI_P_DNC,
	VCLK_IP_LHS_AXI_P_HSI0,
	VCLK_IP_LHS_AXI_P_HSI2,
	VCLK_IP_LHS_AXI_P_MFC0,
	VCLK_IP_LHS_AXI_P_VTS,
	VCLK_IP_LHS_DBG_G_BUS1,
	VCLK_IP_PUF,
	VCLK_IP_QE_PDMA,
	VCLK_IP_QE_RTIC,
	VCLK_IP_PDMA,
	VCLK_IP_QE_SPDMA,
	VCLK_IP_QE_SSS,
	VCLK_IP_RTIC,
	VCLK_IP_SBIC,
	VCLK_IP_SPDMA,
	VCLK_IP_SYSREG_BUS1,
	VCLK_IP_TREX_D0_BUS1,
	VCLK_IP_TREX_P_BUS1,
	VCLK_IP_TREX_RB_BUS1,
	VCLK_IP_XIU_D0_BUS1,
	VCLK_IP_SSS,
	VCLK_IP_LHM_ACEL_D0_DNC,
	VCLK_IP_LHM_ACEL_D1_DNC,
	VCLK_IP_LHM_ACEL_D_HSI0,
	VCLK_IP_LHM_ACEL_D_HSI2,
	VCLK_IP_LHM_ACEL_D2_DNC,
	VCLK_IP_LHM_AXI_D0_MFC0,
	VCLK_IP_LHM_AXI_D1_MFC0,
	VCLK_IP_LHM_AXI_D_APM,
	VCLK_IP_LHM_ACEL_D0_G2D,
	VCLK_IP_LHM_AXI_D_VTS,
	VCLK_IP_AD_APB_SBIC,
	VCLK_IP_AD_APB_VGEN_PDMA,
	VCLK_IP_XIU_D1_BUS1,
	VCLK_IP_AD_APB_PDMA,
	VCLK_IP_AD_APB_SPDMA,
	VCLK_IP_AD_APB_SYSMMU_ACVPS,
	VCLK_IP_AD_APB_SYSMMU_DIT,
	VCLK_IP_AD_APB_SYSMMU_SBIC,
	VCLK_IP_LHM_AXI_D_SSS,
	VCLK_IP_LHS_AXI_D_SSS,
	VCLK_IP_VGEN_LITE_BUS1,
	VCLK_IP_BAAW_D_SSS,
	VCLK_IP_BAAW_P_VTS,
	VCLK_IP_LHS_AXI_P_NPU0,
	VCLK_IP_LHS_AXI_P_NPU1,
	VCLK_IP_SYSMMU_S2_ACVPS,
	VCLK_IP_SYSMMU_S2_DIT,
	VCLK_IP_SYSMMU_S2_SBIC,
	VCLK_IP_LHM_ACEL_D1_G2D,
	VCLK_IP_LHM_ACEL_D2_G2D,
	VCLK_IP_LHS_AXI_P_G2D,
	VCLK_IP_BAAW_P_DNC,
	VCLK_IP_CACHEAID_BUS1,
	VCLK_IP_TREX_D1_BUS1,
	VCLK_IP_LHS_AXI_P_PERIC0,
	VCLK_IP_LHS_AXI_P_DPU,
	VCLK_IP_LHM_AXI_D2_DPU,
	VCLK_IP_LHM_AXI_D1_DPU,
	VCLK_IP_LHM_AXI_D0_DPU,
	VCLK_IP_LHS_AXI_P_D0BUS1_P0CORE,
	VCLK_IP_VGEN_PDMA,
	VCLK_IP_CMGP_CMU_CMGP,
	VCLK_IP_ADC_CMGP,
	VCLK_IP_GPIO_CMGP,
	VCLK_IP_I2C_CMGP0,
	VCLK_IP_I2C_CMGP1,
	VCLK_IP_I2C_CMGP2,
	VCLK_IP_I2C_CMGP3,
	VCLK_IP_SYSREG_CMGP,
	VCLK_IP_USI_CMGP0,
	VCLK_IP_USI_CMGP1,
	VCLK_IP_USI_CMGP2,
	VCLK_IP_USI_CMGP3,
	VCLK_IP_SYSREG_CMGP2PMU_AP,
	VCLK_IP_D_TZPC_CMGP,
	VCLK_IP_LHM_AXI_C_CMGP,
	VCLK_IP_SYSREG_CMGP2APM,
	VCLK_IP_DBGCORE_UART_CMGP,
	VCLK_IP_CORE_CMU_CORE,
	VCLK_IP_SYSREG_CORE,
	VCLK_IP_MPACE2AXI_0,
	VCLK_IP_MPACE2AXI_1,
	VCLK_IP_PPC_DEBUG_CCI,
	VCLK_IP_TREX_P0_CORE,
	VCLK_IP_PPMU_CPUCL2_0,
	VCLK_IP_LHS_ATB_T_BDU,
	VCLK_IP_BDU,
	VCLK_IP_TREX_P1_CORE,
	VCLK_IP_LHS_AXI_P_G3D,
	VCLK_IP_LHS_AXI_P_CPUCL0,
	VCLK_IP_LHS_AXI_P_CPUCL2,
	VCLK_IP_LHM_ACE_D0_G3D,
	VCLK_IP_LHM_ACE_D1_G3D,
	VCLK_IP_LHM_ACE_D2_G3D,
	VCLK_IP_LHM_ACE_D3_G3D,
	VCLK_IP_TREX_D_CORE,
	VCLK_IP_PPCFW_G3D,
	VCLK_IP_LHS_AXI_P_APM,
	VCLK_IP_PPMU_CPUCL2_1,
	VCLK_IP_D_TZPC_CORE,
	VCLK_IP_PPC_CPUCL2_0,
	VCLK_IP_PPC_CPUCL2_1,
	VCLK_IP_PPC_G3D0,
	VCLK_IP_PPC_G3D1,
	VCLK_IP_PPC_G3D2,
	VCLK_IP_PPC_G3D3,
	VCLK_IP_PPC_IRPS0,
	VCLK_IP_PPC_IRPS1,
	VCLK_IP_LHS_AXI_L_CORE,
	VCLK_IP_LHM_ACE_D0_CLUSTER0,
	VCLK_IP_LHM_ACE_D1_CLUSTER0,
	VCLK_IP_PPC_CPUCL0_0,
	VCLK_IP_PPC_CPUCL0_1,
	VCLK_IP_PPMU_CPUCL0_0,
	VCLK_IP_PPMU_CPUCL0_1,
	VCLK_IP_MPACE_ASB_D0_MIF,
	VCLK_IP_MPACE_ASB_D1_MIF,
	VCLK_IP_MPACE_ASB_D2_MIF,
	VCLK_IP_MPACE_ASB_D3_MIF,
	VCLK_IP_AXI_ASB_CSSYS,
	VCLK_IP_LHM_AXI_G_CSSYS,
	VCLK_IP_CCI,
	VCLK_IP_LHM_AXI_L_CORE,
	VCLK_IP_PPMU_G3D0,
	VCLK_IP_PPMU_G3D1,
	VCLK_IP_PPMU_G3D2,
	VCLK_IP_PPMU_G3D3,
	VCLK_IP_QE_G3D0,
	VCLK_IP_QE_G3D1,
	VCLK_IP_QE_G3D2,
	VCLK_IP_QE_G3D3,
	VCLK_IP_SYSMMU_G3D0,
	VCLK_IP_SYSMMU_G3D1,
	VCLK_IP_SYSMMU_G3D2,
	VCLK_IP_SYSMMU_G3D3,
	VCLK_IP_XIU_D_CORE,
	VCLK_IP_LHM_AXI_P_D0BUS1_P0CORE,
	VCLK_IP_APB_ASYNC_SYSMMU_G3D0,
	VCLK_IP_SYSREG_CPUCL0,
	VCLK_IP_HPM_APBIF_CPUCL0,
	VCLK_IP_CSSYS,
	VCLK_IP_LHM_ATB_T_BDU,
	VCLK_IP_LHM_ATB_T0_CLUSTER0,
	VCLK_IP_LHM_ATB_T0_CLUSTER2,
	VCLK_IP_LHM_ATB_T1_CLUSTER0,
	VCLK_IP_LHM_ATB_T1_CLUSTER2,
	VCLK_IP_LHM_ATB_T2_CLUSTER0,
	VCLK_IP_LHM_ATB_T3_CLUSTER0,
	VCLK_IP_SECJTAG,
	VCLK_IP_LHM_AXI_P_CPUCL0,
	VCLK_IP_LHS_ACE_D0_CLUSTER0,
	VCLK_IP_LHS_ATB_T0_CLUSTER0,
	VCLK_IP_LHS_ATB_T1_CLUSTER0,
	VCLK_IP_LHS_ATB_T2_CLUSTER0,
	VCLK_IP_LHS_ATB_T3_CLUSTER0,
	VCLK_IP_ADM_APB_G_CLUSTER0,
	VCLK_IP_CPUCL0_CMU_CPUCL0,
	VCLK_IP_CPUCL0,
	VCLK_IP_LHM_ATB_T4_CLUSTER0,
	VCLK_IP_LHM_ATB_T5_CLUSTER0,
	VCLK_IP_LHS_ACE_D1_CLUSTER0,
	VCLK_IP_LHS_ATB_T4_CLUSTER0,
	VCLK_IP_LHS_ATB_T5_CLUSTER0,
	VCLK_IP_D_TZPC_CPUCL0,
	VCLK_IP_LHS_AXI_G_INT_CSSYS,
	VCLK_IP_LHM_AXI_G_INT_CSSYS,
	VCLK_IP_XIU_P_CPUCL0,
	VCLK_IP_XIU_DP_CSSYS,
	VCLK_IP_TREX_CPUCL0,
	VCLK_IP_LHS_AXI_G_CSSYS,
	VCLK_IP_HPM_CPUCL0,
	VCLK_IP_APB_ASYNC_P_CSSYS_0,
	VCLK_IP_LHS_AXI_G_INT_ETR,
	VCLK_IP_LHM_AXI_G_INT_ETR,
	VCLK_IP_BPS_CPUCL0,
	VCLK_IP_LHM_AXI_G_INT_DBGCORE,
	VCLK_IP_LHM_AXI_G_DBGCORE,
	VCLK_IP_LHS_AXI_G_INT_DBGCORE,
	VCLK_IP_LHS_AXI_G_INT_STM,
	VCLK_IP_LHM_AXI_G_INT_STM,
	VCLK_IP_CPUCL1_CMU_CPUCL1,
	VCLK_IP_CPUCL1,
	VCLK_IP_CPUCL2_CMU_CPUCL2,
	VCLK_IP_SYSREG_CPUCL2,
	VCLK_IP_HPM_APBIF_CPUCL2,
	VCLK_IP_HPM_CPUCL2,
	VCLK_IP_LHM_AXI_P_CPUCL2,
	VCLK_IP_D_TZPC_CPUCL2,
	VCLK_IP_CSIS_CMU_CSIS,
	VCLK_IP_LHS_AXI_D0_CSIS,
	VCLK_IP_LHS_AXI_D1_CSIS,
	VCLK_IP_D_TZPC_CSIS,
	VCLK_IP_CSIS_PDP,
	VCLK_IP_PPMU_CSIS_DMA0_CSIS,
	VCLK_IP_PPMU_CSIS_DMA1_CSIS,
	VCLK_IP_SYSMMU_D0_CSIS,
	VCLK_IP_SYSMMU_D1_CSIS,
	VCLK_IP_SYSREG_CSIS,
	VCLK_IP_VGEN_LITE_CSIS,
	VCLK_IP_LHM_AXI_P_CSIS,
	VCLK_IP_LHS_AST_OTF0_CSISIPP,
	VCLK_IP_LHM_AST_VO_MCSCCSIS,
	VCLK_IP_LHS_AST_VO_CSISIPP,
	VCLK_IP_LHM_AST_ZOTF0_IPPCSIS,
	VCLK_IP_LHM_AST_ZOTF1_IPPCSIS,
	VCLK_IP_LHM_AST_ZOTF2_IPPCSIS,
	VCLK_IP_AD_APB_CSIS0,
	VCLK_IP_XIU_D0_CSIS,
	VCLK_IP_XIU_D1_CSIS,
	VCLK_IP_QE_CSIS_DMA1,
	VCLK_IP_QE_ZSL,
	VCLK_IP_QE_STRP,
	VCLK_IP_QE_PDP_STAT,
	VCLK_IP_LHS_AST_OTF1_CSISIPP,
	VCLK_IP_LHS_AST_OTF2_CSISIPP,
	VCLK_IP_LHM_AST_SOTF0_IPPCSIS,
	VCLK_IP_LHM_AST_SOTF1_IPPCSIS,
	VCLK_IP_LHM_AST_SOTF2_IPPCSIS,
	VCLK_IP_PPMU_ZSL_CSIS,
	VCLK_IP_PPMU_PDP_STAT_CSIS,
	VCLK_IP_PPMU_STRP_CSIS,
	VCLK_IP_OIS_MCU_TOP,
	VCLK_IP_AD_AXI_OIS_MCU_TOP,
	VCLK_IP_QE_CSIS_DMA0,
	VCLK_IP_LHS_AXI_P_CSISPERIC1,
	VCLK_IP_DNC_CMU_DNC,
	VCLK_IP_D_TZPC_DNC,
	VCLK_IP_LHS_AXI_P_DNCDSP0,
	VCLK_IP_LHS_AXI_P_DNCDSP1,
	VCLK_IP_LHS_AXI_D_DNCDSP0_SFR,
	VCLK_IP_IP_NPUC,
	VCLK_IP_LHM_AXI_P_DNC,
	VCLK_IP_LHM_AXI_D_DSP0DNC_SFR,
	VCLK_IP_LHM_AXI_D_DSP0DNC_CACHE,
	VCLK_IP_LHM_AXI_D_DSP1DNC_CACHE,
	VCLK_IP_LHM_AXI_D_DSP1DNC_SFR,
	VCLK_IP_LHM_AST_D_NPU0_UNIT0_DONE,
	VCLK_IP_LHM_AST_D_NPU0_UNIT1_DONE,
	VCLK_IP_LHM_AST_D_NPU1_UNIT0_DONE,
	VCLK_IP_LHM_AST_D_NPU1_UNIT1_DONE,
	VCLK_IP_VGEN_LITE_DNC,
	VCLK_IP_PPMU_DNC0,
	VCLK_IP_PPMU_DNC1,
	VCLK_IP_PPMU_DNC2,
	VCLK_IP_IP_DSPC,
	VCLK_IP_SYSMMU_DNC0,
	VCLK_IP_SYSMMU_DNC1,
	VCLK_IP_SYSMMU_DNC2,
	VCLK_IP_SYSREG_DNC,
	VCLK_IP_ADM_DAP_DNC,
	VCLK_IP_LHS_AXI_D_DNCDSP1_SFR,
	VCLK_IP_LHS_AST_D_NPU0_UNIT0_SETREG,
	VCLK_IP_LHS_AST_D_NPU0_UNIT1_SETREG,
	VCLK_IP_LHS_AST_D_NPU1_UNIT0_SETREG,
	VCLK_IP_LHS_AST_D_NPU1_UNIT1_SETREG,
	VCLK_IP_AD_APB_DNC0,
	VCLK_IP_LHS_ACEL_D0_DNC,
	VCLK_IP_LHS_ACEL_D1_DNC,
	VCLK_IP_LHS_ACEL_D2_DNC,
	VCLK_IP_LHS_AXI_P_DSPC_200,
	VCLK_IP_LHM_AXI_P_DSPC_800,
	VCLK_IP_LHM_AXI_D_DSPCNPUC_200,
	VCLK_IP_LHM_AXI_D_NPUCDSPC_533,
	VCLK_IP_LHS_AXI_D_DSPCNPUC_800,
	VCLK_IP_LHS_AXI_D_NPUCDSPC_800,
	VCLK_IP_LHS_AXI_D_DNCDSP0_DMA,
	VCLK_IP_LHS_AXI_D_DNCDSP1_DMA,
	VCLK_IP_DNS_CMU_DNS,
	VCLK_IP_AD_APB_DNS,
	VCLK_IP_PPMU_DNS,
	VCLK_IP_SYSMMU_DNS,
	VCLK_IP_LHM_AXI_P_ITPDNS,
	VCLK_IP_LHS_AXI_D_DNS,
	VCLK_IP_SYSREG_DNS,
	VCLK_IP_VGEN_LITE_DNS,
	VCLK_IP_DNS,
	VCLK_IP_LHM_AST_OTF0_IPPDNS,
	VCLK_IP_LHM_AST_OTF1_IPPDNS,
	VCLK_IP_LHM_AST_OTF_ITPDNS,
	VCLK_IP_LHM_AST_OTF_TNRDNS,
	VCLK_IP_LHS_AST_OTF0_DNSITP,
	VCLK_IP_LHS_AST_OTF1_DNSITP,
	VCLK_IP_LHS_AST_OTF2_DNSITP,
	VCLK_IP_LHS_AST_OTF3_DNSITP,
	VCLK_IP_LHS_AST_OTF4_DNSITP,
	VCLK_IP_LHM_AST_CTL_ITPDNS,
	VCLK_IP_LHS_AST_CTL_DNSITP,
	VCLK_IP_D_TZPC_DNS,
	VCLK_IP_LHS_AST_VO_DNSTNR,
	VCLK_IP_LHM_AST_VO_IPPDNS,
	VCLK_IP_DPU_CMU_DPU,
	VCLK_IP_SYSREG_DPU,
	VCLK_IP_SYSMMU_DPUD0,
	VCLK_IP_LHM_AXI_P_DPU,
	VCLK_IP_LHS_AXI_D1_DPU,
	VCLK_IP_AD_APB_DECON0,
	VCLK_IP_LHS_AXI_D2_DPU,
	VCLK_IP_SYSMMU_DPUD2,
	VCLK_IP_SYSMMU_DPUD1,
	VCLK_IP_PPMU_DPUD0,
	VCLK_IP_PPMU_DPUD1,
	VCLK_IP_PPMU_DPUD2,
	VCLK_IP_DPU,
	VCLK_IP_LHS_AXI_D0_DPU,
	VCLK_IP_D_TZPC_DPU,
	VCLK_IP_LHM_AXI_D_NPU_SRAM0,
	VCLK_IP_DSP_CMU_DSP,
	VCLK_IP_SYSREG_DSP,
	VCLK_IP_LHS_AXI_D_DSPDNC_SFR,
	VCLK_IP_IP_DSP,
	VCLK_IP_LHS_AXI_D_DSPDNC_CACHE,
	VCLK_IP_ABM_APB_DSP_DBG,
	VCLK_IP_LHM_AXI_D_NPU_SRAM1,
	VCLK_IP_LHM_AXI_D_DNCDSP_DMA,
	VCLK_IP_LHM_AXI_P_DNCDSP,
	VCLK_IP_LHM_AXI_D_DNCDSP_SFR,
	VCLK_IP_D_TZPC_DSP,
	VCLK_IP_DSP1_CMU_DSP1,
	VCLK_IP_G2D_CMU_G2D,
	VCLK_IP_PPMU_D0_G2D,
	VCLK_IP_PPMU_D1_G2D,
	VCLK_IP_SYSMMU_D0_G2D,
	VCLK_IP_SYSREG_G2D,
	VCLK_IP_LHS_ACEL_D0_G2D,
	VCLK_IP_LHS_ACEL_D1_G2D,
	VCLK_IP_LHM_AXI_P_G2D,
	VCLK_IP_QE_JPEG,
	VCLK_IP_QE_MSCL,
	VCLK_IP_SYSMMU_D2_G2D,
	VCLK_IP_PPMU_D2_G2D,
	VCLK_IP_LHS_ACEL_D2_G2D,
	VCLK_IP_XIU_D_G2D,
	VCLK_IP_AS_APB_ASTC,
	VCLK_IP_QE_ASTC,
	VCLK_IP_VGEN_LITE_G2D,
	VCLK_IP_G2D,
	VCLK_IP_SYSMMU_D1_G2D,
	VCLK_IP_JPEG,
	VCLK_IP_MSCL,
	VCLK_IP_ASTC,
	VCLK_IP_QE_JSQZ,
	VCLK_IP_D_TZPC_G2D,
	VCLK_IP_JSQZ,
	VCLK_IP_AS_APB_G2D,
	VCLK_IP_LHM_AXI_P_G3D,
	VCLK_IP_BUSIF_HPMG3D,
	VCLK_IP_HPM_G3D,
	VCLK_IP_SYSREG_G3D,
	VCLK_IP_G3D_CMU_G3D,
	VCLK_IP_LHS_AXI_P_INT_G3D,
	VCLK_IP_VGEN_LITE_G3D,
	VCLK_IP_GPU,
	VCLK_IP_LHM_AXI_P_INT_G3D,
	VCLK_IP_GRAY2BIN_G3D,
	VCLK_IP_D_TZPC_G3D,
	VCLK_IP_ADD_APBIF_G3D,
	VCLK_IP_ADD_G3D,
	VCLK_IP_ASB_G3D,
	VCLK_IP_USB31DRD,
	VCLK_IP_DP_LINK,
	VCLK_IP_PPMU_HSI0_BUS1,
	VCLK_IP_LHS_ACEL_D_HSI0,
	VCLK_IP_VGEN_LITE_HSI0,
	VCLK_IP_D_TZPC_HSI0,
	VCLK_IP_LHM_AXI_P_HSI0,
	VCLK_IP_SYSMMU_USB,
	VCLK_IP_SYSREG_HSI0,
	VCLK_IP_HSI0_CMU_HSI0,
	VCLK_IP_SYSMMU_HSI1,
	VCLK_IP_HSI1_CMU_HSI1,
	VCLK_IP_MMC_CARD,
	VCLK_IP_PCIE_GEN2,
	VCLK_IP_SYSREG_HSI1,
	VCLK_IP_GPIO_HSI1,
	VCLK_IP_LHS_ACEL_D_HSI1,
	VCLK_IP_LHM_AXI_P_HSI1,
	VCLK_IP_XIU_D_HSI1,
	VCLK_IP_XIU_P_HSI1,
	VCLK_IP_PPMU_HSI1,
	VCLK_IP_UFS_CARD,
	VCLK_IP_VGEN_LITE_HSI1,
	VCLK_IP_PCIE_IA_GEN2,
	VCLK_IP_D_TZPC_HSI1,
	VCLK_IP_UFS_EMBD,
	VCLK_IP_PCIE_GEN4_0,
	VCLK_IP_PCIE_IA_GEN4_0,
	VCLK_IP_HSI2_CMU_HSI2,
	VCLK_IP_LHS_ACEL_D_HSI2,
	VCLK_IP_LHM_AXI_P_HSI2,
	VCLK_IP_GPIO_HSI2,
	VCLK_IP_SYSREG_HSI2,
	VCLK_IP_VGEN_LITE_PCIE_GEN4_1,
	VCLK_IP_PPMU_HSI2,
	VCLK_IP_SYSMMU_HSI2,
	VCLK_IP_PCIE_GEN4_1,
	VCLK_IP_PCIE_IA_GEN4_1,
	VCLK_IP_D_TZPC_HSI2,
	VCLK_IP_XIU_P_HSI2,
	VCLK_IP_LHS_AXI_D_IPP,
	VCLK_IP_LHM_AXI_P_IPP,
	VCLK_IP_SYSREG_IPP,
	VCLK_IP_IPP_CMU_IPP,
	VCLK_IP_LHS_AST_OTF0_IPPDNS,
	VCLK_IP_D_TZPC_IPP,
	VCLK_IP_LHM_AST_OTF0_CSISIPP,
	VCLK_IP_LHS_AST_OTF1_IPPDNS,
	VCLK_IP_SIPU_IPP,
	VCLK_IP_AD_APB_IPP,
	VCLK_IP_LHS_AST_ZOTF0_IPPCSIS,
	VCLK_IP_LHS_AST_ZOTF1_IPPCSIS,
	VCLK_IP_LHS_AST_ZOTF2_IPPCSIS,
	VCLK_IP_PPMU_IPP,
	VCLK_IP_SYSMMU_IPP,
	VCLK_IP_VGEN_LITE_IPP,
	VCLK_IP_LHM_AST_OTF1_CSISIPP,
	VCLK_IP_LHM_AST_OTF2_CSISIPP,
	VCLK_IP_LHS_AST_SOTF0_IPPCSIS,
	VCLK_IP_LHS_AST_SOTF1_IPPCSIS,
	VCLK_IP_LHS_AST_SOTF2_IPPCSIS,
	VCLK_IP_LHM_AST_VO_CSISIPP,
	VCLK_IP_LHS_AST_VO_IPPDNS,
	VCLK_IP_LHM_AXI_P_ITP,
	VCLK_IP_SYSREG_ITP,
	VCLK_IP_ITP_CMU_ITP,
	VCLK_IP_LHM_AST_OTF0_DNSITP,
	VCLK_IP_LHM_AST_OTF3_DNSITP,
	VCLK_IP_LHM_AST_OTF2_DNSITP,
	VCLK_IP_ITP,
	VCLK_IP_D_TZPC_ITP,
	VCLK_IP_LHM_AST_OTF1_DNSITP,
	VCLK_IP_LHS_AXI_P_ITPDNS,
	VCLK_IP_AD_APB_ITP,
	VCLK_IP_LHM_AST_OTF4_DNSITP,
	VCLK_IP_LHM_AST_CTL_DNSITP,
	VCLK_IP_LHS_AST_CTL_ITPDNS,
	VCLK_IP_LHS_AST_OTF0_ITPMCSC,
	VCLK_IP_LHS_AST_OTF1_ITPMCSC,
	VCLK_IP_LHS_AST_OTF2_ITPMCSC,
	VCLK_IP_LHS_AST_OTF3_ITPMCSC,
	VCLK_IP_LHS_AST_OTF_ITPDNS,
	VCLK_IP_MCSC_CMU_MCSC,
	VCLK_IP_LHS_AXI_D0_MCSC,
	VCLK_IP_LHM_AXI_P_MCSC,
	VCLK_IP_XIU_D0_MCSC,
	VCLK_IP_SYSREG_MCSC,
	VCLK_IP_MCSC,
	VCLK_IP_PPMU_MCSC,
	VCLK_IP_PPMU_MEIP,
	VCLK_IP_SYSMMU_D0_MCSC,
	VCLK_IP_D_TZPC_MCSC,
	VCLK_IP_QE_ITSC,
	VCLK_IP_QE_MCSC,
	VCLK_IP_VGEN_LITE_MCSC,
	VCLK_IP_AD_APB_MCSC,
	VCLK_IP_QE_MEIP,
	VCLK_IP_QE_GDC,
	VCLK_IP_ITSC,
	VCLK_IP_PPMU_ITSC,
	VCLK_IP_PPMU_GDC,
	VCLK_IP_XIU_D1_MCSC,
	VCLK_IP_MEIP,
	VCLK_IP_GDC,
	VCLK_IP_AD_AXI_MEIP,
	VCLK_IP_AD_AXI_GDC,
	VCLK_IP_SYSMMU_D1_MCSC,
	VCLK_IP_LHS_AXI_D1_MCSC,
	VCLK_IP_LHM_AST_OTF0_ITPMCSC,
	VCLK_IP_LHM_AST_OTF1_ITPMCSC,
	VCLK_IP_LHM_AST_OTF2_ITPMCSC,
	VCLK_IP_LHM_AST_OTF3_ITPMCSC,
	VCLK_IP_LHM_AST_VO_TNRMCSC,
	VCLK_IP_LHS_AST_VO_MCSCCSIS,
	VCLK_IP_LHM_AST_INT_GDCMEIP,
	VCLK_IP_LHS_AST_INT_MEIPMCSC,
	VCLK_IP_LHM_AST_INT_MEIPMCSC,
	VCLK_IP_LHS_AST_INT_GDCMEIP,
	VCLK_IP_AD_APB_GDC,
	VCLK_IP_AD_APB_MEIP,
	VCLK_IP_C2AGENT_MCSC,
	VCLK_IP_MFC0_CMU_MFC0,
	VCLK_IP_AS_APB_MFC0,
	VCLK_IP_SYSREG_MFC0,
	VCLK_IP_LHS_AXI_D0_MFC0,
	VCLK_IP_LHS_AXI_D1_MFC0,
	VCLK_IP_LHM_AXI_P_MFC0,
	VCLK_IP_SYSMMU_MFC0D0,
	VCLK_IP_SYSMMU_MFC0D1,
	VCLK_IP_PPMU_MFC0D0,
	VCLK_IP_PPMU_MFC0D1,
	VCLK_IP_AS_AXI_WFD,
	VCLK_IP_PPMU_WFD,
	VCLK_IP_XIU_D_MFC0,
	VCLK_IP_VGEN_MFC0,
	VCLK_IP_MFC0,
	VCLK_IP_WFD,
	VCLK_IP_LH_ATB_MFC0,
	VCLK_IP_D_TZPC_MFC0,
	VCLK_IP_MIF_CMU_MIF,
	VCLK_IP_DDRPHY,
	VCLK_IP_SYSREG_MIF,
	VCLK_IP_LHM_AXI_P_MIF,
	VCLK_IP_APBBR_DDRPHY,
	VCLK_IP_APBBR_DMC,
	VCLK_IP_DMC,
	VCLK_IP_QCH_ADAPTER_PPC_DEBUG,
	VCLK_IP_QCH_ADAPTER_PPC_DVFS,
	VCLK_IP_D_TZPC_MIF,
	VCLK_IP_PPC_DEBUG,
	VCLK_IP_PPC_DVFS,
	VCLK_IP_MIF1_CMU_MIF1,
	VCLK_IP_APBBR_DDRPHY1,
	VCLK_IP_APBBR_DMC1,
	VCLK_IP_APBBR_DMCTZ1,
	VCLK_IP_AXI2APB_MIF1,
	VCLK_IP_DDRPHY1,
	VCLK_IP_DMC1,
	VCLK_IP_LHM_AXI_P_MIF1,
	VCLK_IP_PPMUPPC_DEBUG1,
	VCLK_IP_PPMUPPC_DVFS1,
	VCLK_IP_SYSREG_MIF1,
	VCLK_IP_QCH_ADAPTER_PPMUPPC_DEBUG1,
	VCLK_IP_QCH_ADAPTER_PPMUPPC_DVFS1,
	VCLK_IP_APBBR_DDRPHY2,
	VCLK_IP_APBBR_DMC2,
	VCLK_IP_APBBR_DMCTZ2,
	VCLK_IP_AXI2APB_MIF2,
	VCLK_IP_DDRPHY2,
	VCLK_IP_DMC2,
	VCLK_IP_LHM_AXI_P_MIF2,
	VCLK_IP_PPMUPPC_DEBUG2,
	VCLK_IP_PPMUPPC_DVFS2,
	VCLK_IP_SYSREG_MIF2,
	VCLK_IP_QCH_ADAPTER_PPMUPPC_DEBUG2,
	VCLK_IP_QCH_ADAPTER_PPMUPPC_DVFS2,
	VCLK_IP_MIF2_CMU_MIF2,
	VCLK_IP_APBBR_DDRPHY3,
	VCLK_IP_APBBR_DMC3,
	VCLK_IP_APBBR_DMCTZ3,
	VCLK_IP_AXI2APB_MIF3,
	VCLK_IP_DDRPHY3,
	VCLK_IP_DMC3,
	VCLK_IP_LHM_AXI_P_MIF3,
	VCLK_IP_PPMUPPC_DEBUG3,
	VCLK_IP_PPMUPPC_DVFS3,
	VCLK_IP_SYSREG_MIF3,
	VCLK_IP_MIF3_CMU_MIF3,
	VCLK_IP_QCH_ADAPTER_PPMUPPC_DEBUG3,
	VCLK_IP_QCH_ADAPTER_PPMUPPC_DVFS3,
	VCLK_IP_NPU_CMU_NPU,
	VCLK_IP_NPUD_UNIT1,
	VCLK_IP_D_TZPC_NPU,
	VCLK_IP_LHM_AST_D0_NPU,
	VCLK_IP_LHM_AST_D1_NPU,
	VCLK_IP_LHM_AST_D2_NPU,
	VCLK_IP_LHM_AST_D3_NPU,
	VCLK_IP_LHM_AST_D4_NPU,
	VCLK_IP_LHM_AST_D7_NPU,
	VCLK_IP_LHM_AST_D10_NPU,
	VCLK_IP_LHM_AST_D13_NPU,
	VCLK_IP_LHM_AST_D_NPU_UNIT0_SETREG,
	VCLK_IP_LHM_AST_D_NPU_UNIT1_SETREG,
	VCLK_IP_LHS_AST_D0_NPU,
	VCLK_IP_LHS_AST_D5_NPU,
	VCLK_IP_LHS_AST_D8_NPU,
	VCLK_IP_LHS_AST_D12_NPU,
	VCLK_IP_LHS_AST_D1_NPU,
	VCLK_IP_LHS_AST_D6_NPU,
	VCLK_IP_LHS_AST_D9_NPU,
	VCLK_IP_LHS_AST_D14_NPU,
	VCLK_IP_LHS_AST_D_NPU_UNIT0_DONE,
	VCLK_IP_LHS_AXI_D_NPU_SRAM1,
	VCLK_IP_LHS_AXI_D_NPU_SRAM0,
	VCLK_IP_NPUD_UNIT0,
	VCLK_IP_PPMU_UNIT0,
	VCLK_IP_SYSREG_NPU,
	VCLK_IP_PPMU_UNIT1,
	VCLK_IP_LHM_AXI_P_NPU,
	VCLK_IP_LHM_AST_D5_NPU,
	VCLK_IP_LHM_AST_D8_NPU,
	VCLK_IP_LHM_AST_D11_NPU,
	VCLK_IP_LHM_AST_D14_NPU,
	VCLK_IP_LHM_AST_D6_NPU,
	VCLK_IP_LHM_AST_D9_NPU,
	VCLK_IP_LHM_AST_D12_NPU,
	VCLK_IP_LHM_AST_D15_NPU,
	VCLK_IP_LHS_AST_D_NPU_UNIT1_DONE,
	VCLK_IP_LHS_AST_D4_NPU,
	VCLK_IP_LHS_AST_D2_NPU,
	VCLK_IP_LHS_AST_D3_NPU,
	VCLK_IP_LHS_AST_D7_NPU,
	VCLK_IP_LHS_AST_D10_NPU,
	VCLK_IP_LHS_AST_D11_NPU,
	VCLK_IP_LHS_AST_D13_NPU,
	VCLK_IP_LHS_AST_D15_NPU,
	VCLK_IP_NPU1_CMU_NPU1,
	VCLK_IP_LHM_AST_D_NPUD0_D1_0,
	VCLK_IP_LHM_AXI_P_NPU1,
	VCLK_IP_LHM_AST_D_NPUD0_D1_1,
	VCLK_IP_LHM_AST_D_NPUD0_D1_2,
	VCLK_IP_LHM_AST_D_NPUD0_D1_3,
	VCLK_IP_LHM_AST_D_NPUD0_D1_4,
	VCLK_IP_LHM_AST_D_NPUD0_D1_5,
	VCLK_IP_LHM_AST_D_NPUD0_D1_6,
	VCLK_IP_LHM_AST_D_NPUD0_D1_7,
	VCLK_IP_LHM_AST_P_NPUD1_SETREG,
	VCLK_IP_LHM_AXI_D_IDPSRAM1,
	VCLK_IP_LHM_AXI_D_IDPSRAM3,
	VCLK_IP_LHS_AST_D_NPUD1_D1_0,
	VCLK_IP_LHS_AST_D_NPUD1_D1_1,
	VCLK_IP_LHS_AST_D_NPUD1_D1_2,
	VCLK_IP_LHS_AST_D_NPUD1_D1_3,
	VCLK_IP_LHS_AST_D_NPUD1_D1_4,
	VCLK_IP_LHS_AST_D_NPUD1_D1_5,
	VCLK_IP_LHS_AST_D_NPUD1_D1_6,
	VCLK_IP_LHS_AST_D_NPUD1_D1_7,
	VCLK_IP_SYSREG_NPU1,
	VCLK_IP_LHS_AST_P_NPU1_DONE,
	VCLK_IP_PPMU_NPU1,
	VCLK_IP_NPU1_PPC_WRAPPER,
	VCLK_IP_GPIO_PERIC0,
	VCLK_IP_SYSREG_PERIC0,
	VCLK_IP_PERIC0_CMU_PERIC0,
	VCLK_IP_LHM_AXI_P_PERIC0,
	VCLK_IP_D_TZPC_PERIC0,
	VCLK_IP_PERIC0_TOP0,
	VCLK_IP_PERIC0_TOP1,
	VCLK_IP_GPIO_PERIC1,
	VCLK_IP_SYSREG_PERIC1,
	VCLK_IP_PERIC1_CMU_PERIC1,
	VCLK_IP_LHM_AXI_P_PERIC1,
	VCLK_IP_D_TZPC_PERIC1,
	VCLK_IP_PERIC1_TOP0,
	VCLK_IP_PERIC1_TOP1,
	VCLK_IP_LHM_AXI_P_CSISPERIC1,
	VCLK_IP_XIU_P_PERIC1,
	VCLK_IP_USI16_I3C,
	VCLK_IP_USI17_I3C,
	VCLK_IP_SYSREG_PERIS,
	VCLK_IP_WDT_CLUSTER2,
	VCLK_IP_WDT_CLUSTER0,
	VCLK_IP_PERIS_CMU_PERIS,
	VCLK_IP_AD_AXI_P_PERIS,
	VCLK_IP_OTP_CON_BIRA,
	VCLK_IP_GIC,
	VCLK_IP_LHM_AXI_P_PERIS,
	VCLK_IP_MCT,
	VCLK_IP_OTP_CON_TOP,
	VCLK_IP_D_TZPC_PERIS,
	VCLK_IP_TMU_SUB,
	VCLK_IP_TMU_TOP,
	VCLK_IP_OTP_CON_BISR,
	VCLK_IP_S2D_CMU_S2D,
	VCLK_IP_BIS_S2D,
	VCLK_IP_LHM_AXI_G_SCAN2DRAM,
	VCLK_IP_SSP_CMU_SSP,
	VCLK_IP_LHM_AXI_P_SSP,
	VCLK_IP_D_TZPC_SSP,
	VCLK_IP_SYSREG_SSP,
	VCLK_IP_SS_SSPCORE,
	VCLK_IP_TNR_CMU_TNR,
	VCLK_IP_LHS_AXI_D_TNR,
	VCLK_IP_LHM_AXI_P_TNR,
	VCLK_IP_LHM_AST_VO_DNSTNR,
	VCLK_IP_LHS_AST_VO_TNRMCSC,
	VCLK_IP_LHS_AST_OTF_TNRDNS,
	VCLK_IP_SYSREG_TNR,
	VCLK_IP_D_TZPC_TNR,
	VCLK_IP_VGEN_LITE_TNR,
	VCLK_IP_PPMU_TNR,
	VCLK_IP_SYSMMU_TNR,
	VCLK_IP_APB_ASYNC_TNR,
	VCLK_IP_TNR,
	VCLK_IP_VRA_CMU_VRA,
	VCLK_IP_AD_APB_VRA,
	VCLK_IP_D_TZPC_VRA,
	VCLK_IP_LHM_AXI_P_VRA,
	VCLK_IP_QE_VRA,
	VCLK_IP_SYSREG_VRA,
	VCLK_IP_VGEN_LITE_VRA,
	VCLK_IP_VRA,
	VCLK_IP_PPMU_VRA,
	VCLK_IP_STR,
	VCLK_IP_AD_AXI_STR,
	VCLK_IP_SYSMMU_VRA,
	VCLK_IP_QE_STR,
	VCLK_IP_PPMU_STR,
	VCLK_IP_XIU_D_VRA,
	VCLK_IP_LHS_AXI_D_VRA,
	VCLK_IP_AD_APB_STR,
	VCLK_IP_AHB_BUSMATRIX,
	VCLK_IP_DMIC_IF0,
	VCLK_IP_SYSREG_VTS,
	VCLK_IP_VTS_CMU_VTS,
	VCLK_IP_LHM_AXI_P_VTS,
	VCLK_IP_GPIO_VTS,
	VCLK_IP_WDT_VTS,
	VCLK_IP_DMIC_AHB0,
	VCLK_IP_DMIC_AHB1,
	VCLK_IP_LHS_AXI_C_VTS,
	VCLK_IP_ASYNCINTERRUPT,
	VCLK_IP_HWACG_SYS_DMIC0,
	VCLK_IP_HWACG_SYS_DMIC1,
	VCLK_IP_SS_VTS_GLUE,
	VCLK_IP_CORTEXM4INTEGRATION,
	VCLK_IP_LHM_AXI_LP_VTS,
	VCLK_IP_LHS_AXI_D_VTS,
	VCLK_IP_BAAW_C_VTS,
	VCLK_IP_D_TZPC_VTS,
	VCLK_IP_VGEN_LITE,
	VCLK_IP_BPS_LP_VTS,
	VCLK_IP_BPS_P_VTS,
	VCLK_IP_SWEEPER_C_VTS,
	VCLK_IP_BAAW_D_VTS,
	VCLK_IP_MAILBOX_ABOX_VTS,
	VCLK_IP_DMIC_AHB2,
	VCLK_IP_DMIC_AHB3,
	VCLK_IP_HWACG_SYS_DMIC2,
	VCLK_IP_HWACG_SYS_DMIC3,
	VCLK_IP_DMIC_IF2,
	VCLK_IP_MAILBOX_AP_VTS,
	VCLK_IP_TIMER,
	VCLK_IP_PDMA_VTS,
	VCLK_IP_DMIC_AHB4,
	VCLK_IP_DMIC_AHB5,
	VCLK_IP_DMIC_AUD0,
	VCLK_IP_DMIC_IF1,
	VCLK_IP_DMIC_AUD1,
	VCLK_IP_DMIC_AUD2,
	VCLK_IP_SERIAL_LIF,
	VCLK_IP_HWACG_SYS_DMIC4,
	VCLK_IP_HWACG_SYS_DMIC5,
	VCLK_IP_HWACG_SYS_SERIAL_LIF,
	VCLK_IP_TIMER1,
	VCLK_IP_TIMER2,
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
