<p>Owners : (<a class="confluence-userlink user-mention" data-account-id="624b378f699649006ae98ff1" href="https://arterisip.atlassian.net/wiki/people/624b378f699649006ae98ff1?ref=confluence" target="_blank" data-linked-resource-id="789132" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Naveen Rajagopal</a>, <a class="confluence-userlink user-mention" data-account-id="624b37217a3f9e006ab52f6c" href="https://arterisip.atlassian.net/wiki/people/624b37217a3f9e006ab52f6c?ref=confluence" target="_blank" data-linked-resource-id="755289" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Neha Fotaria</a>, <a class="confluence-userlink user-mention" data-account-id="624b372a45ece00069cca842" href="https://arterisip.atlassian.net/wiki/people/624b372a45ece00069cca842?ref=confluence" target="_blank" data-linked-resource-id="755141" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Urvish Panchal</a>)</p><p>NOTE : This plan will include <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/896761904/Ncore+3.8.0+Die-to-Die+Verification+Methodology#Die-to-Die-Sub-System-Verification%3A" data-linked-resource-id="896761904" data-linked-resource-version="14" data-linked-resource-type="page">Die2Die Sub-System</a> &amp; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/896761904/Ncore+3.8.0+Die-to-Die+Verification+Methodology#Die-to-Die-Full-System-Verification%3A" data-linked-resource-id="896761904" data-linked-resource-version="14" data-linked-resource-type="page">Die2Die Full-System</a> verification as well. <strong>Work In Progress</strong></p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759726012807 {padding: 0px;}
div.rbtoc1759726012807 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759726012807 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759726012807'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#Ncore3.8.0FSYSTestplan:-History'>History</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1.1</span> <a href='#Ncore3.8.0FSYSTestplan:-VersionHistory'>Version History</a></li>
</ul>
</li>
<li><span class='TOCOutline'>2</span> <a href='#Ncore3.8.0FSYSTestplan:-ReviewHistory'>Review History</a></li>
<li><span class='TOCOutline'>3</span> <a href='#Ncore3.8.0FSYSTestplan:-ReferenceMaterial'>Reference Material</a></li>
<li><span class='TOCOutline'>4</span> <a href='#Ncore3.8.0FSYSTestplan:-Introduction{WIP}'>Introduction {WIP}</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>4.1</span> <a href='#Ncore3.8.0FSYSTestplan:-TestBenchdescription'>TestBench description</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>4.1.1</span> <a href='#Ncore3.8.0FSYSTestplan:-DietoDieSubsystemtestbench'>Die to Die Subsystem testbench</a></li>
<li><span class='TOCOutline'>4.1.2</span> <a href='#Ncore3.8.0FSYSTestplan:-DietoDieFull-systemverification'>Die to Die Full-system verification</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>5</span> <a href='#Ncore3.8.0FSYSTestplan:-Configurations{WIP}'>Configurations {WIP}</a></li>
<li><span class='TOCOutline'>6</span> <a href='#Ncore3.8.0FSYSTestplan:-Ncore3.8features{WIP}'>Ncore 3.8 features {WIP}</a></li>
<li><span class='TOCOutline'>7</span> <a href='#Ncore3.8.0FSYSTestplan:-Testscenarios{WIP}'>Test scenarios {WIP}</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.1</span> <a href='#Ncore3.8.0FSYSTestplan:-FunctionalTests:TBD'>Functional Tests: TBD</a></li>
<li><span class='TOCOutline'>7.2</span> <a href='#Ncore3.8.0FSYSTestplan:-ErrorTests:TBD'>Error Tests : TBD</a></li>
<li><span class='TOCOutline'>7.3</span> <a href='#Ncore3.8.0FSYSTestplan:-RegisterTests:TBD'>Register Tests : TBD</a></li>
<li><span class='TOCOutline'>7.4</span> <a href='#Ncore3.8.0FSYSTestplan:-PerformanceTests:TBD'>Performance Tests : TBD</a></li>
</ul>
</li>
</ul>
</div><h1 id="Ncore3.8.0FSYSTestplan:-History">History</h1><h2 id="Ncore3.8.0FSYSTestplan:-VersionHistory">Version History</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="a40b5c12-cbf6-4a11-9dd5-742996e5c1cc" class="confluenceTable"><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Version</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Date</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Author</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p><time datetime="2025-05-05" class="date-past">05 May 2025</time> </p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b378f699649006ae98ff1" href="https://arterisip.atlassian.net/wiki/people/624b378f699649006ae98ff1?ref=confluence" target="_blank" data-linked-resource-id="789132" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Naveen Rajagopal</a> </p></td><td class="confluenceTd"><p>Initial draft</p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.8.0FSYSTestplan:-ReviewHistory">Review History</h1><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="3ed74c26-ac9f-47c4-9e8b-4e1247a448fa" class="confluenceTable"><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Version</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Date</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Author</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.8.0FSYSTestplan:-ReferenceMaterial">Reference Material</h1><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore_system_architecture_3.8_die2die.pdf</a> </p><p><a class="external-link" href="https://arteris-my.sharepoint.com/:w:/p/benjamin_madon/EYVEVTcXVpdLnCBiiy74fbMBcc14qXVD8_uJly3_88lhwg" rel="nofollow">GIU micro architecture spec</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1258225666/Ncore+3.8.0+Features+Documents+Tracking" data-linked-resource-id="1258225666" data-linked-resource-version="40" data-linked-resource-type="page">Ncore 3.8.0 Features &amp; Documents Tracking: - Confluence</a> </p><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EUPv1ls64oBOuYHqpmYpVYgB00RTBXFthI7LkKFdlh2CIQ?e=UGNdUL" rel="nofollow">Ncore Parameter Specification 3.8.pdf</a> </p><h1 id="Ncore3.8.0FSYSTestplan:-Introduction{WIP}">Introduction {WIP}</h1><p>TBD - A brief intro about the Ncore 3.8 Die 2 Die configuration</p><h2 id="Ncore3.8.0FSYSTestplan:-TestBenchdescription">TestBench description</h2><h3 id="Ncore3.8.0FSYSTestplan:-DietoDieSubsystemtestbench">Die to Die Subsystem testbench</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="Die_to_Die_SubSYS.jpg" width="1462" src="https://arterisip.atlassian.net/wiki/download/attachments/1268383925/Die_to_Die_SubSYS.jpg?api=v2"></span><h3 id="Ncore3.8.0FSYSTestplan:-DietoDieFull-systemverification">Die to Die Full-system verification</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="Die_to_Die_FulSYS.jpg" width="1446" src="https://arterisip.atlassian.net/wiki/download/attachments/1268383925/Die_to_Die_FulSYS.jpg?api=v2"></span><h1 id="Ncore3.8.0FSYSTestplan:-Configurations{WIP}">Configurations {WIP}</h1><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="7c5a3f5d-e776-415b-8bde-12c05db25977" class="confluenceTable"><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Environment</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Sub configs</strong></p></th></tr><tr><td class="confluenceTd"><p>2 chiplet</p></td><td class="confluenceTd"><p>2 Ncore chiplets connected b2b with CXS interface (No 3rd party UCIe Controller and the PHY)</p></td><td class="confluenceTd"><p>D2D subsystem configuration</p></td><td class="confluenceTd"><p>sub configs with 1 GIU, 2 GIU, 3 GIU and 4 GIU instances per Ncore Chiplet</p></td></tr><tr><td class="confluenceTd"><p>3 chiplet</p></td><td class="confluenceTd"><p>3 Ncore chiplets connected in a ring topology</p></td><td class="confluenceTd"><p>D2D Full-sys configuration</p></td><td class="confluenceTd"><p>sub configs with varying number of GIU instances</p><p>sub configs with all 3 Ncore chiplets fully connected to each other</p></td></tr><tr><td class="confluenceTd"><p>4 chiplet</p></td><td class="confluenceTd"><p>4 Ncore chiplets connected in a ring topology</p></td><td class="confluenceTd"><p>D2D Full-sys configuration</p></td><td class="confluenceTd"><p>sub configs with varying number of GIU instances</p><p>sub configs with all 4 Ncore chiplets fully connected to each other</p></td></tr></tbody></table></div><h1 id="Ncore3.8.0FSYSTestplan:-Ncore3.8features{WIP}">Ncore 3.8 features {WIP}</h1><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="62c13c24-0970-4756-8567-ea082c526250" class="confluenceTable"><colgroup><col/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Feature</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implementation</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Gateway Interface Unit (GIU)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>New Ncore unit responsible which allows Ncore to forward Ncore messages on a CXS interface</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p><p><a class="external-link" href="https://arteris-my.sharepoint.com/:w:/p/benjamin_madon/EYVEVTcXVpdLnCBiiy74fbMBcc14qXVD8_uJly3_88lhwg" rel="nofollow">Ncore 3.8 GIU micro-Architecture_v3.docx</a><br/><a class="external-link" href="https://arteris-my.sharepoint.com/:p:/p/benjamin_madon/EZtdW4IWWCVKvWEuek_B42kBy6DB0G2bKm6v_2j2ULYLvA?e=fbO4Pj" rel="nofollow">Die-to-die scope of work.pptx</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Address Map</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Update to the address map to support new HUT, new interpretation of the HUI, added fieldsspecific to D2D. The address map block will be updated and shared across all units</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p><p><a class="external-link" href="https://arteris.sharepoint.com/:p:/s/Architecture/EZCGIJw332lIh22lEwLzuu4BFEYF6kzWI8a__Rucuo9HtQ?e=CuDlnF" rel="nofollow">Update to interleaving, Global routing and address.pptx</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>TargetId and InitiatorId</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>TargetId and InitiatorId in all units adds the LinkId and thechipletIDto the field on top of theexistingFunitIdand PortId</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Command credit to Remote targets</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>A credit control register will need to be added to account for those new credits</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>SnpReq Credit</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>AIUs will need to have buffer spaces for SnpReq coming from remote target. The targetimplementation is afifoSRAM as the number of credit is expected to explodes</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore System Architecture Specification</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Snoop Filter Allocation</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Snoop and stash enable register are updated</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Exclusive Monitor Assignment</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>DMI and DII will use {ChipletId,FunitId} to match an exclusive monitor entry</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Events &amp; DVM</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>New controllers inside the DVE are responsible for communication with agent on the remotechiplets</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Packetizer</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>The packetizer will now need to decode the ChipletId and LinkId to route the message to thecorrect GIU</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Data width Adaption</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>DVM flow</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>A new DVM flow is proposed to decrease the number of messages and the complexity of theprotocol</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Non power of 2 Interleaving</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:p:/s/Architecture/EZCGIJw332lIh22lEwLzuu4BFEYF6kzWI8a__Rucuo9HtQ?e=CuDlnF" rel="nofollow">Update to interleaving, Global routing and address.pptx</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr></tbody></table></div><h1 id="Ncore3.8.0FSYSTestplan:-Testscenarios{WIP}">Test scenarios {WIP}</h1><h2 id="Ncore3.8.0FSYSTestplan:-FunctionalTests:TBD">Functional Tests: TBD</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="3d322a54-d796-4329-bce3-32a9c168a84e" class="confluenceTable"><colgroup><col style="width: 59.0px;"/><col style="width: 252.0px;"/><col style="width: 589.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sl no</strong></p></th><th class="confluenceTh"><p><strong>Testname</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Stimulus</strong></p></th><th class="confluenceTh"><p><strong>Check</strong></p></th><th class="confluenceTh"><p><strong>Coverage</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>point to point data transfer</p></td><td class="confluenceTd"><p>Basic Write read sanity test. Master A on Die 0 writes to a memory location, Master B on Die 1 reads it back</p></td><td class="confluenceTd"><p>Master A → Write(Addr = 0x1000, Data = 0xABCD) Master B → Read(0x1000) → Receives 0xABCD</p></td><td class="confluenceTd"><p>Data integrity between the write data and read data on 2 chiplets</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Read-Write with Cache invalidation</p></td><td class="confluenceTd"><p>Basic coherency check test. Master A on Die 0 reads a line, Master B on Die 1 writes to it.</p></td><td class="confluenceTd"><p>Step 1: Master A → Read(0x2000) → gets line in Shared</p><p>Step 2: Master B → Write(0x2000) → NoC triggers invalidate to A</p><p /></td><td class="confluenceTd"><p>A's cache line is invalidated before B completes write</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Conflicting writes</p></td><td class="confluenceTd"><p>Both Master A (Die 0) and Master B (Die 1) attempt to write the same cache line simultaneously</p></td><td class="confluenceTd"><p>Step 1: A → Write(0x3000, 0xAAAA)</p><p>Step 2: B → Write(0x3000, 0xBBBB)</p></td><td class="confluenceTd"><p>Final memory value is one of the two writes, and coherence protocol preserved serialization</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>Soft reset test</p></td><td class="confluenceTd"><p>Die 1 is soft-reset during traffic</p></td><td class="confluenceTd"><ol start="1"><li><p>Step 1: Generate traffic between Die 0 and Die 1.</p></li><li><p>Step 2: Reset Die 1 and reinitialize the inter-die NoC.</p></li></ol></td><td class="confluenceTd"><p>All links recover, traffic resumes correctly, and no stale data is accepted after reinitialization</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>Incomplete snoop</p></td><td class="confluenceTd"><p>Master A on Die 0 writes a modified line. Die 1’s cache has a stale copy</p></td><td class="confluenceTd"><p>Drop or delay snoop response from Die 1</p></td><td class="confluenceTd"><p>The NoC times out or retries. Eventually, modified data from A is committed to memory or forwarded</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>Out of Order responses</p></td><td class="confluenceTd"><p>Master A sends 2 reads: R1 and R2</p></td><td class="confluenceTd"><p>Delay the R1’s response and send R2’s response early</p></td><td class="confluenceTd"><p>Check for out of order read response behavior {Reordering Needed} ??</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>Deadlock due to cyclic dependency</p></td><td class="confluenceTd"><p>Create 3-way or 4-way transaction dependency</p></td><td class="confluenceTd"><ol start="1"><li><p>Die 0 waiting on Die 1 snoop</p></li><li><p>Die 1 waiting on Die 2</p></li><li><p>Die 2 waiting on Die 0</p></li></ol></td><td class="confluenceTd"><p>System should avoid deadlock</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.8.0FSYSTestplan:-ErrorTests:TBD">Error Tests : TBD</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="1c05f175-9663-4cd5-a740-d7f4c99abbe2" class="confluenceTable"><colgroup><col style="width: 57.0px;"/><col style="width: 252.0px;"/><col style="width: 589.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sl no</strong></p></th><th class="confluenceTh"><p><strong>Testname</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Stimulus</strong></p></th><th class="confluenceTh"><p><strong>Check</strong></p></th><th class="confluenceTh"><p><strong>Coverage</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.8.0FSYSTestplan:-RegisterTests:TBD">Register Tests : TBD</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="87b11bbb-7321-4381-8ee6-280b0eeb56d5" class="confluenceTable"><colgroup><col style="width: 57.0px;"/><col style="width: 252.0px;"/><col style="width: 589.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sl no</strong></p></th><th class="confluenceTh"><p><strong>Testname</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Stimulus</strong></p></th><th class="confluenceTh"><p><strong>Check</strong></p></th><th class="confluenceTh"><p><strong>Coverage</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.8.0FSYSTestplan:-PerformanceTests:TBD">Performance Tests : TBD</h2><p>Refer Jira open on HW-Arch: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17620"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_1268383925_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17620" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-17620</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="7c9899a0-ab47-4a2a-8f77-5255175bd17f" class="confluenceTable"><colgroup><col style="width: 57.0px;"/><col style="width: 252.0px;"/><col style="width: 589.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/><col style="width: 300.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sl no</strong></p></th><th class="confluenceTh"><p><strong>Testname</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Stimulus</strong></p></th><th class="confluenceTh"><p><strong>Check</strong></p></th><th class="confluenceTh"><p><strong>Coverage</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div>