// Seed: 1507612821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 (
    output wand id_0,
    output tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wire id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
  supply0 id_12 = 1'd0;
  wire id_13;
  wire id_14;
  uwire id_15 = 1;
endmodule
