/// Auto-generated register definitions for EFC
/// Device: ATSAMV71J21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71j21::efc {

// ============================================================================
// EFC - Embedded Flash Controller
// Base Address: 0x400E0C00
// ============================================================================

/// EFC Register Structure
struct EFC_Registers {

    /// EEFC Flash Mode Register
    /// Offset: 0x0000
    volatile uint32_t EEFC_FMR;

    /// EEFC Flash Command Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t EEFC_FCR;

    /// EEFC Flash Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t EEFC_FSR;

    /// EEFC Flash Result Register
    /// Offset: 0x000C
    /// Access: read-only
    volatile uint32_t EEFC_FRR;
    uint8_t RESERVED_0010[4]; ///< Reserved

    /// EEFC Version Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t EEFC_VERSION;
    uint8_t RESERVED_0018[204]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t EEFC_WPMR;
};

static_assert(sizeof(EFC_Registers) >= 232, "EFC_Registers size mismatch");

/// EFC peripheral instance
constexpr EFC_Registers* EFC = 
    reinterpret_cast<EFC_Registers*>(0x400E0C00);

}  // namespace alloy::hal::atmel::samv71::atsamv71j21::efc
