Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_tx.vhd" into library work
Parsing entity <uart_tx>.
Parsing architecture <rtl> of entity <uart_tx>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <rtl> of entity <uart_rx>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_interface.vhd" into library work
Parsing entity <uart_interface>.
Parsing architecture <rtl> of entity <uart_interface>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <rtl> of entity <fifo>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\common.vhd" into library work
Parsing package <common>.
Parsing package body <common>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_controller.vhd" into library work
Parsing entity <uart_controller>.
Parsing architecture <Behavioral> of entity <uart_controller>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\switch_engine.vhd" into library work
Parsing entity <switch_engine>.
Parsing architecture <rtl> of entity <switch_engine>.
Parsing VHDL file "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <uart_controller> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart_interface> (architecture <rtl>) from library <work>.

Elaborating entity <uart_tx> (architecture <rtl>) from library <work>.

Elaborating entity <uart_rx> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_interface.vhd" Line 160: Assignment to led_data ignored, since the identifier is never used

Elaborating entity <fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <switch_engine> (architecture <rtl>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\top.vhd".
        gADDRESS_WIDTH = 8
        gLEN_SUM_FIELD_WIDTH = 8
        gMAX_PAYLOAD_BYTES = 4
        gNUM_PORTS = 2
        gFIFO_WIDTH = 8
        gFIFO_LENGTH = 100
INFO:Xst:3210 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\top.vhd" line 171: Output port <LED> of the instance <GEN_UARTS[0].UART_CONTROLLERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\top.vhd" line 171: Output port <RX_DATA_VALID> of the instance <GEN_UARTS[0].UART_CONTROLLERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\top.vhd" line 171: Output port <LED> of the instance <GEN_UARTS[1].UART_CONTROLLERS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\top.vhd" line 171: Output port <RX_DATA_VALID> of the instance <GEN_UARTS[1].UART_CONTROLLERS> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <uart_controller>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_controller.vhd".
        gFIFO_WIDTH = 8
        gFIFO_LENGTH = 100
        gMAX_PAYLOAD_LENGTH = 4
INFO:Xst:3210 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_controller.vhd" line 123: Output port <SIZE> of the instance <rx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_controller.vhd" line 135: Output port <SIZE> of the instance <tx_fifo> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <payload_length>.
    Found 3-bit register for signal <payload_counter>.
    Found 8-bit register for signal <LED>.
    Found 1-bit register for signal <new_packet_added>.
    Found 1-bit register for signal <new_packet_added2>.
    Found 1-bit register for signal <new_packet_added_rising>.
    Found 7-bit register for signal <rx_fifo_packet_counter>.
    Found 1-bit register for signal <PACKET_READY>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | state_to_address                               |
    | Power Up State     | state_to_address                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_2_OUT> created at line 175.
    Found 3-bit adder for signal <n0082> created at line 168.
    Found 3-bit adder for signal <payload_counter[2]_GND_6_o_add_3_OUT> created at line 179.
    Found 7-bit adder for signal <rx_fifo_packet_counter[6]_GND_6_o_add_27_OUT> created at line 220.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_27_OUT<6:0>> created at line 218.
    Found 4-bit comparator greater for signal <n0002> created at line 175
    Found 7-bit comparator greater for signal <GND_6_o_rx_fifo_packet_counter[6]_LessThan_33_o> created at line 232
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_controller> synthesized.

Synthesizing Unit <uart_interface>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_interface.vhd".
    Found 1-bit register for signal <VALID>.
    Found 1-bit register for signal <uart_data_taken2>.
    Found 1-bit register for signal <NEW_DATA_TAKEN>.
    Found 1-bit register for signal <uart_clock>.
    Found 5-bit register for signal <clock_counter>.
    Found 1-bit register for signal <uart_rx_valid2>.
    Found 5-bit adder for signal <clock_counter[4]_GND_7_o_add_1_OUT> created at line 155.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_interface> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_tx.vhd".
    Found 3-bit register for signal <clock_counter_z>.
    Found 4-bit register for signal <bit_counter_z>.
    Found 1-bit register for signal <TX_PIN>.
    Found 8-bit register for signal <tx_buffer_z>.
    Found 1-bit register for signal <DATA_TAKEN>.
    Found 1-bit register for signal <active_z>.
    Found 3-bit adder for signal <clock_counter_z[2]_GND_8_o_add_3_OUT> created at line 89.
    Found 4-bit adder for signal <bit_counter_z[3]_GND_8_o_add_10_OUT> created at line 107.
    Found 4-bit comparator greater for signal <bit_counter_z[3]_GND_8_o_LessThan_17_o> created at line 122
    Found 4-bit comparator lessequal for signal <n0025> created at line 125
    Found 4-bit comparator lessequal for signal <bit_counter_z[3]_PWR_8_o_LessThan_21_o> created at line 127
    Found 4-bit comparator greater for signal <GND_8_o_bit_counter_z[3]_LessThan_24_o> created at line 149
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\uart_rx.vhd".
    Found 1-bit register for signal <rx_z>.
    Found 1-bit register for signal <rx_2z>.
    Found 1-bit register for signal <rx_has_fallen_z>.
    Found 4-bit register for signal <bit_counter_z>.
    Found 3-bit register for signal <clock_counter_z>.
    Found 8-bit register for signal <rx_buffer_z>.
    Found 1-bit register for signal <VALID>.
    Found 8-bit register for signal <RX_DATA>.
    Found 1-bit register for signal <rx_m>.
    Found 4-bit adder for signal <bit_counter_z[3]_GND_9_o_add_9_OUT> created at line 135.
    Found 3-bit adder for signal <clock_counter_z[2]_GND_9_o_add_11_OUT> created at line 138.
    Found 4-bit comparator greater for signal <GND_9_o_bit_counter_z[3]_LessThan_21_o> created at line 151
    Found 4-bit comparator lessequal for signal <n0031> created at line 151
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\fifo.vhd".
        gFIFO_WIDTH = 8
        gFIFO_LENGTH = 100
    Set property "ram_style = block" for signal <fifo>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <fifo>, simulation mismatch.
    Found 100x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 8-bit register for signal <DATA_OUT>.
    Found 7-bit register for signal <next_empty>.
    Found 7-bit register for signal <next_out>.
    Found 1-bit register for signal <HAS_DATA>.
    Found 7-bit register for signal <size_t>.
    Found 7-bit adder for signal <size_t[6]_GND_10_o_add_1_OUT> created at line 73.
    Found 7-bit adder for signal <next_empty[6]_GND_10_o_add_13_OUT> created at line 105.
    Found 7-bit adder for signal <next_out[6]_GND_10_o_add_20_OUT> created at line 122.
    Found 7-bit subtractor for signal <GND_10_o_GND_10_o_sub_4_OUT<6:0>> created at line 75.
    Found 7-bit comparator greater for signal <size_t[6]_PWR_10_o_LessThan_1_o> created at line 72
    Found 7-bit comparator greater for signal <GND_10_o_size_t[6]_LessThan_31_o> created at line 142
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <switch_engine>.
    Related source file is "D:\Nate\dev\FPGA_stuff\fpgaProjects\serial_switch\switch_engine.vhd".
        gNUM_PORTS = 2
        gADDRESS_WIDTH = 8
        gLEN_SUM_FIELD_WIDTH = 8
        gMAX_PAYLOAD_LENGTH = 4
    Found 3-bit register for signal <state_clock_counter>.
    Found 1-bit register for signal <port_select>.
    Found 3-bit register for signal <payload_counter>.
    Found 2-bit register for signal <PORT_IN_DATA_TAKEN>.
    Found 2-bit register for signal <PORT_IN_PACKET_REMOVED>.
    Found 8-bit register for signal <to_address>.
    Found 8-bit register for signal <from_address>.
    Found 8-bit register for signal <len_sum_field>.
    Found 3-bit register for signal <payload_length>.
    Found 8-bit register for signal <payload<3>>.
    Found 8-bit register for signal <payload<2>>.
    Found 8-bit register for signal <payload<1>>.
    Found 8-bit register for signal <payload<0>>.
    Found 8-bit register for signal <LED>.
    Found 8-bit register for signal <PORT_OUT_DATA<1>>.
    Found 8-bit register for signal <PORT_OUT_DATA<0>>.
    Found 2-bit register for signal <PORT_OUT_VALID>.
    Found 1-bit register for signal <port_lookup_out>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_11_o_GND_11_o_sub_58_OUT> created at line 198.
    Found 3-bit adder for signal <state_clock_counter[2]_GND_11_o_add_29_OUT> created at line 143.
    Found 1-bit adder for signal <port_select[0]_PWR_13_o_add_36_OUT<0>> created at line 158.
    Found 3-bit adder for signal <payload_counter[2]_GND_11_o_add_40_OUT> created at line 170.
    Found 3-bit adder for signal <n0254> created at line 239.
    Found 8-bit 4-to-1 multiplexer for signal <payload_counter[1]_payload[3][7]_wide_mux_128_OUT> created at line 274.
    Found 4-bit comparator greater for signal <n0010> created at line 118
    Found 4-bit comparator equal for signal <GND_11_o_GND_11_o_equal_59_o> created at line 198
    Found 8-bit comparator lessequal for signal <to_address[7]_GND_11_o_LessThan_166_o> created at line 314
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <switch_engine> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 100x8-bit dual-port RAM                               : 4
# Adders/Subtractors                                   : 35
 1-bit adder                                           : 1
 3-bit adder                                           : 11
 4-bit adder                                           : 4
 4-bit subtractor                                      : 3
 5-bit adder                                           : 2
 7-bit adder                                           : 8
 7-bit addsub                                          : 6
# Registers                                            : 96
 1-bit register                                        : 40
 2-bit register                                        : 3
 3-bit register                                        : 11
 4-bit register                                        : 4
 5-bit register                                        : 2
 7-bit register                                        : 14
 8-bit register                                        : 22
# Comparators                                          : 27
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 9
 4-bit comparator lessequal                            : 6
 7-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 15
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <size_t>: 1 register on signal <size_t>.
The following registers are absorbed into counter <next_empty>: 1 register on signal <next_empty>.
The following registers are absorbed into counter <next_out>: 1 register on signal <next_out>.
INFO:Xst:3226 - The RAM <Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <DATA_OUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <next_empty>    |          |
    |     diA            | connected to signal <DATA_IN>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <RESET>         | low      |
    |     addrB          | connected to signal <next_out>      |          |
    |     doB            | connected to signal <DATA_OUT>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <switch_engine>.
The following registers are absorbed into counter <state_clock_counter>: 1 register on signal <state_clock_counter>.
The following registers are absorbed into counter <port_select_0>: 1 register on signal <port_select_0>.
The following registers are absorbed into counter <payload_counter>: 1 register on signal <payload_counter>.
Unit <switch_engine> synthesized (advanced).

Synthesizing (advanced) Unit <uart_controller>.
The following registers are absorbed into counter <rx_fifo_packet_counter>: 1 register on signal <rx_fifo_packet_counter>.
The following registers are absorbed into counter <payload_counter>: 1 register on signal <payload_counter>.
Unit <uart_controller> synthesized (advanced).

Synthesizing (advanced) Unit <uart_interface>.
The following registers are absorbed into counter <clock_counter>: 1 register on signal <clock_counter>.
Unit <uart_interface> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <clock_counter_z>: 1 register on signal <clock_counter_z>.
The following registers are absorbed into counter <bit_counter_z>: 1 register on signal <bit_counter_z>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <clock_counter_z>: 1 register on signal <clock_counter_z>.
The following registers are absorbed into counter <bit_counter_z>: 1 register on signal <bit_counter_z>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 100x8-bit dual-port block RAM                         : 4
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 3
 4-bit subtractor                                      : 3
# Counters                                             : 29
 1-bit up counter                                      : 1
 3-bit up counter                                      : 8
 4-bit up counter                                      : 4
 5-bit up counter                                      : 2
 7-bit up counter                                      : 8
 7-bit updown counter                                  : 6
# Registers                                            : 198
 Flip-Flops                                            : 198
# Comparators                                          : 27
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 9
 4-bit comparator lessequal                            : 6
 7-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 47
 2-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GEN_UARTS[0].UART_CONTROLLERS/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <GEN_UARTS[1].UART_CONTROLLERS/FSM_0> on signal <state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 state_to_address   | 00
 state_from_address | 01
 state_len_sum      | 11
 state_payload      | 10
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <switch_engine_inst/FSM_1> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 state_idle             | 0000
 state_to_address_in    | 0001
 state_from_address_in  | 0010
 state_len_sum_in       | 0011
 state_payload_in       | 0100
 state_to_address_out   | 0101
 state_from_address_out | 0110
 state_len_sum_out      | 0111
 state_payload_out      | 1000
 state_next_port        | 1001
------------------------------------

Optimizing unit <top> ...

Optimizing unit <uart_controller> ...

Optimizing unit <fifo> ...

Optimizing unit <uart_interface> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...

Optimizing unit <switch_engine> ...
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/LED_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/LED_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/HAS_DATA> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/HAS_DATA> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_clock> 
INFO:Xst:2261 - The FF/Latch <GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/clock_counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/clock_counter_0> 
INFO:Xst:2261 - The FF/Latch <GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/clock_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/clock_counter_1> 
INFO:Xst:2261 - The FF/Latch <GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/clock_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/clock_counter_2> 
INFO:Xst:2261 - The FF/Latch <GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/clock_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/clock_counter_3> 
INFO:Xst:2261 - The FF/Latch <GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/clock_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/clock_counter_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 10.
FlipFlop switch_engine_inst/payload_counter_0 has been replicated 1 time(s)
FlipFlop switch_engine_inst/payload_counter_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 333
 Flip-Flops                                            : 333

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 483
#      GND                         : 1
#      INV                         : 17
#      LUT2                        : 60
#      LUT3                        : 70
#      LUT4                        : 69
#      LUT5                        : 84
#      LUT6                        : 168
#      MUXF7                       : 13
#      VCC                         : 1
# FlipFlops/Latches                : 333
#      FD                          : 12
#      FDE                         : 4
#      FDR                         : 85
#      FDRE                        : 232
# RAMS                             : 4
#      RAMB8BWER                   : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             333  out of  11440     2%  
 Number of Slice LUTs:                  468  out of   5720     8%  
    Number used as Logic:               468  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    540
   Number with an unused Flip Flop:     207  out of    540    38%  
   Number with an unused LUT:            72  out of    540    13%  
   Number of fully used LUT-FF pairs:   261  out of    540    48%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)  | Load  |
------------------------------------------------------------+------------------------+-------+
CLK                                                         | BUFGP                  | 245   |
GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock| BUFG                   | 92    |
------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.914ns (Maximum Frequency: 203.500MHz)
   Minimum input arrival time before clock: 6.187ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.914ns (frequency: 203.500MHz)
  Total number of paths / destination ports: 4177 / 513
-------------------------------------------------------------------------
Delay:               4.914ns (Levels of Logic = 3)
  Source:            switch_engine_inst/state_clock_counter_0 (FF)
  Destination:       switch_engine_inst/PORT_OUT_DATA_0_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: switch_engine_inst/state_clock_counter_0 to switch_engine_inst/PORT_OUT_DATA_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.585  switch_engine_inst/state_clock_counter_0 (switch_engine_inst/state_clock_counter_0)
     LUT5:I0->O           16   0.254   1.290  switch_engine_inst/GND_11_o_GND_11_o_AND_79_o11 (switch_engine_inst/GND_11_o_GND_11_o_AND_79_o1)
     LUT6:I4->O            1   0.250   0.682  switch_engine_inst/PORT_OUT_DATA[1][7]_PORT_OUT_DATA[1][7]_mux_138_OUT<7>1 (switch_engine_inst/PORT_OUT_DATA[1][7]_PORT_OUT_DATA[1][7]_mux_138_OUT<7>1)
     LUT4:I3->O            2   0.254   0.000  switch_engine_inst/PORT_OUT_DATA[1][7]_PORT_OUT_DATA[1][7]_mux_138_OUT<7>3 (switch_engine_inst/PORT_OUT_DATA[1][7]_PORT_OUT_DATA[1][7]_mux_138_OUT<7>)
     FDRE:D                    0.074          switch_engine_inst/PORT_OUT_DATA_1_7
    ----------------------------------------
    Total                      4.914ns (1.357ns logic, 3.557ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock'
  Clock period: 4.292ns (frequency: 232.992MHz)
  Total number of paths / destination ports: 998 / 198
-------------------------------------------------------------------------
Delay:               4.292ns (Levels of Logic = 2)
  Source:            GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/clock_counter_z_2 (FF)
  Destination:       GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/bit_counter_z_2 (FF)
  Source Clock:      GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock rising
  Destination Clock: GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock rising

  Data Path: GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/clock_counter_z_2 to GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/bit_counter_z_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   1.271  GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/clock_counter_z_2 (GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/clock_counter_z_2)
     LUT5:I0->O            2   0.254   0.726  GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/Mcount_bit_counter_z_val21 (GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/Mcount_bit_counter_z_val_bdd0)
     LUT4:I3->O            4   0.254   0.803  GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/Mcount_bit_counter_z_val11 (GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/Mcount_bit_counter_z_val)
     FDRE:R                    0.459          GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/bit_counter_z_0
    ----------------------------------------
    Total                      4.292ns (1.492ns logic, 2.800ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 253 / 253
-------------------------------------------------------------------------
Offset:              6.187ns (Levels of Logic = 2)
  Source:            nRESET (PAD)
  Destination:       GEN_UARTS[1].UART_CONTROLLERS/rx_fifo_packet_counter_6 (FF)
  Destination Clock: CLK rising

  Data Path: nRESET to GEN_UARTS[1].UART_CONTROLLERS/rx_fifo_packet_counter_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.720  nRESET_IBUF (GEN_UARTS[0].UART_CONTROLLERS/RESET_inv)
     INV:I->O            233   0.255   2.425  reset1_INV_0 (reset)
     FDR:R                     0.459          GEN_UARTS[1].UART_CONTROLLERS/new_packet_added
    ----------------------------------------
    Total                      6.187ns (2.042ns logic, 4.145ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock'
  Total number of paths / destination ports: 102 / 100
-------------------------------------------------------------------------
Offset:              6.187ns (Levels of Logic = 2)
  Source:            nRESET (PAD)
  Destination:       GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/RX_DATA_7 (FF)
  Destination Clock: GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock rising

  Data Path: nRESET to GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/RX_DATA_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.720  nRESET_IBUF (GEN_UARTS[0].UART_CONTROLLERS/RESET_inv)
     INV:I->O            233   0.255   2.425  reset1_INV_0 (reset)
     FDR:R                     0.459          GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_rx_component/rx_m
    ----------------------------------------
    Total                      6.187ns (2.042ns logic, 4.145ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_tx_component/TX_PIN (FF)
  Destination:       UART_TX_PINS<1> (PAD)
  Source Clock:      GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock rising

  Data Path: GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_tx_component/TX_PIN to UART_TX_PINS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_tx_component/TX_PIN (GEN_UARTS[1].UART_CONTROLLERS/uart_interface_inst/uart_tx_component/TX_PIN)
     OBUF:I->O                 2.912          UART_TX_PINS_1_OBUF (UART_TX_PINS<1>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            switch_engine_inst/LED_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLK rising

  Data Path: switch_engine_inst/LED_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  switch_engine_inst/LED_7 (switch_engine_inst/LED_7)
     OBUF:I->O                 2.912          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
CLK                                                         |    4.914|         |         |         |
GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock|    2.338|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
CLK                                                         |    3.946|         |         |         |
GEN_UARTS[0].UART_CONTROLLERS/uart_interface_inst/uart_clock|    4.292|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.72 secs
 
--> 

Total memory usage is 263584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   14 (   0 filtered)

