## Hi, I'm Pranav M

<p>
  <img align="right" src="https://github-readme-stats.vercel.app/api?username=pranav0x0112&theme=holi&show_icons=true&hide_rank=false" width="300">

  open hardware and RISC-V enthusiast.<br><br>
  i work on SoCs, CPUs, and microarchitecture —<br>
  mostly in bluespec, verilog, and sometimes rust.<br><br>
  clean rtl, real code, and understanding how real chips work.
</p>

---

<em>open source all the way — always down to chat RISC-V or digital design.</em>
