{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694054396140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694054396141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  7 10:39:56 2023 " "Processing started: Thu Sep  7 10:39:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694054396141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054396141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054396141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694054396248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694054396248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_divider_to_1Hz-Behav " "Found design unit 1: Clk_divider_to_1Hz-Behav" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/Lab4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_divider_to_1Hz " "Found entity 1: Clk_divider_to_1Hz" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/Lab4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_REGISTER-behavior " "Found design unit 1: MY_REGISTER-behavior" {  } { { "output_files/register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/output_files/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401031 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_REGISTER " "Found entity 1: MY_REGISTER" {  } { { "output_files/register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/output_files/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behav " "Found design unit 1: t_flip_flop-behav" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401031 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/t_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit-behav " "Found design unit 1: counter_8_bit-behav" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401032 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit " "Found entity 1: counter_8_bit" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/counter_8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694054401032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" test_bench.vhd(13) " "VHDL syntax error at test_bench.vhd(13) near text \"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" test_bench.vhd(22) " "VHDL syntax error at test_bench.vhd(22) near text \"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(41) " "VHDL syntax error at test_bench.vhd(41) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(48) " "VHDL syntax error at test_bench.vhd(48) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(52) " "VHDL syntax error at test_bench.vhd(52) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(56) " "VHDL syntax error at test_bench.vhd(56) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(60) " "VHDL syntax error at test_bench.vhd(60) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(64) " "VHDL syntax error at test_bench.vhd(64) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(68) " "VHDL syntax error at test_bench.vhd(68) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(72) " "VHDL syntax error at test_bench.vhd(72) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(76) " "VHDL syntax error at test_bench.vhd(76) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(80) " "VHDL syntax error at test_bench.vhd(80) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(84) " "VHDL syntax error at test_bench.vhd(84) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(88) " "VHDL syntax error at test_bench.vhd(88) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement test_bench.vhd(92) " "VHDL syntax error at test_bench.vhd(92) near text \"WAIT\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Lab4/test_bench.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_bench.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401032 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694054401076 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep  7 10:40:01 2023 " "Processing ended: Thu Sep  7 10:40:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694054401076 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694054401076 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694054401076 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694054401076 ""}
