###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ip-10-70-166-58.il-central-1.compute.internal)
#  Generated on:      Tue Feb 11 17:47:52 2025
#  Design:            lp_riscv_top
#  Command:           report_clock_trees -out_file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/cts//clock_trees.rpt
###############################################################

Clock DAG stats:
================

----------------------------------------------------------
Cell type                 Count    Area        Capacitance
----------------------------------------------------------
Buffers                    151      909.000       0.486
Inverters                    0        0.000       0.000
Integrated Clock Gates      57      489.600       0.227
Discrete Clock Gates         1        4.320       0.003
Clock Logic                  1     6000.000       2.783
All                        210     7402.920       3.498
----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             2189
Enable Latch           1
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               2190
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      7468.550
Leaf      25491.415
Total     32959.965
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       7361.750
Leaf       15997.885
Total      23359.635
-----------------------


Clock DAG capacitances:
=======================

---------------------------------
Type     Gate     Wire     Total
---------------------------------
Top      0.000    0.000     0.000
Trunk    3.500    0.949     4.449
Leaf     2.083    4.019     6.102
Total    5.583    4.968    10.551
---------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
2.085     0.001       0.001      0.001    0.016
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.250       73      0.103       0.046      0.058    0.304    {67 <= 0.150ns, 1 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 2 <= 0.250ns}     {0 <= 0.263ns, 0 <= 0.275ns, 0 <= 0.300ns, 1 <= 0.375ns, 0 > 0.375ns}
Leaf        0.250      138      0.145       0.035      0.085    0.241    {76 <= 0.150ns, 53 <= 0.200ns, 5 <= 0.225ns, 3 <= 0.237ns, 1 <= 0.250ns}                                      -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

--------------------------------------------------
Name                 Type      Inst     Inst Area 
                               Count    (um^2)
--------------------------------------------------
BUF_X16B_A9TR        buffer       1        10.440
BUF_X13B_A9TR        buffer       5        43.200
BUF_X11B_A9TR        buffer      11        83.160
BUF_X9B_A9TR         buffer     115       703.800
BUF_X4B_A9TR         buffer      19        68.400
PREICG_X7P5B_A9TL    icg          3        34.560
PREICG_X5B_A9TL      icg         20       187.200
PREICG_X4B_A9TL      icg         16       138.240
PREICG_X3B_A9TL      icg          4        30.240
PREICG_X2B_A9TL      icg         12        86.400
PREICG_X1B_A9TL      icg          2        12.960
AND2_X4M_A9TL        dcg          1         4.320
PDDW1216SCDG         logic        1      6000.000
--------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
CLK          58    151    0      1       10       20    832.43    10457.3    7402.920   4.968  5.583  PAD_CLK
---------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
CLK              0             0             0            0           0          0       2186       0       3       1         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 58    151    0      1       10     2.89041     20    15.8623  832.430   1045.730    7402.920   4.968  5.583
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       2186       0       3       1         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000    94.112   832.430  114.585
Source-sink manhattan distance (um)   0.000    88.969   832.745  113.797
Source-sink resistance (Ohm)          0.000   139.421  1045.730  141.683
------------------------------------------------------------------------

Transition distribution for half-corner wc_dly_corner:setup.late:
=================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.250       73      0.103       0.046      0.058    0.304    {67 <= 0.150ns, 1 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 2 <= 0.250ns}     {0 <= 0.263ns, 0 <= 0.275ns, 0 <= 0.300ns, 1 <= 0.375ns, 0 > 0.375ns}
Leaf        0.250      138      0.145       0.035      0.085    0.241    {76 <= 0.150ns, 53 <= 0.200ns, 5 <= 0.225ns, 3 <= 0.237ns, 1 <= 0.250ns}                                      -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
CLK                 0                 0               0             0            2
---------------------------------------------------------------------------------------
Total               0                 0               0             0            2
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 2 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 2 violating pins:
=====================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------
Half corner               Violation  Slew    Slew      Dont   Ideal  Target    Pin
                          amount     target  achieved  touch  net?   source    
                                                       net?                    
-------------------------------------------------------------------------------------------------
wc_dly_corner:setup.late    0.054    0.250    0.304    Y      N      explicit  PAD_CLK
wc_dly_corner:setup.late    0.002    0.250    0.252    Y      N      explicit  i_ioring/i_CLK/PAD
-------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via cts_target_max_transition_time attribute.
pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time attribute.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 2 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: CLK:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  58
Minimum clock gating depth :   1
Maximum clock gating depth :   2
Clock gate area (um^2)     : 493.920

Clock Tree Buffering Structure (Logical):

# Buffers             : 151
# Inverters           :   0
  Total               : 151
Minimum depth         :   2
Maximum depth         :   7
Buffering area (um^2) : 909.000

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     6       10       0       3       1         0         0
  1     52      166       0       0       0         0         0
  2      0     2010       0       0       0         0         0
-----------------------------------------------------------------
Total   58     2186       0       3       1         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------
Timing Corner              Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                           Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------
bc_dly_corner:hold.early      0.062          0.069         0.118          0.133      ignored          -      ignored          -
bc_dly_corner:hold.late       0.062          0.069         0.118          0.133      ignored          -      ignored          -
wc_dly_corner:setup.early     0.208          0.241         0.223          0.252      ignored          -      ignored          -
wc_dly_corner:setup.late      0.208          0.241         0.223          0.252      explicit      0.250     explicit     *0.250
------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

