$date
        2025-Apr-24 20:07:17
$end
$version
        Vivado v2024.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 64 " design_1_i/soc12_0_registersOut_0 [63:0] $end
$var reg 64 b design_1_i/soc12_0_registersOut_1 [63:0] $end
$var reg 64 D" design_1_i/soc12_0_registersOut_2 [63:0] $end
$var reg 64 &# design_1_i/soc12_0_registersOut_3 [63:0] $end
$var reg 64 f# design_1_i/soc12_0_registersOut_4 [63:0] $end
$var reg 64 H$ design_1_i/soc12_0_registersOut_5 [63:0] $end
$var reg 64 *% design_1_i/soc12_0_registersOut_6 [63:0] $end
$var reg 64 j% design_1_i/soc12_0_registersOut_7 [63:0] $end
$var reg 64 L& design_1_i/soc12_0_registersOut_8 [63:0] $end
$var reg 64 .' design_1_i/soc12_0_registersOut_9 [63:0] $end
$var reg 64 n' design_1_i/soc12_0_registersOut_10 [63:0] $end
$var reg 64 P( design_1_i/soc12_0_registersOut_11 [63:0] $end
$var reg 64 2) design_1_i/soc12_0_registersOut_12 [63:0] $end
$var reg 64 r) design_1_i/soc12_0_registersOut_13 [63:0] $end
$var reg 64 T* design_1_i/soc12_0_registersOut_14 [63:0] $end
$var reg 64 6+ design_1_i/soc12_0_registersOut_15 [63:0] $end
$var reg 64 v+ design_1_i/soc12_0_registersOut_16 [63:0] $end
$var reg 64 X, design_1_i/soc12_0_registersOut_17 [63:0] $end
$var reg 64 :- design_1_i/soc12_0_registersOut_18 [63:0] $end
$var reg 64 z- design_1_i/soc12_0_registersOut_19 [63:0] $end
$var reg 64 \. design_1_i/soc12_0_registersOut_20 [63:0] $end
$var reg 64 >/ design_1_i/soc12_0_registersOut_21 [63:0] $end
$var reg 64 ~/ design_1_i/soc12_0_registersOut_22 [63:0] $end
$var reg 64 `0 design_1_i/soc12_0_registersOut_23 [63:0] $end
$var reg 64 B1 design_1_i/soc12_0_registersOut_24 [63:0] $end
$var reg 64 $2 design_1_i/soc12_0_registersOut_25 [63:0] $end
$var reg 64 d2 design_1_i/soc12_0_registersOut_26 [63:0] $end
$var reg 64 F3 design_1_i/soc12_0_registersOut_27 [63:0] $end
$var reg 64 (4 design_1_i/soc12_0_registersOut_28 [63:0] $end
$var reg 64 h4 design_1_i/soc12_0_registersOut_29 [63:0] $end
$var reg 64 J5 design_1_i/soc12_0_registersOut_30 [63:0] $end
$var reg 64 ,6 design_1_i/soc12_0_registersOut_31 [63:0] $end
$var reg 64 l6 design_1_i/soc12_0_registersOut_32 [63:0] $end
$var reg 1 N7 design_1_i/soc1_0_robOut_commitFired_1 $end
$var reg 64 O7 design_1_i/soc7_0_robOut_pc_1 [63:0] $end
$var reg 64 18 design_1_i/soc7_0_robOut_instruction_1 [63:0] $end
$var reg 32 q8 design_1_i/counter_1_0_count_out_1 [31:0] $end
$var reg 1 39 _TRIGGER $end
$var reg 1 49 _WINDOW $end
$var reg 1 59 _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b10000000000000000000001100101100 b
b10000000000001111111111111100000 D"
b0 &#
b10000000000001000000000000000000 f#
b0 H$
b1111101000 *%
b1000000000000000000 j%
b0 L&
b1 .'
b0 n'
b10110101011 P(
b111110100000 2)
b1 r)
b10000000000000000100001010110000 T*
b0 6+
b10000000000000000100100001010100 v+
b1010110011 X,
b0 :-
b0 z-
b0 \.
b0 >/
b0 ~/
b0 `0
b0 B1
b0 $2
b0 d2
b0 F3
b1 (4
b0 h4
b10000000000000000100100001011000 J5
b10000000000000000100100001011000 ,6
b101000000000000000000000000000000000 l6
0N7
b10000000000000000000001010100100 O7
b100010011110000011 18
b11001101001001 q8
039
149
059
$end
#88
b10000000000000000000001100101100 O7
b1000000011001100011 18
#93
1N7
#94
0N7
b10000000000000000000001100110000 O7
b1000000000010100010011 18
b11001101001010 q8
#180
1N7
b10000000000000000000001100111000 O7
b10100010111 18
#181
0N7
b10000000000000000000001100111100 O7
b1100011000001010000010100010011 18
b11001101001011 q8
#182
b10000000000000000000001100111000 n'
#187
1N7
#188
b10000000000000000000100101101000 n'
b10000000000000000000001101000000 O7
b11010010000000000000011101111 18
b11001101001100 q8
#189
0N7
b10000000000000000000001101000100 O7
b11011100010111 18
b11001101001101 q8
#190
b10000000000000000000001101000100 b
#276
b10000000000000000000010011100100 O7
b1010100011010000011 18
#434
1N7
#435
0N7
b10000000000000000000010011101000 O7
b10000001101000101001100011 18
b11001101001110 q8
#436
b1010100 r)
#439
1N7
#440
b10000000000000000000010011101100 O7
b1000000011000000000011100110111 18
b11001101001111 q8
#441
b1000000011000000000000000000000 T*
b10000000000000000000010011110000 O7
b1000000011000000000011000110111 18
b11001101010000 q8
#442
b1000000011000000000000000000000 2)
b10000000000000000000010011110100 O7
b100001110000011100010011 18
b11001101010001 q8
#443
b1000000011000000000000000001000 T*
b10000000000000000000010011111000 O7
b10001100000011000010011 18
b11001101010010 q8
#444
b1000000011000000000000000000100 2)
b10000000000000000000010011111100 O7
b101010000010100010011 18
b11001101010011 q8
#445
0N7
b10000000000000000000010100000000 O7
b1110010011110000011 18
b11001101010100 q8
#446
b10000000000000000000100101101001 n'
#480
1N7
#481
0N7
b10000000000000000000010100000100 O7
b100001111111011110010011 18
b11001101010101 q8
#482
b100 6+
#485
1N7
#486
b0 6+
b10000000000000000000010100001000 O7
b11111110000001111001110011100011 18
b11001101010110 q8
#487
b10000000000000000000010100001100 O7
b1101000011010011011 18
b11001101010111 q8
#488
0N7
b10000000000000000000010100010000 O7
b110101100010000000100011 18
b11001101011000 q8
#497
1N7
#498
0N7
b10000000000000000000010100010100 O7
b1010100011010000011 18
b11001101011001 q8
#506
1N7
#507
0N7
b10000000000000000000010100011000 O7
b11111110000001101001001011100011 18
b11001101011010 q8
#508
b1101000 r)
#511
1N7
#512
0N7
b10000000000000000000010100011100 O7
b1000000001100111 18
b11001101011011 q8
139
#601
b10000000000000000000010011111100 O7
b101010000010100010011 18
#606
1N7
#607
0N7
b10000000000000000000010100000000 O7
b1110010011110000011 18
b11001101011100 q8
#608
b10000000000000000000100101101010 n'
