<stg><name>macply</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:0 %y_V_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %y_V_read

]]></Node>
<StgValue><ssdm name="y_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:1 %x_V_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %x_V_read

]]></Node>
<StgValue><ssdm name="x_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
entry:2 %result_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %result_V_read

]]></Node>
<StgValue><ssdm name="result_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="170" op_0_bw="85">
<![CDATA[
entry:3 %sext_ln1317 = sext i85 %x_V_read_2

]]></Node>
<StgValue><ssdm name="sext_ln1317"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="170" op_0_bw="85">
<![CDATA[
entry:4 %sext_ln1319 = sext i85 %y_V_read_2

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry:5 %r_V = mul i170 %sext_ln1319, i170 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="177" op_0_bw="170">
<![CDATA[
entry:6 %sext_ln859 = sext i170 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
entry:7 %add_ln859 = add i177 %sext_ln859, i177 %result_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="177">
<![CDATA[
entry:8 %ret_ln7 = ret i177 %add_ln859

]]></Node>
<StgValue><ssdm name="ret_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
