// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2026 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:hls:icmp_server:1.0
// IP Revision: 2114440076

`timescale 1ns/1ps

(* IP_DEFINITION_SOURCE = "HLS" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module network_layer_bd_icmp_server_0 (
  ap_clk,
  ap_rst_n,
  s_axis_icmp_TVALID,
  s_axis_icmp_TREADY,
  s_axis_icmp_TDATA,
  s_axis_icmp_TLAST,
  s_axis_icmp_TKEEP,
  s_axis_icmp_TSTRB,
  myIpAddress,
  m_axis_icmp_TVALID,
  m_axis_icmp_TREADY,
  m_axis_icmp_TDATA,
  m_axis_icmp_TLAST,
  m_axis_icmp_TKEEP,
  m_axis_icmp_TSTRB
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axis_icmp:m_axis_icmp, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN network_layer_bd_ap_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *)
input wire ap_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *)
input wire ap_rst_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_icmp TVALID" *)
input wire s_axis_icmp_TVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_icmp TREADY" *)
output wire s_axis_icmp_TREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_icmp TDATA" *)
input wire [511 : 0] s_axis_icmp_TDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_icmp TLAST" *)
input wire [0 : 0] s_axis_icmp_TLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_icmp TKEEP" *)
input wire [63 : 0] s_axis_icmp_TKEEP;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_icmp, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN network_layer_bd_ap_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_icmp TSTRB" *)
input wire [63 : 0] s_axis_icmp_TSTRB;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME myIpAddress, LAYERED_METADATA undef" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 myIpAddress DATA" *)
input wire [31 : 0] myIpAddress;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_icmp TVALID" *)
output wire m_axis_icmp_TVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_icmp TREADY" *)
input wire m_axis_icmp_TREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_icmp TDATA" *)
output wire [511 : 0] m_axis_icmp_TDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_icmp TLAST" *)
output wire [0 : 0] m_axis_icmp_TLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_icmp TKEEP" *)
output wire [63 : 0] m_axis_icmp_TKEEP;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_icmp, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN network_layer_bd_ap_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_icmp TSTRB" *)
output wire [63 : 0] m_axis_icmp_TSTRB;

(* SDX_KERNEL = "true" *)
(* SDX_KERNEL_TYPE = "hls" *)
(* SDX_KERNEL_SIM_INST = "" *)
  icmp_server inst (
    .ap_clk(ap_clk),
    .ap_rst_n(ap_rst_n),
    .s_axis_icmp_TVALID(s_axis_icmp_TVALID),
    .s_axis_icmp_TREADY(s_axis_icmp_TREADY),
    .s_axis_icmp_TDATA(s_axis_icmp_TDATA),
    .s_axis_icmp_TLAST(s_axis_icmp_TLAST),
    .s_axis_icmp_TKEEP(s_axis_icmp_TKEEP),
    .s_axis_icmp_TSTRB(s_axis_icmp_TSTRB),
    .myIpAddress(myIpAddress),
    .m_axis_icmp_TVALID(m_axis_icmp_TVALID),
    .m_axis_icmp_TREADY(m_axis_icmp_TREADY),
    .m_axis_icmp_TDATA(m_axis_icmp_TDATA),
    .m_axis_icmp_TLAST(m_axis_icmp_TLAST),
    .m_axis_icmp_TKEEP(m_axis_icmp_TKEEP),
    .m_axis_icmp_TSTRB(m_axis_icmp_TSTRB)
  );
endmodule
