// Seed: 4043455202
program module_0;
  assign id_1 = id_1;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  string id_4;
  wire id_5, id_6;
  assign id_4 = "";
  module_0 modCall_1 ();
  reg id_7, id_8, id_9, id_10, id_11;
  wire id_12, id_13;
  wire id_14;
  bit  id_15;
  wire id_16;
  always id_15 <= id_9;
endmodule
module module_2 (
    output logic id_0
);
  logic id_2;
  final id_0 <= -1;
  always id_0 = id_2;
  module_0 modCall_1 ();
endmodule
