# Copyright 2018 The Cirq Developers
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     https://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

import dataclasses
import functools
import operator
from typing import (
    Any,
    Callable,
    cast,
    Dict,
    Iterable,
    List,
    Optional,
    Set,
    Tuple,
    Union,
    TYPE_CHECKING,
)

import numpy as np
import sympy
from ply import yacc

from cirq import ops, value, Circuit, CircuitOperation, CX, FrozenCircuit, NamedQubit
from cirq.circuits.qasm_output import QasmUGate
from cirq.contrib.qasm_import._lexer import QasmLexer
from cirq.contrib.qasm_import.exception import QasmException


if TYPE_CHECKING:
    import cirq


class Qasm:
    """Qasm stores the final result of the Qasm parsing."""

    def __init__(
        self, supported_format: bool, qelib1_include: bool, qregs: dict, cregs: dict, c: Circuit
    ):
        # defines whether the Quantum Experience standard header
        # is present or not
        self.qelib1Include = qelib1_include
        # defines if it has a supported format or not
        self.supportedFormat = supported_format
        # circuit
        self.qregs = qregs
        self.cregs = cregs
        self.circuit = c


def _generate_op_qubits(args: List[List[ops.Qid]], lineno: int) -> List[List[ops.Qid]]:
    """Generates the Cirq qubits for an operation from the OpenQASM qregs.

    OpenQASM gates can be applied on single qubits and qubit registers.
    We represent single qubits as registers of size 1.
    Based on the OpenQASM spec (https://arxiv.org/abs/1707.03429),
    single qubit arguments can be mixed with qubit registers.
    Given quantum registers of length reg_size and single qubits are both
    used as arguments, we generate reg_size GateOperations via iterating
    through each qubit of the registers 0 to n-1 and use the same one
    qubit from the "single-qubit registers" for each operation."""
    reg_sizes = np.unique([len(reg) for reg in args])
    if len(reg_sizes) > 2 or (len(reg_sizes) > 1 and reg_sizes[0] != 1):
        raise QasmException(
            f"Non matching quantum registers of length {reg_sizes} at line {lineno}"
        )
    op_qubits_gen = functools.reduce(
        cast(Callable[[List['cirq.Qid'], List['cirq.Qid']], List['cirq.Qid']], np.broadcast), args
    )
    op_qubits = [[q] if isinstance(q, ops.Qid) else q for q in op_qubits_gen]
    if any(len(set(q)) < len(q) for q in op_qubits):
        raise QasmException(f"Overlapping qubits in arguments at line {lineno}")
    return op_qubits


class QasmGateStatement:
    """Specifies how to convert a call to an OpenQASM gate
    to a list of `cirq.GateOperation`s.

    Has the responsibility to validate the arguments
    and parameters of the call and to generate a list of corresponding
    `cirq.GateOperation`s in the `on` method.
    """

    def __init__(
        self,
        qasm_gate: str,
        cirq_gate: Union[ops.Gate, Callable[[List[float]], ops.Gate]],
        num_params: int,
        num_args: int,
    ):
        """Initializes a Qasm gate statement.

        Args:
            qasm_gate: The symbol of the QASM gate.
            cirq_gate: The gate class on the cirq side.
            num_params: The number of params taken by this gate.
            num_args: The number of qubits (used in validation) this
                gate takes.
        """
        self.qasm_gate = qasm_gate
        self.cirq_gate = cirq_gate
        self.num_params = num_params

        # at least one quantum argument is mandatory for gates to act on
        assert num_args >= 1
        self.num_args = num_args

    def _validate_args(self, args: List[List[ops.Qid]], lineno: int):
        if len(args) != self.num_args:
            raise QasmException(
                f"{self.qasm_gate} only takes {self.num_args} arg(s) (qubits and/or registers), "
                f"got: {len(args)}, at line {lineno}"
            )

    def _validate_params(self, params: List[value.TParamVal], lineno: int):
        if len(params) != self.num_params:
            raise QasmException(
                f"{self.qasm_gate} takes {self.num_params} parameter(s), "
                f"got: {len(params)}, at line {lineno}"
            )

    def on(
        self, params: List[value.TParamVal], args: List[List[ops.Qid]], lineno: int
    ) -> Iterable[ops.Operation]:
        self._validate_args(args, lineno)
        self._validate_params(params, lineno)

        # the actual gate we'll apply the arguments to might be a parameterized
        # or non-parameterized gate
        final_gate: ops.Gate = (
            self.cirq_gate if isinstance(self.cirq_gate, ops.Gate) else self.cirq_gate(params)
        )
        for qubits in _generate_op_qubits(args, lineno):
            yield final_gate.on(*qubits)


@dataclasses.dataclass
class CustomGate:
    """Represents an invocation of a user-defined gate.

    The custom gate definition is encoded here as a `FrozenCircuit`, and the
    arguments (params and qubits) of the specific invocation of that gate are
    stored here too. When `on` is called, we create a CircuitOperation, mapping
    the qubits and params to the values provided."""

    name: str
    circuit: FrozenCircuit
    params: Tuple[str, ...]
    qubits: Tuple[ops.Qid, ...]

    def on(
        self, params: List[value.TParamVal], args: List[List[ops.Qid]], lineno: int
    ) -> Iterable[ops.Operation]:
        if len(params) != len(self.params):
            raise QasmException(f"Wrong number of params for '{self.name}' at line {lineno}")
        if len(args) != len(self.qubits):
            raise QasmException(f"Wrong number of qregs for '{self.name}' at line {lineno}")
        for qubits in _generate_op_qubits(args, lineno):
            yield CircuitOperation(
                self.circuit,
                param_resolver={k: v for k, v in zip(self.params, params)},
                qubit_map={k: v for k, v in zip(self.qubits, qubits)},
            )


class QasmParser:
    """Parser for QASM strings.

    Example:

        qasm = "OPENQASM 2.0; qreg q1[2]; CX q1[0], q1[1];"
        parsedQasm = QasmParser().parse(qasm)
    """

    def __init__(self) -> None:
        self.parser = yacc.yacc(module=self, debug=False, write_tables=False)
        self.circuit = Circuit()
        self.qregs: Dict[str, int] = {}
        self.cregs: Dict[str, int] = {}
        self.gate_set: Dict[str, Union[CustomGate, QasmGateStatement]] = {**self.basic_gates}
        """The gates available to use in the circuit, including those from libraries, and
         user-defined ones."""
        self.in_custom_gate_scope = False
        """This is set to True when the parser is in the middle of parsing a custom gate
         definition."""
        self.custom_gate_scoped_params: Set[str] = set()
        """The params declared within the current custom gate definition. Empty if not in
         custom gate scope."""
        self.custom_gate_scoped_qubits: Dict[str, ops.Qid] = {}
        """The qubits declared within the current custom gate definition. Empty if not in
         custom gate scope."""
        self.qelibinc = False
        self.lexer = QasmLexer()
        self.supported_format = False
        self.parsedQasm: Optional[Qasm] = None
        self.qubits: Dict[str, ops.Qid] = {}
        self.functions = {
            'sin': np.sin,
            'cos': np.cos,
            'tan': np.tan,
            'exp': np.exp,
            'ln': np.log,
            'sqrt': np.sqrt,
            'acos': np.arccos,
            'atan': np.arctan,
            'asin': np.arcsin,
        }

        self.binary_operators = {
            '+': operator.add,
            '-': operator.sub,
            '*': operator.mul,
            '/': operator.truediv,
            '^': operator.pow,
        }

    basic_gates: Dict[str, QasmGateStatement] = {
        'CX': QasmGateStatement(qasm_gate='CX', cirq_gate=CX, num_params=0, num_args=2),
        'U': QasmGateStatement(
            qasm_gate='U',
            num_params=3,
            num_args=1,
            # QasmUGate expects half turns
            cirq_gate=(lambda params: QasmUGate(*[p / np.pi for p in params])),
        ),
    }

    qelib_gates = {
        'rx': QasmGateStatement(
            qasm_gate='rx', cirq_gate=(lambda params: ops.rx(params[0])), num_params=1, num_args=1
        ),
        'sx': QasmGateStatement(
            qasm_gate='sx', num_params=0, num_args=1, cirq_gate=ops.XPowGate(exponent=0.5)
        ),
        'sxdg': QasmGateStatement(
            qasm_gate='sxdg', num_params=0, num_args=1, cirq_gate=ops.XPowGate(exponent=-0.5)
        ),
        'ry': QasmGateStatement(
            qasm_gate='ry', cirq_gate=(lambda params: ops.ry(params[0])), num_params=1, num_args=1
        ),
        'rz': QasmGateStatement(
            qasm_gate='rz', cirq_gate=(lambda params: ops.rz(params[0])), num_params=1, num_args=1
        ),
        'id': QasmGateStatement(
            qasm_gate='id', cirq_gate=ops.IdentityGate(1), num_params=0, num_args=1
        ),
        'u1': QasmGateStatement(
            qasm_gate='u1',
            cirq_gate=(lambda params: QasmUGate(0, 0, params[0] / np.pi)),
            num_params=1,
            num_args=1,
        ),
        'u2': QasmGateStatement(
            qasm_gate='u2',
            cirq_gate=(lambda params: QasmUGate(0.5, params[0] / np.pi, params[1] / np.pi)),
            num_params=2,
            num_args=1,
        ),
        'u3': QasmGateStatement(
            qasm_gate='u3',
            num_params=3,
            num_args=1,
            cirq_gate=(lambda params: QasmUGate(*[p / np.pi for p in params])),
        ),
        'r': QasmGateStatement(
            qasm_gate='r',
            num_params=2,
            num_args=1,
            cirq_gate=(
                lambda params: QasmUGate(
                    params[0] / np.pi, (params[1] / np.pi) - 0.5, (-params[1] / np.pi) + 0.5
                )
            ),
        ),
        'x': QasmGateStatement(qasm_gate='x', num_params=0, num_args=1, cirq_gate=ops.X),
        'y': QasmGateStatement(qasm_gate='y', num_params=0, num_args=1, cirq_gate=ops.Y),
        'z': QasmGateStatement(qasm_gate='z', num_params=0, num_args=1, cirq_gate=ops.Z),
        'h': QasmGateStatement(qasm_gate='h', num_params=0, num_args=1, cirq_gate=ops.H),
        's': QasmGateStatement(qasm_gate='s', num_params=0, num_args=1, cirq_gate=ops.S),
        't': QasmGateStatement(qasm_gate='t', num_params=0, num_args=1, cirq_gate=ops.T),
        'cx': QasmGateStatement(qasm_gate='cx', cirq_gate=CX, num_params=0, num_args=2),
        'cy': QasmGateStatement(
            qasm_gate='cy', cirq_gate=ops.ControlledGate(ops.Y), num_params=0, num_args=2
        ),
        'cz': QasmGateStatement(qasm_gate='cz', cirq_gate=ops.CZ, num_params=0, num_args=2),
        'ch': QasmGateStatement(
            qasm_gate='ch', cirq_gate=ops.ControlledGate(ops.H), num_params=0, num_args=2
        ),
        'cu1': QasmGateStatement(
            qasm_gate='cu1',
            num_params=1,
            num_args=2,
            cirq_gate=(lambda params: ops.ControlledGate(QasmUGate(0, 0, params[0] / np.pi))),
        ),
        'cu3': QasmGateStatement(
            qasm_gate='cu3',
            num_params=3,
            num_args=2,
            cirq_gate=(lambda params: ops.ControlledGate(QasmUGate(*[p / np.pi for p in params]))),
        ),
        'crz': QasmGateStatement(
            qasm_gate='crz',
            num_params=1,
            num_args=2,
            cirq_gate=(lambda params: ops.ControlledGate(ops.rz(params[0]))),
        ),
        'swap': QasmGateStatement(qasm_gate='swap', cirq_gate=ops.SWAP, num_params=0, num_args=2),
        'cswap': QasmGateStatement(
            qasm_gate='cswap', num_params=0, num_args=3, cirq_gate=ops.CSWAP
        ),
        'ccx': QasmGateStatement(qasm_gate='ccx', num_params=0, num_args=3, cirq_gate=ops.CCX),
        'sdg': QasmGateStatement(qasm_gate='sdg', num_params=0, num_args=1, cirq_gate=ops.S**-1),
        'tdg': QasmGateStatement(qasm_gate='tdg', num_params=0, num_args=1, cirq_gate=ops.T**-1),
    }

    tokens = QasmLexer.tokens
    start = 'start'

    precedence = (('left', '+', '-'), ('left', '*', '/'), ('right', '^'))

    def p_start(self, p):
        """start : qasm"""
        p[0] = p[1]

    def p_qasm_format_only(self, p):
        """qasm : format"""
        self.supported_format = True
        p[0] = Qasm(self.supported_format, self.qelibinc, self.qregs, self.cregs, self.circuit)

    def p_qasm_no_format_specified_error(self, p):
        """qasm : QELIBINC
        | STDGATESINC
        | circuit"""
        if self.supported_format is False:
            raise QasmException("Missing 'OPENQASM 2.0;' statement")

    def p_qasm_include(self, p):
        """qasm : qasm QELIBINC"""
        self.qelibinc = True
        self.gate_set |= self.qelib_gates
        p[0] = Qasm(self.supported_format, self.qelibinc, self.qregs, self.cregs, self.circuit)

    def p_qasm_include_stdgates(self, p):
        """qasm : qasm STDGATESINC"""
        self.qelibinc = True
        self.gate_set |= self.qelib_gates
        p[0] = Qasm(self.supported_format, self.qelibinc, self.qregs, self.cregs, self.circuit)

    def p_qasm_circuit(self, p):
        """qasm : qasm circuit"""
        p[0] = Qasm(self.supported_format, self.qelibinc, self.qregs, self.cregs, p[2])

    def p_format(self, p):
        """format : FORMAT_SPEC"""
        if p[1] not in ["2.0", "3.0"]:
            raise QasmException(
                f"Unsupported OpenQASM version: {p[1]}, "
                "only 2.0 and 3.0 are supported currently by Cirq"
            )

    # circuit : new_reg circuit
    #         | gate_op circuit
    #         | measurement circuit
    #         | reset circuit
    #         | if circuit
    #         | empty

    def p_circuit_reg(self, p):
        """circuit : new_reg circuit"""
        p[0] = self.circuit

    def p_circuit_gate_or_measurement_or_if(self, p):
        """circuit :  circuit gate_op
        |  circuit measurement
        |  circuit reset
        |  circuit if"""
        self.circuit.append(p[2])
        p[0] = self.circuit

    def p_circuit_empty(self, p):
        """circuit : empty"""
        p[0] = self.circuit

    def p_circuit_gate_def(self, p):
        """circuit : gate_def"""
        p[0] = self.circuit

    # qreg and creg

    def p_new_reg(self, p):
        """new_reg : QREG ID '[' NATURAL_NUMBER ']' ';'
        | QUBIT '[' NATURAL_NUMBER ']' ID ';'
        | QUBIT ID ';'
        | CREG ID '[' NATURAL_NUMBER ']' ';'
        | BIT '[' NATURAL_NUMBER ']' ID ';'
        | BIT ID ';'
        """
        if p[1] == "qreg" or p[1] == "creg":
            # QREG ID '[' NATURAL_NUMBER ']' ';'
            name, length = p[2], p[4]
        else:
            if len(p) < 5:
                # QUBIT ID ';' | BIT ID ';'
                name = p[2]
                length = 1
            else:
                # QUBIT '[' NATURAL_NUMBER ']' ID ';'
                name, length = p[5], p[3]
        if name in self.qregs.keys() or name in self.cregs.keys():
            raise QasmException(f"{name} is already defined at line {p.lineno(2)}")
        if length == 0:
            raise QasmException(f"Illegal, zero-length register '{name}' at line {p.lineno(4)}")
        if p[1] == "qreg" or p[1] == "qubit":
            self.qregs[name] = length
        else:
            self.cregs[name] = length
        p[0] = (name, length)

    # gate operations
    # gate_op : ID qargs
    #         | ID ( params ) qargs

    def p_gate_op_no_params(self, p):
        """gate_op :  ID qargs"""
        self._resolve_gate_operation(p[2], gate=p[1], p=p, params=[])

    def p_gate_op_with_params(self, p):
        """gate_op :  ID '(' params ')' qargs"""
        self._resolve_gate_operation(args=p[5], gate=p[1], p=p, params=p[3])

    def _resolve_gate_operation(
        self, args: List[List[ops.Qid]], gate: str, p: Any, params: List[value.TParamVal]
    ):
        if gate not in self.gate_set:
            tip = ", did you forget to include qelib1.inc?" if not self.qelibinc else ""
            msg = f'Unknown gate "{gate}" at line {p.lineno(1)}{tip}'
            raise QasmException(msg)
        p[0] = self.gate_set[gate].on(args=args, params=params, lineno=p.lineno(1))

    # params : parameter ',' params
    #        | parameter

    def p_params_multiple(self, p):
        """params : expr ',' params"""
        p[3].insert(0, p[1])
        p[0] = p[3]

    def p_params_single(self, p):
        """params : expr"""
        p[0] = [p[1]]

    # expr : term
    #            | ID
    #            | func '(' expression ')'
    #            | binary_op
    #            | unary_op

    def p_expr_term(self, p):
        """expr : term"""
        p[0] = p[1]

    def p_expr_identifier(self, p):
        """expr : ID"""
        if not self.in_custom_gate_scope:
            raise QasmException(f"Parameter '{p[1]}' in line {p.lineno(1)} not supported")
        if p[1] not in self.custom_gate_scoped_params:
            raise QasmException(f"Undefined parameter '{p[1]}' in line {p.lineno(1)}'")
        p[0] = sympy.Symbol(p[1])

    def p_expr_parens(self, p):
        """expr : '(' expr ')'"""
        p[0] = p[2]

    def p_expr_function_call(self, p):
        """expr : ID '(' expr ')'"""
        func = p[1]
        if func not in self.functions.keys():
            raise QasmException(f"Function not recognized: '{func}' at line {p.lineno(1)}")
        p[0] = self.functions[func](p[3])

    def p_expr_unary(self, p):
        """expr : '-' expr
        | '+' expr"""
        if p[1] == '-':
            p[0] = -p[2]
        else:
            p[0] = p[2]

    def p_expr_binary(self, p):
        """expr : expr '*' expr
        | expr '/' expr
        | expr '+' expr
        | expr '-' expr
        | expr '^' expr
        """
        p[0] = self.binary_operators[p[2]](p[1], p[3])

    def p_term(self, p):
        """term : NUMBER
        | NATURAL_NUMBER
        | PI"""
        p[0] = p[1]

    # qargs : qarg ',' qargs
    #      | qarg ';'

    def p_args_multiple(self, p):
        """qargs : qarg ',' qargs"""
        p[3].insert(0, p[1])
        p[0] = p[3]

    def p_args_single(self, p):
        """qargs : qarg ';'"""
        p[0] = [p[1]]

    # qarg : ID
    #     | ID '[' NATURAL_NUMBER ']'

    def p_quantum_arg_register(self, p):
        """qarg : ID"""
        reg = p[1]
        if self.in_custom_gate_scope:
            if reg not in self.custom_gate_scoped_qubits:
                if reg not in self.qregs:
                    msg = f"Undefined qubit '{reg}'"
                else:
                    msg = f"'{reg}' is a register, not a qubit"
                raise QasmException(f"{msg} at line {p.lineno(1)}")
            p[0] = [self.custom_gate_scoped_qubits[reg]]
            return
        if reg not in self.qregs.keys():
            raise QasmException(f'Undefined quantum register "{reg}" at line {p.lineno(1)}')
        qubits = []
        for idx in range(self.qregs[reg]):
            arg_name = self.make_name(idx, reg)
            if arg_name not in self.qubits.keys():
                self.qubits[arg_name] = NamedQubit(arg_name)
            qubits.append(self.qubits[arg_name])
        p[0] = qubits

    # carg : ID
    #     | ID '[' NATURAL_NUMBER ']'

    def p_classical_arg_register(self, p):
        """carg : ID"""
        reg = p[1]
        if reg not in self.cregs.keys():
            raise QasmException(f'Undefined classical register "{reg}" at line {p.lineno(1)}')

        p[0] = [self.make_name(idx, reg) for idx in range(self.cregs[reg])]

    def make_name(self, idx, reg):
        return str(reg) + "_" + str(idx)

    def p_quantum_arg_bit(self, p):
        """qarg : ID '[' NATURAL_NUMBER ']'"""
        reg = p[1]
        idx = p[3]
        if self.in_custom_gate_scope:
            raise QasmException(f"Unsupported indexed qreg '{reg}[{idx}]' at line {p.lineno(1)}")
        arg_name = self.make_name(idx, reg)
        if reg not in self.qregs.keys():
            raise QasmException(f'Undefined quantum register "{reg}" at line {p.lineno(1)}')
        size = self.qregs[reg]
        if idx >= size:
            raise QasmException(
                f'Out of bounds qubit index {idx} '
                f'on register {reg} of size {size} '
                f'at line {p.lineno(1)}'
            )
        if arg_name not in self.qubits.keys():
            self.qubits[arg_name] = NamedQubit(arg_name)
        p[0] = [self.qubits[arg_name]]

    def p_classical_arg_bit(self, p):
        """carg : ID '[' NATURAL_NUMBER ']'"""
        reg = p[1]
        idx = p[3]
        arg_name = self.make_name(idx, reg)
        if reg not in self.cregs.keys():
            raise QasmException(f'Undefined classical register "{reg}" at line {p.lineno(1)}')

        size = self.cregs[reg]
        if idx >= size:
            raise QasmException(
                f'Out of bounds bit index {idx} '
                f'on classical register {reg} of size {size} '
                f'at line {p.lineno(1)}'
            )
        p[0] = [arg_name]

    # measurement operations
    # measurement : MEASURE qarg ARROW carg

    def p_measurement(self, p):
        """measurement : MEASURE qarg ARROW carg ';'
        | carg '=' MEASURE qarg ';'"""
        if p[1] == 'measure':
            qreg = p[2]
            creg = p[4]
        else:
            qreg = p[4]
            creg = p[1]

        if len(qreg) != len(creg):
            raise QasmException(
                f'mismatched register sizes {len(qreg)} -> {len(creg)} for measurement '
                f'at line {p.lineno(1)}'
            )

        p[0] = [
            ops.MeasurementGate(num_qubits=1, key=creg[i]).on(qreg[i]) for i in range(len(qreg))
        ]

    # reset operations
    # reset : RESET qarg

    def p_reset(self, p):
        """reset : RESET qarg ';'"""
        qreg = p[2]

        p[0] = [ops.ResetChannel().on(qreg[i]) for i in range(len(qreg))]

    # if operations
    # if : IF '(' carg EQ NATURAL_NUMBER ')' ID qargs

    def p_if(self, p):
        """if : IF '(' carg EQ NATURAL_NUMBER ')' gate_op"""
        # We have to split the register into bits (since that's what measurement does above),
        # and create one condition per bit, checking against that part of the binary value.
        conditions = []
        for i, key in enumerate(p[3]):
            v = (p[5] >> i) & 1
            conditions.append(sympy.Eq(sympy.Symbol(key), v))
        p[0] = [
            ops.ClassicallyControlledOperation(conditions=conditions, sub_operation=tuple(p[7])[0])
        ]

    def p_gate_params_multiple(self, p):
        """gate_params : ID ',' gate_params"""
        self.p_gate_params_single(p)
        p[0] += p[3]

    def p_gate_params_single(self, p):
        """gate_params : ID"""
        self.in_custom_gate_scope = True
        self.custom_gate_scoped_params.add(p[1])
        p[0] = [p[1]]

    def p_gate_qubits_multiple(self, p):
        """gate_qubits : ID ',' gate_qubits"""
        self.p_gate_qubits_single(p)
        p[0] += p[3]

    def p_gate_qubits_single(self, p):
        """gate_qubits : ID"""
        self.in_custom_gate_scope = True
        q = NamedQubit(p[1])
        self.custom_gate_scoped_qubits[p[1]] = q
        p[0] = [q]

    def p_gate_ops(self, p):
        """gate_ops : gate_op gate_ops"""
        p[0] = [p[1]] + p[2]

    def p_gate_ops_empty(self, p):
        """gate_ops : empty"""
        self.in_custom_gate_scope = True
        p[0] = []

    def p_gate_def_parameterized(self, p):
        """gate_def : GATE ID '(' gate_params ')' gate_qubits '{' gate_ops '}'"""
        self._gate_def(p, has_params=True)

    def p_gate_def(self, p):
        """gate_def : GATE ID gate_qubits '{' gate_ops '}'"""
        self._gate_def(p, has_params=False)

    def _gate_def(self, p: List[Any], *, has_params: bool):
        name = p[2]
        gate_params = tuple(p[4]) if has_params else ()
        offset = 3 if has_params else 0
        gate_qubits = tuple(p[3 + offset])
        gate_ops = p[5 + offset]
        circuit = Circuit(gate_ops).freeze()
        gate_def = CustomGate(name, circuit, gate_params, gate_qubits)
        self.gate_set[name] = gate_def
        self.custom_gate_scoped_params.clear()
        self.custom_gate_scoped_qubits.clear()
        self.in_custom_gate_scope = False
        p[0] = gate_def

    def p_error(self, p):
        if p is None:
            raise QasmException('Unexpected end of file')

        raise QasmException(
            f"""Syntax error: '{p.value}'
{self.debug_context(p)}
at line {p.lineno}, column {self.find_column(p)}"""
        )

    def find_column(self, p):
        line_start = self.qasm.rfind('\n', 0, p.lexpos) + 1
        return (p.lexpos - line_start) + 1

    def p_empty(self, p):
        """empty :"""

    def parse(self, qasm: str) -> Qasm:
        if self.parsedQasm is None:
            self.qasm = qasm
            self.lexer.input(self.qasm)
            self.parsedQasm = self.parser.parse(lexer=self.lexer)
        return self.parsedQasm

    def debug_context(self, p):
        debug_start = max(self.qasm.rfind('\n', 0, p.lexpos) + 1, p.lexpos - 5)
        debug_end = min(self.qasm.find('\n', p.lexpos, p.lexpos + 5), p.lexpos + 5)

        return (
            "..."
            + self.qasm[debug_start:debug_end]
            + "\n"
            + (" " * (3 + p.lexpos - debug_start))
            + "^"
        )
