# Reading pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:51 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 14:24:51 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:51 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 14:24:51 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:51 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(7): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 14:24:51 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}"
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:38 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 14:25:38 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:38 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 14:25:38 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:38 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(51): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(51): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(51): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(51): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Note: C:/code/miha/soc/1ps_6/top_tb.vhd(110): VHDL Compiler exiting
# End time: 14:25:38 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}"
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:26:40 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 14:26:41 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:26:41 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 14:26:41 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:26:41 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 14:26:41 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 14:26:41 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /top_tb/DUT

do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:55 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:02:55 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:55 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:02:55 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:55 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:02:55 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:02:59 on Jan 27,2022, Elapsed time: 1:36:18
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:02:59 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top_tb/DUT
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:07:57 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:07:57 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:07:57 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:07:58 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:07:58 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:07:58 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:08:04 on Jan 27,2022, Elapsed time: 0:05:05
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:08:04 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 0 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 35 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
add wave -position end sim:/top_tb/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 0 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 75 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:24 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:12:24 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:24 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:12:25 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:25 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:12:25 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:12:29 on Jan 27,2022, Elapsed time: 0:04:25
# Errors: 2, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:12:29 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 0 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 35 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
add wave -position end sim:/top_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 0 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 75 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 0 (rem: 0 ); 
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 115 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 0 (rem: 0 ); 
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 155 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
add dataflow \
sim:/top_tb/DUT/count_divisions_reg 
# WARNING: No extended dataflow license exists
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:04 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:26:04 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:04 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:26:04 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:04 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:26:04 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:26:05 on Jan 27,2022, Elapsed time: 0:13:36
# Errors: 4, Warnings: 4
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:26:05 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 3 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 75 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
add wave -position end sim:/top_tb/DUT/*
run -all
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 5 (rem: 0 ); 
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 115 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
run
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 7 (rem: 0 ); 
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 155 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:57 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:34:57 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:57 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:34:57 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:57 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:34:57 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:34:59 on Jan 27,2022, Elapsed time: 0:08:54
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:34:59 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 3 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 75 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:51 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:35:51 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:51 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:35:51 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:51 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:35:51 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:35:54 on Jan 27,2022, Elapsed time: 0:00:55
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:35:54 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 3 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 75 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
step -out
# Next activity is in 5 ns.
add wave -position end  sim:/top_tb/DUT/actual_divident_next
add wave -position end  sim:/top_tb/DUT/actual_divident_reg
add wave -position end  sim:/top_tb/DUT/actual_divisor_next
add wave -position end  sim:/top_tb/DUT/actual_divisor_reg
add wave -position end  sim:/top_tb/DUT/count_divisions_next
add wave -position end  sim:/top_tb/DUT/count_divisions_reg
add wave -position end  sim:/top_tb/DUT/divident_next
add wave -position end  sim:/top_tb/DUT/divident_reg
add wave -position end  sim:/top_tb/DUT/divisor_next
add wave -position end  sim:/top_tb/DUT/divisor_reg
add wave -position end  sim:/top_tb/DUT/inbetween_result_next
add wave -position end  sim:/top_tb/DUT/inbetween_result_reg
add wave -position end  sim:/top_tb/DUT/quotient_next
add wave -position end  sim:/top_tb/DUT/quotient_reg
add wave -position end  sim:/top_tb/DUT/reminder_next
add wave -position end  sim:/top_tb/DUT/reminder_reg
add wave -position end  sim:/top_tb/DUT/state_next
add wave -position end  sim:/top_tb/DUT/state_reg
run
run
run
run
run
run
run
run
run
run
run
run -all
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 5 (rem: 0 ); 
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 115 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
run -all
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 7 (rem: 0 ); 
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 155 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
run -all
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 9 (rem: 0 ); 
#    Time: 195 ns  Iteration: 2  Instance: /top_tb
# ** Failure: FAILURE (NO MATCH): the expected and modelled outputs do not match.
#    Time: 195 ns  Iteration: 2  Process: /top_tb/line__52 File: C:/code/miha/soc/1ps_6/top_tb.vhd
# Break in Subprogram check_dut at C:/code/miha/soc/1ps_6/top_tb.vhd line 87
# WARNING: No extended dataflow license exists
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:23 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:43:24 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:24 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 16:43:24 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:24 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 16:43:24 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 16:43:24 on Jan 27,2022, Elapsed time: 0:07:30
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:43:25 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 195 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 235 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 275 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 315 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 355 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 395 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 435 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 475 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 515 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 555 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 595 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 635 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 675 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 715 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 755 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 795 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 835 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 875 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 915 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 955 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 995 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1035 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1075 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1195 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1235 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1275 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1315 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1355 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1395 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1435 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1475 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1515 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1555 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1595 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1635 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1675 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1715 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1755 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1795 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1835 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1875 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1915 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1955 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1995 ns  Iteration: 2  Instance: /top_tb
# ** Note: TEST SUCCESSFUL
#    Time: 1995 ns  Iteration: 2  Instance: /top_tb
add wave -position end  sim:/top_tb/DUT/actual_divident_reg
add wave -position end  sim:/top_tb/DUT/actual_divisor_reg
add wave -position end  sim:/top_tb/DUT/count_divisions_reg
add wave -position end  sim:/top_tb/DUT/divident_reg
add wave -position end  sim:/top_tb/DUT/divisor_reg
add wave -position end  sim:/top_tb/DUT/inbetween_result_reg
add wave -position end  sim:/top_tb/DUT/quotient_reg
add wave -position end  sim:/top_tb/DUT/reminder_reg
add wave -position end  sim:/top_tb/DUT/state_reg
run -all
run
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:37 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:12:37 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:37 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:12:37 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:37 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(29): (vcom-1047) Actual (constant "SEED1") for class variable formal "SEED1" is not a variable.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(29): (vcom-1047) Actual (constant "SEED2") for class variable formal "SEED2" is not a variable.
# -- Loading entity top
# ** Note: C:/code/miha/soc/1ps_6/top_tb.vhd(110): VHDL Compiler exiting
# End time: 18:12:37 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}"
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:04 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:25:05 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:05 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:25:05 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:05 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 18:25:05 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 18:25:09 on Jan 27,2022, Elapsed time: 1:41:44
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 18:25:09 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 195 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 235 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 275 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 315 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 355 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 395 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 435 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 475 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 515 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 555 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 595 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 635 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 675 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 715 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 755 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 795 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 835 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 875 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 915 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 955 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 995 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1035 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1075 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1195 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1235 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1275 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1315 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1355 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1395 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1435 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1475 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1515 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1555 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1595 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1635 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1675 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1715 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1755 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1795 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1835 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1875 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1915 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1955 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 61987 / 61987; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1995 ns  Iteration: 2  Instance: /top_tb
# ** Note: TEST SUCCESSFUL
#    Time: 1995 ns  Iteration: 2  Instance: /top_tb
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:12 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:37:12 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:12 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:37:12 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:12 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# End time: 18:37:13 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 18:37:17 on Jan 27,2022, Elapsed time: 0:12:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 18:37:17 on Jan 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(sim)
# Loading work.top(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 35 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 75 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 195 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 235 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 275 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 315 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 355 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 395 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 435 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 475 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 515 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 555 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 595 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 635 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 675 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 715 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 755 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 795 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 835 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 875 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 915 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 955 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 995 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1035 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1075 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1115 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1155 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1195 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1235 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1275 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1315 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1355 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1395 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1435 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1475 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1515 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1555 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1595 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1635 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1675 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1715 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1755 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1795 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1835 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1875 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1915 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1955 ns  Iteration: 2  Instance: /top_tb
# ** Note: Expression: 48793 / 48793; Expected: 1 (rem: 0 ); Got: 1 (rem: 0 ); 
#    Time: 1995 ns  Iteration: 2  Instance: /top_tb
# ** Note: TEST SUCCESSFUL
#    Time: 1995 ns  Iteration: 2  Instance: /top_tb
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:48 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:47:48 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:48 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 18:47:49 on Jan 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:49 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(57): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: C:/code/miha/soc/1ps_6/top_tb.vhd(110): VHDL Compiler exiting
# End time: 18:47:49 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}"
do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/code/miha/soc/1ps_6/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:08:29 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 19:08:29 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:08:29 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture behav of top
# End time: 19:08:29 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:08:30 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_6/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_tb
# -- Compiling architecture sim of top_tb
# -- Loading entity top
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(59): (vcom-1047) Actual (constant "s1") for class variable formal "SEED1" is not a variable.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(59): (vcom-1047) Actual (constant "s2") for class variable formal "SEED2" is not a variable.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(60): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(61): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(62): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/code/miha/soc/1ps_6/top_tb.vhd(63): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: C:/code/miha/soc/1ps_6/top_tb.vhd(118): VHDL Compiler exiting
# End time: 19:08:30 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/code/miha/soc/1ps_6/top_tb.vhd}"
# End time: 12:33:49 on Jan 28,2022, Elapsed time: 17:56:32
# Errors: 2, Warnings: 0
