
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005184  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08005338  08005338  00006338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056d8  080056d8  000071d4  2**0
                  CONTENTS
  4 .ARM          00000008  080056d8  080056d8  000066d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056e0  080056e0  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056e0  080056e0  000066e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056e4  080056e4  000066e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080056e8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000071d4  2**0
                  CONTENTS
 10 .bss          000001bc  200001d4  200001d4  000071d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000390  20000390  000071d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000096b1  00000000  00000000  00007204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018a5  00000000  00000000  000108b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a48  00000000  00000000  00012160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007e0  00000000  00000000  00012ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023b6b  00000000  00000000  00013388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b20b  00000000  00000000  00036ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9537  00000000  00000000  000420fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011b635  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ac0  00000000  00000000  0011b678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003d  00000000  00000000  0011f138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800531c 	.word	0x0800531c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	0800531c 	.word	0x0800531c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ebc:	f000 fb42 	bl	8001544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec0:	f000 f806 	bl	8000ed0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec4:	f000 f898 	bl	8000ff8 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000ec8:	f000 f862 	bl	8000f90 <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <main+0x14>

08000ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b094      	sub	sp, #80	@ 0x50
 8000ed4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed6:	f107 0320 	add.w	r3, r7, #32
 8000eda:	2230      	movs	r2, #48	@ 0x30
 8000edc:	2100      	movs	r1, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f002 faf7 	bl	80034d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <SystemClock_Config+0xb8>)
 8000efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efc:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <SystemClock_Config+0xb8>)
 8000efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f04:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <SystemClock_Config+0xb8>)
 8000f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f10:	2300      	movs	r3, #0
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <SystemClock_Config+0xbc>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000f8c <SystemClock_Config+0xbc>)
 8000f1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f22:	6013      	str	r3, [r2, #0]
 8000f24:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <SystemClock_Config+0xbc>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f30:	2302      	movs	r3, #2
 8000f32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f34:	2301      	movs	r3, #1
 8000f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f38:	2310      	movs	r3, #16
 8000f3a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f40:	f107 0320 	add.w	r3, r7, #32
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 fe83 	bl	8001c50 <HAL_RCC_OscConfig>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000f50:	f000 f8e8 	bl	8001124 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f54:	230f      	movs	r3, #15
 8000f56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f001 f8e6 	bl	8002140 <HAL_RCC_ClockConfig>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f7a:	f000 f8d3 	bl	8001124 <Error_Handler>
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3750      	adds	r7, #80	@ 0x50
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40007000 	.word	0x40007000

08000f90 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f96:	463b      	mov	r3, r7
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000f9e:	4b14      	ldr	r3, [pc, #80]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fa0:	4a14      	ldr	r2, [pc, #80]	@ (8000ff4 <MX_TIM6_Init+0x64>)
 8000fa2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8000fa4:	4b12      	ldr	r3, [pc, #72]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fa6:	2259      	movs	r2, #89	@ 0x59
 8000fa8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000faa:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fb2:	2263      	movs	r2, #99	@ 0x63
 8000fb4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000fbc:	480c      	ldr	r0, [pc, #48]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fbe:	f001 fa6b 	bl	8002498 <HAL_TIM_Base_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8000fc8:	f000 f8ac 	bl	8001124 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <MX_TIM6_Init+0x60>)
 8000fda:	f001 fc7b 	bl	80028d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8000fe4:	f000 f89e 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200001f0 	.word	0x200001f0
 8000ff4:	40001000 	.word	0x40001000

08000ff8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	4b40      	ldr	r3, [pc, #256]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	4a3f      	ldr	r2, [pc, #252]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6313      	str	r3, [r2, #48]	@ 0x30
 800101e:	4b3d      	ldr	r3, [pc, #244]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	4b39      	ldr	r3, [pc, #228]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a38      	ldr	r2, [pc, #224]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001034:	f043 0308 	orr.w	r3, r3, #8
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b36      	ldr	r3, [pc, #216]	@ (8001114 <MX_GPIO_Init+0x11c>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0308 	and.w	r3, r3, #8
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]
 800104a:	4b32      	ldr	r3, [pc, #200]	@ (8001114 <MX_GPIO_Init+0x11c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a31      	ldr	r2, [pc, #196]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001050:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b2f      	ldr	r3, [pc, #188]	@ (8001114 <MX_GPIO_Init+0x11c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001068:	482b      	ldr	r0, [pc, #172]	@ (8001118 <MX_GPIO_Init+0x120>)
 800106a:	f000 fdb3 	bl	8001bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800106e:	2200      	movs	r2, #0
 8001070:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001074:	4829      	ldr	r0, [pc, #164]	@ (800111c <MX_GPIO_Init+0x124>)
 8001076:	f000 fdad 	bl	8001bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800107a:	2301      	movs	r3, #1
 800107c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800107e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001082:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	4619      	mov	r1, r3
 800108e:	4824      	ldr	r0, [pc, #144]	@ (8001120 <MX_GPIO_Init+0x128>)
 8001090:	f000 fbdc 	bl	800184c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001094:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001098:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109a:	2301      	movs	r3, #1
 800109c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a6:	f107 030c 	add.w	r3, r7, #12
 80010aa:	4619      	mov	r1, r3
 80010ac:	481a      	ldr	r0, [pc, #104]	@ (8001118 <MX_GPIO_Init+0x120>)
 80010ae:	f000 fbcd 	bl	800184c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	4619      	mov	r1, r3
 80010c8:	4813      	ldr	r0, [pc, #76]	@ (8001118 <MX_GPIO_Init+0x120>)
 80010ca:	f000 fbbf 	bl	800184c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80010ce:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80010d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d4:	2301      	movs	r3, #1
 80010d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010dc:	2300      	movs	r3, #0
 80010de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	4619      	mov	r1, r3
 80010e6:	480d      	ldr	r0, [pc, #52]	@ (800111c <MX_GPIO_Init+0x124>)
 80010e8:	f000 fbb0 	bl	800184c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2100      	movs	r1, #0
 80010f0:	2006      	movs	r0, #6
 80010f2:	f000 fb74 	bl	80017de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80010f6:	2006      	movs	r0, #6
 80010f8:	f000 fb8d 	bl	8001816 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2100      	movs	r1, #0
 8001100:	2028      	movs	r0, #40	@ 0x28
 8001102:	f000 fb6c 	bl	80017de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001106:	2028      	movs	r0, #40	@ 0x28
 8001108:	f000 fb85 	bl	8001816 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800110c:	bf00      	nop
 800110e:	3720      	adds	r7, #32
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40023800 	.word	0x40023800
 8001118:	40020c00 	.word	0x40020c00
 800111c:	40021800 	.word	0x40021800
 8001120:	40020000 	.word	0x40020000

08001124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001128:	b672      	cpsid	i
}
 800112a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <Error_Handler+0x8>

08001130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b10      	ldr	r3, [pc, #64]	@ (800117c <HAL_MspInit+0x4c>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113e:	4a0f      	ldr	r2, [pc, #60]	@ (800117c <HAL_MspInit+0x4c>)
 8001140:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001144:	6453      	str	r3, [r2, #68]	@ 0x44
 8001146:	4b0d      	ldr	r3, [pc, #52]	@ (800117c <HAL_MspInit+0x4c>)
 8001148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800114a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <HAL_MspInit+0x4c>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115a:	4a08      	ldr	r2, [pc, #32]	@ (800117c <HAL_MspInit+0x4c>)
 800115c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001160:	6413      	str	r3, [r2, #64]	@ 0x40
 8001162:	4b06      	ldr	r3, [pc, #24]	@ (800117c <HAL_MspInit+0x4c>)
 8001164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800

08001180 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a0e      	ldr	r2, [pc, #56]	@ (80011c8 <HAL_TIM_Base_MspInit+0x48>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d115      	bne.n	80011be <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	4b0d      	ldr	r3, [pc, #52]	@ (80011cc <HAL_TIM_Base_MspInit+0x4c>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	4a0c      	ldr	r2, [pc, #48]	@ (80011cc <HAL_TIM_Base_MspInit+0x4c>)
 800119c:	f043 0310 	orr.w	r3, r3, #16
 80011a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a2:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_TIM_Base_MspInit+0x4c>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	f003 0310 	and.w	r3, r3, #16
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	2036      	movs	r0, #54	@ 0x36
 80011b4:	f000 fb13 	bl	80017de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011b8:	2036      	movs	r0, #54	@ 0x36
 80011ba:	f000 fb2c 	bl	8001816 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 80011be:	bf00      	nop
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40001000 	.word	0x40001000
 80011cc:	40023800 	.word	0x40023800

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <NMI_Handler+0x4>

080011d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <MemManage_Handler+0x4>

080011e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <BusFault_Handler+0x4>

080011f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <UsageFault_Handler+0x4>

080011f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001226:	f000 f9df 	bl	80015e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001236:	2001      	movs	r0, #1
 8001238:	f000 fce6 	bl	8001c08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	printf("hello");
 800123c:	480d      	ldr	r0, [pc, #52]	@ (8001274 <EXTI0_IRQHandler+0x44>)
 800123e:	f002 f8f3 	bl	8003428 <iprintf>
	int t6count = 100;
 8001242:	2364      	movs	r3, #100	@ 0x64
 8001244:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800124c:	480a      	ldr	r0, [pc, #40]	@ (8001278 <EXTI0_IRQHandler+0x48>)
 800124e:	f000 fcc1 	bl	8001bd4 <HAL_GPIO_WritePin>
	while(t6count--);
 8001252:	bf00      	nop
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	1e5a      	subs	r2, r3, #1
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1fa      	bne.n	8001254 <EXTI0_IRQHandler+0x24>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <EXTI0_IRQHandler+0x48>)
 8001266:	f000 fcb5 	bl	8001bd4 <HAL_GPIO_WritePin>
  /* USER CODE END EXTI0_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	08005338 	.word	0x08005338
 8001278:	40020c00 	.word	0x40020c00

0800127c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  int state = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 8001282:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001286:	4821      	ldr	r0, [pc, #132]	@ (800130c <EXTI15_10_IRQHandler+0x90>)
 8001288:	f000 fc8c 	bl	8001ba4 <HAL_GPIO_ReadPin>
 800128c:	4603      	mov	r3, r0
 800128e:	60fb      	str	r3, [r7, #12]
  if (state == 1) {
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d103      	bne.n	800129e <EXTI15_10_IRQHandler+0x22>
    tim6_count = 0;
 8001296:	4b1e      	ldr	r3, [pc, #120]	@ (8001310 <EXTI15_10_IRQHandler+0x94>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	e02e      	b.n	80012fc <EXTI15_10_IRQHandler+0x80>
  } else {
    int echo_time = tim6_count;
 800129e:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <EXTI15_10_IRQHandler+0x94>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	60bb      	str	r3, [r7, #8]
    int distance_cm = (int)((echo_time * 343) / 200);
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	f240 1257 	movw	r2, #343	@ 0x157
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	4a19      	ldr	r2, [pc, #100]	@ (8001314 <EXTI15_10_IRQHandler+0x98>)
 80012b0:	fb82 1203 	smull	r1, r2, r2, r3
 80012b4:	1192      	asrs	r2, r2, #6
 80012b6:	17db      	asrs	r3, r3, #31
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	607b      	str	r3, [r7, #4]

    printf("Khong cch: %d cm\n", distance_cm);
 80012bc:	6879      	ldr	r1, [r7, #4]
 80012be:	4816      	ldr	r0, [pc, #88]	@ (8001318 <EXTI15_10_IRQHandler+0x9c>)
 80012c0:	f002 f8b2 	bl	8003428 <iprintf>

    if (distance_cm > 20) {
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b14      	cmp	r3, #20
 80012c8:	dd0c      	ble.n	80012e4 <EXTI15_10_IRQHandler+0x68>
      HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012d0:	4812      	ldr	r0, [pc, #72]	@ (800131c <EXTI15_10_IRQHandler+0xa0>)
 80012d2:	f000 fc7f 	bl	8001bd4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012dc:	480f      	ldr	r0, [pc, #60]	@ (800131c <EXTI15_10_IRQHandler+0xa0>)
 80012de:	f000 fc79 	bl	8001bd4 <HAL_GPIO_WritePin>
 80012e2:	e00b      	b.n	80012fc <EXTI15_10_IRQHandler+0x80>
    } else {
      HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012ea:	480c      	ldr	r0, [pc, #48]	@ (800131c <EXTI15_10_IRQHandler+0xa0>)
 80012ec:	f000 fc72 	bl	8001bd4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012f6:	4809      	ldr	r0, [pc, #36]	@ (800131c <EXTI15_10_IRQHandler+0xa0>)
 80012f8:	f000 fc6c 	bl	8001bd4 <HAL_GPIO_WritePin>
    }
  }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80012fc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001300:	f000 fc82 	bl	8001c08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001304:	bf00      	nop
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40020c00 	.word	0x40020c00
 8001310:	20000238 	.word	0x20000238
 8001314:	51eb851f 	.word	0x51eb851f
 8001318:	08005340 	.word	0x08005340
 800131c:	40021800 	.word	0x40021800

08001320 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	tim6_count++;
 8001324:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <TIM6_DAC_IRQHandler+0x18>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	3301      	adds	r3, #1
 800132a:	4a03      	ldr	r2, [pc, #12]	@ (8001338 <TIM6_DAC_IRQHandler+0x18>)
 800132c:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800132e:	4803      	ldr	r0, [pc, #12]	@ (800133c <TIM6_DAC_IRQHandler+0x1c>)
 8001330:	f001 f901 	bl	8002536 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000238 	.word	0x20000238
 800133c:	200001f0 	.word	0x200001f0

08001340 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return 1;
 8001344:	2301      	movs	r3, #1
}
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <_kill>:

int _kill(int pid, int sig)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800135a:	f002 f90d 	bl	8003578 <__errno>
 800135e:	4603      	mov	r3, r0
 8001360:	2216      	movs	r2, #22
 8001362:	601a      	str	r2, [r3, #0]
  return -1;
 8001364:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <_exit>:

void _exit (int status)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ffe7 	bl	8001350 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001382:	bf00      	nop
 8001384:	e7fd      	b.n	8001382 <_exit+0x12>

08001386 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b086      	sub	sp, #24
 800138a:	af00      	add	r7, sp, #0
 800138c:	60f8      	str	r0, [r7, #12]
 800138e:	60b9      	str	r1, [r7, #8]
 8001390:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	e00a      	b.n	80013ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001398:	f3af 8000 	nop.w
 800139c:	4601      	mov	r1, r0
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	1c5a      	adds	r2, r3, #1
 80013a2:	60ba      	str	r2, [r7, #8]
 80013a4:	b2ca      	uxtb	r2, r1
 80013a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	3301      	adds	r3, #1
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	dbf0      	blt.n	8001398 <_read+0x12>
  }

  return len;
 80013b6:	687b      	ldr	r3, [r7, #4]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
 80013d0:	e009      	b.n	80013e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	60ba      	str	r2, [r7, #8]
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	3301      	adds	r3, #1
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	dbf1      	blt.n	80013d2 <_write+0x12>
  }
  return len;
 80013ee:	687b      	ldr	r3, [r7, #4]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <_close>:

int _close(int file)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001400:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001420:	605a      	str	r2, [r3, #4]
  return 0;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_isatty>:

int _isatty(int file)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001438:	2301      	movs	r3, #1
}
 800143a:	4618      	mov	r0, r3
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001446:	b480      	push	{r7}
 8001448:	b085      	sub	sp, #20
 800144a:	af00      	add	r7, sp, #0
 800144c:	60f8      	str	r0, [r7, #12]
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001468:	4a14      	ldr	r2, [pc, #80]	@ (80014bc <_sbrk+0x5c>)
 800146a:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <_sbrk+0x60>)
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001474:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <_sbrk+0x64>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d102      	bne.n	8001482 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <_sbrk+0x64>)
 800147e:	4a12      	ldr	r2, [pc, #72]	@ (80014c8 <_sbrk+0x68>)
 8001480:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <_sbrk+0x64>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	429a      	cmp	r2, r3
 800148e:	d207      	bcs.n	80014a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001490:	f002 f872 	bl	8003578 <__errno>
 8001494:	4603      	mov	r3, r0
 8001496:	220c      	movs	r2, #12
 8001498:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e009      	b.n	80014b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <_sbrk+0x64>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014a6:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <_sbrk+0x64>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4413      	add	r3, r2
 80014ae:	4a05      	ldr	r2, [pc, #20]	@ (80014c4 <_sbrk+0x64>)
 80014b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014b2:	68fb      	ldr	r3, [r7, #12]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20030000 	.word	0x20030000
 80014c0:	00000400 	.word	0x00000400
 80014c4:	2000023c 	.word	0x2000023c
 80014c8:	20000390 	.word	0x20000390

080014cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <SystemInit+0x20>)
 80014d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014d6:	4a05      	ldr	r2, [pc, #20]	@ (80014ec <SystemInit+0x20>)
 80014d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80014f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001528 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014f4:	f7ff ffea 	bl	80014cc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f8:	480c      	ldr	r0, [pc, #48]	@ (800152c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014fa:	490d      	ldr	r1, [pc, #52]	@ (8001530 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001500:	e002      	b.n	8001508 <LoopCopyDataInit>

08001502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001506:	3304      	adds	r3, #4

08001508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800150a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800150c:	d3f9      	bcc.n	8001502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150e:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001510:	4c0a      	ldr	r4, [pc, #40]	@ (800153c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001514:	e001      	b.n	800151a <LoopFillZerobss>

08001516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001518:	3204      	adds	r2, #4

0800151a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800151a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800151c:	d3fb      	bcc.n	8001516 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800151e:	f002 f831 	bl	8003584 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001522:	f7ff fcc9 	bl	8000eb8 <main>
  bx  lr    
 8001526:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001528:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800152c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001530:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001534:	080056e8 	.word	0x080056e8
  ldr r2, =_sbss
 8001538:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800153c:	20000390 	.word	0x20000390

08001540 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001540:	e7fe      	b.n	8001540 <ADC_IRQHandler>
	...

08001544 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001548:	4b0e      	ldr	r3, [pc, #56]	@ (8001584 <HAL_Init+0x40>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0d      	ldr	r2, [pc, #52]	@ (8001584 <HAL_Init+0x40>)
 800154e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001552:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001554:	4b0b      	ldr	r3, [pc, #44]	@ (8001584 <HAL_Init+0x40>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a0a      	ldr	r2, [pc, #40]	@ (8001584 <HAL_Init+0x40>)
 800155a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800155e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001560:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <HAL_Init+0x40>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a07      	ldr	r2, [pc, #28]	@ (8001584 <HAL_Init+0x40>)
 8001566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800156a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156c:	2003      	movs	r0, #3
 800156e:	f000 f92b 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001572:	200f      	movs	r0, #15
 8001574:	f000 f808 	bl	8001588 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001578:	f7ff fdda 	bl	8001130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40023c00 	.word	0x40023c00

08001588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <HAL_InitTick+0x54>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <HAL_InitTick+0x58>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159e:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 f943 	bl	8001832 <HAL_SYSTICK_Config>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00e      	b.n	80015d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	d80a      	bhi.n	80015d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015bc:	2200      	movs	r2, #0
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295
 80015c4:	f000 f90b 	bl	80017de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c8:	4a06      	ldr	r2, [pc, #24]	@ (80015e4 <HAL_InitTick+0x5c>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e000      	b.n	80015d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000000 	.word	0x20000000
 80015e0:	20000008 	.word	0x20000008
 80015e4:	20000004 	.word	0x20000004

080015e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_IncTick+0x20>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b06      	ldr	r3, [pc, #24]	@ (800160c <HAL_IncTick+0x24>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	4a04      	ldr	r2, [pc, #16]	@ (800160c <HAL_IncTick+0x24>)
 80015fa:	6013      	str	r3, [r2, #0]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20000008 	.word	0x20000008
 800160c:	20000240 	.word	0x20000240

08001610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return uwTick;
 8001614:	4b03      	ldr	r3, [pc, #12]	@ (8001624 <HAL_GetTick+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000240 	.word	0x20000240

08001628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <__NVIC_SetPriorityGrouping+0x44>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001644:	4013      	ands	r3, r2
 8001646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800165a:	4a04      	ldr	r2, [pc, #16]	@ (800166c <__NVIC_SetPriorityGrouping+0x44>)
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	60d3      	str	r3, [r2, #12]
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001674:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <__NVIC_GetPriorityGrouping+0x18>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	0a1b      	lsrs	r3, r3, #8
 800167a:	f003 0307 	and.w	r3, r3, #7
}
 800167e:	4618      	mov	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169a:	2b00      	cmp	r3, #0
 800169c:	db0b      	blt.n	80016b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	f003 021f 	and.w	r2, r3, #31
 80016a4:	4907      	ldr	r1, [pc, #28]	@ (80016c4 <__NVIC_EnableIRQ+0x38>)
 80016a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016aa:	095b      	lsrs	r3, r3, #5
 80016ac:	2001      	movs	r0, #1
 80016ae:	fa00 f202 	lsl.w	r2, r0, r2
 80016b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	e000e100 	.word	0xe000e100

080016c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	@ (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	@ (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	@ 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	@ 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3b01      	subs	r3, #1
 8001790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001794:	d301      	bcc.n	800179a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001796:	2301      	movs	r3, #1
 8001798:	e00f      	b.n	80017ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800179a:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <SysTick_Config+0x40>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3b01      	subs	r3, #1
 80017a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017a2:	210f      	movs	r1, #15
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295
 80017a8:	f7ff ff8e 	bl	80016c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ac:	4b05      	ldr	r3, [pc, #20]	@ (80017c4 <SysTick_Config+0x40>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b2:	4b04      	ldr	r3, [pc, #16]	@ (80017c4 <SysTick_Config+0x40>)
 80017b4:	2207      	movs	r2, #7
 80017b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	e000e010 	.word	0xe000e010

080017c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ff29 	bl	8001628 <__NVIC_SetPriorityGrouping>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
 80017ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017f0:	f7ff ff3e 	bl	8001670 <__NVIC_GetPriorityGrouping>
 80017f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	6978      	ldr	r0, [r7, #20]
 80017fc:	f7ff ff8e 	bl	800171c <NVIC_EncodePriority>
 8001800:	4602      	mov	r2, r0
 8001802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff5d 	bl	80016c8 <__NVIC_SetPriority>
}
 800180e:	bf00      	nop
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	4603      	mov	r3, r0
 800181e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ff31 	bl	800168c <__NVIC_EnableIRQ>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff ffa2 	bl	8001784 <SysTick_Config>
 8001840:	4603      	mov	r3, r0
}
 8001842:	4618      	mov	r0, r3
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800184c:	b480      	push	{r7}
 800184e:	b089      	sub	sp, #36	@ 0x24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	e177      	b.n	8001b58 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001868:	2201      	movs	r2, #1
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	429a      	cmp	r2, r3
 8001882:	f040 8166 	bne.w	8001b52 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	2b01      	cmp	r3, #1
 8001890:	d005      	beq.n	800189e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800189a:	2b02      	cmp	r3, #2
 800189c:	d130      	bne.n	8001900 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	2203      	movs	r2, #3
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	43db      	mvns	r3, r3
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	4013      	ands	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	68da      	ldr	r2, [r3, #12]
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	fa02 f303 	lsl.w	r3, r2, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018d4:	2201      	movs	r2, #1
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	43db      	mvns	r3, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4013      	ands	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	091b      	lsrs	r3, r3, #4
 80018ea:	f003 0201 	and.w	r2, r3, #1
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 0303 	and.w	r3, r3, #3
 8001908:	2b03      	cmp	r3, #3
 800190a:	d017      	beq.n	800193c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	2203      	movs	r2, #3
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4313      	orrs	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f003 0303 	and.w	r3, r3, #3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d123      	bne.n	8001990 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	08da      	lsrs	r2, r3, #3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3208      	adds	r2, #8
 8001950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001954:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	220f      	movs	r2, #15
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	691a      	ldr	r2, [r3, #16]
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	08da      	lsrs	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3208      	adds	r2, #8
 800198a:	69b9      	ldr	r1, [r7, #24]
 800198c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	2203      	movs	r2, #3
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	43db      	mvns	r3, r3
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	4013      	ands	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f003 0203 	and.w	r2, r3, #3
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f000 80c0 	beq.w	8001b52 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b66      	ldr	r3, [pc, #408]	@ (8001b70 <HAL_GPIO_Init+0x324>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	4a65      	ldr	r2, [pc, #404]	@ (8001b70 <HAL_GPIO_Init+0x324>)
 80019dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e2:	4b63      	ldr	r3, [pc, #396]	@ (8001b70 <HAL_GPIO_Init+0x324>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019ee:	4a61      	ldr	r2, [pc, #388]	@ (8001b74 <HAL_GPIO_Init+0x328>)
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	089b      	lsrs	r3, r3, #2
 80019f4:	3302      	adds	r3, #2
 80019f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	220f      	movs	r2, #15
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a58      	ldr	r2, [pc, #352]	@ (8001b78 <HAL_GPIO_Init+0x32c>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d037      	beq.n	8001a8a <HAL_GPIO_Init+0x23e>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a57      	ldr	r2, [pc, #348]	@ (8001b7c <HAL_GPIO_Init+0x330>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d031      	beq.n	8001a86 <HAL_GPIO_Init+0x23a>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a56      	ldr	r2, [pc, #344]	@ (8001b80 <HAL_GPIO_Init+0x334>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d02b      	beq.n	8001a82 <HAL_GPIO_Init+0x236>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a55      	ldr	r2, [pc, #340]	@ (8001b84 <HAL_GPIO_Init+0x338>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d025      	beq.n	8001a7e <HAL_GPIO_Init+0x232>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a54      	ldr	r2, [pc, #336]	@ (8001b88 <HAL_GPIO_Init+0x33c>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d01f      	beq.n	8001a7a <HAL_GPIO_Init+0x22e>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a53      	ldr	r2, [pc, #332]	@ (8001b8c <HAL_GPIO_Init+0x340>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d019      	beq.n	8001a76 <HAL_GPIO_Init+0x22a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a52      	ldr	r2, [pc, #328]	@ (8001b90 <HAL_GPIO_Init+0x344>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d013      	beq.n	8001a72 <HAL_GPIO_Init+0x226>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a51      	ldr	r2, [pc, #324]	@ (8001b94 <HAL_GPIO_Init+0x348>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d00d      	beq.n	8001a6e <HAL_GPIO_Init+0x222>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a50      	ldr	r2, [pc, #320]	@ (8001b98 <HAL_GPIO_Init+0x34c>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d007      	beq.n	8001a6a <HAL_GPIO_Init+0x21e>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a4f      	ldr	r2, [pc, #316]	@ (8001b9c <HAL_GPIO_Init+0x350>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d101      	bne.n	8001a66 <HAL_GPIO_Init+0x21a>
 8001a62:	2309      	movs	r3, #9
 8001a64:	e012      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a66:	230a      	movs	r3, #10
 8001a68:	e010      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a6a:	2308      	movs	r3, #8
 8001a6c:	e00e      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a6e:	2307      	movs	r3, #7
 8001a70:	e00c      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a72:	2306      	movs	r3, #6
 8001a74:	e00a      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a76:	2305      	movs	r3, #5
 8001a78:	e008      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	e006      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e004      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a82:	2302      	movs	r3, #2
 8001a84:	e002      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <HAL_GPIO_Init+0x240>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	69fa      	ldr	r2, [r7, #28]
 8001a8e:	f002 0203 	and.w	r2, r2, #3
 8001a92:	0092      	lsls	r2, r2, #2
 8001a94:	4093      	lsls	r3, r2
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a9c:	4935      	ldr	r1, [pc, #212]	@ (8001b74 <HAL_GPIO_Init+0x328>)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	089b      	lsrs	r3, r3, #2
 8001aa2:	3302      	adds	r3, #2
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ace:	4a34      	ldr	r2, [pc, #208]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ad4:	4b32      	ldr	r3, [pc, #200]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001af8:	4a29      	ldr	r2, [pc, #164]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001afe:	4b28      	ldr	r3, [pc, #160]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	43db      	mvns	r3, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b22:	4a1f      	ldr	r2, [pc, #124]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b28:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ba0 <HAL_GPIO_Init+0x354>)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3301      	adds	r3, #1
 8001b56:	61fb      	str	r3, [r7, #28]
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	2b0f      	cmp	r3, #15
 8001b5c:	f67f ae84 	bls.w	8001868 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b60:	bf00      	nop
 8001b62:	bf00      	nop
 8001b64:	3724      	adds	r7, #36	@ 0x24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40013800 	.word	0x40013800
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	40020400 	.word	0x40020400
 8001b80:	40020800 	.word	0x40020800
 8001b84:	40020c00 	.word	0x40020c00
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40021400 	.word	0x40021400
 8001b90:	40021800 	.word	0x40021800
 8001b94:	40021c00 	.word	0x40021c00
 8001b98:	40022000 	.word	0x40022000
 8001b9c:	40022400 	.word	0x40022400
 8001ba0:	40013c00 	.word	0x40013c00

08001ba4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	887b      	ldrh	r3, [r7, #2]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	73fb      	strb	r3, [r7, #15]
 8001bc0:	e001      	b.n	8001bc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
 8001be0:	4613      	mov	r3, r2
 8001be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001be4:	787b      	ldrb	r3, [r7, #1]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bea:	887a      	ldrh	r2, [r7, #2]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bf0:	e003      	b.n	8001bfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	041a      	lsls	r2, r3, #16
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	619a      	str	r2, [r3, #24]
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
	...

08001c08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c12:	4b08      	ldr	r3, [pc, #32]	@ (8001c34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c14:	695a      	ldr	r2, [r3, #20]
 8001c16:	88fb      	ldrh	r3, [r7, #6]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d006      	beq.n	8001c2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c1e:	4a05      	ldr	r2, [pc, #20]	@ (8001c34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 f806 	bl	8001c38 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40013c00 	.word	0x40013c00

08001c38 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e267      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d075      	beq.n	8001d5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c6e:	4b88      	ldr	r3, [pc, #544]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d00c      	beq.n	8001c94 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c7a:	4b85      	ldr	r3, [pc, #532]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c82:	2b08      	cmp	r3, #8
 8001c84:	d112      	bne.n	8001cac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c86:	4b82      	ldr	r3, [pc, #520]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c92:	d10b      	bne.n	8001cac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c94:	4b7e      	ldr	r3, [pc, #504]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d05b      	beq.n	8001d58 <HAL_RCC_OscConfig+0x108>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d157      	bne.n	8001d58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e242      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cb4:	d106      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x74>
 8001cb6:	4b76      	ldr	r3, [pc, #472]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a75      	ldr	r2, [pc, #468]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	e01d      	b.n	8001d00 <HAL_RCC_OscConfig+0xb0>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ccc:	d10c      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x98>
 8001cce:	4b70      	ldr	r3, [pc, #448]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a6f      	ldr	r2, [pc, #444]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	4b6d      	ldr	r3, [pc, #436]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a6c      	ldr	r2, [pc, #432]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	e00b      	b.n	8001d00 <HAL_RCC_OscConfig+0xb0>
 8001ce8:	4b69      	ldr	r3, [pc, #420]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a68      	ldr	r2, [pc, #416]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	4b66      	ldr	r3, [pc, #408]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a65      	ldr	r2, [pc, #404]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001cfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d013      	beq.n	8001d30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7ff fc82 	bl	8001610 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d10:	f7ff fc7e 	bl	8001610 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b64      	cmp	r3, #100	@ 0x64
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e207      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d22:	4b5b      	ldr	r3, [pc, #364]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0f0      	beq.n	8001d10 <HAL_RCC_OscConfig+0xc0>
 8001d2e:	e014      	b.n	8001d5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7ff fc6e 	bl	8001610 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d38:	f7ff fc6a 	bl	8001610 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	@ 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e1f3      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4a:	4b51      	ldr	r3, [pc, #324]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0xe8>
 8001d56:	e000      	b.n	8001d5a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d063      	beq.n	8001e2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d66:	4b4a      	ldr	r3, [pc, #296]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00b      	beq.n	8001d8a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d72:	4b47      	ldr	r3, [pc, #284]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d11c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d7e:	4b44      	ldr	r3, [pc, #272]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d116      	bne.n	8001db8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d8a:	4b41      	ldr	r3, [pc, #260]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d005      	beq.n	8001da2 <HAL_RCC_OscConfig+0x152>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d001      	beq.n	8001da2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e1c7      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da2:	4b3b      	ldr	r3, [pc, #236]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4937      	ldr	r1, [pc, #220]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db6:	e03a      	b.n	8001e2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d020      	beq.n	8001e02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dc0:	4b34      	ldr	r3, [pc, #208]	@ (8001e94 <HAL_RCC_OscConfig+0x244>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc6:	f7ff fc23 	bl	8001610 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dce:	f7ff fc1f 	bl	8001610 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e1a8      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dec:	4b28      	ldr	r3, [pc, #160]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	00db      	lsls	r3, r3, #3
 8001dfa:	4925      	ldr	r1, [pc, #148]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	600b      	str	r3, [r1, #0]
 8001e00:	e015      	b.n	8001e2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e02:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <HAL_RCC_OscConfig+0x244>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7ff fc02 	bl	8001610 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e10:	f7ff fbfe 	bl	8001610 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e187      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e22:	4b1b      	ldr	r3, [pc, #108]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d036      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d016      	beq.n	8001e70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e42:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_RCC_OscConfig+0x248>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e48:	f7ff fbe2 	bl	8001610 <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e50:	f7ff fbde 	bl	8001610 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e167      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e62:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_RCC_OscConfig+0x240>)
 8001e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0f0      	beq.n	8001e50 <HAL_RCC_OscConfig+0x200>
 8001e6e:	e01b      	b.n	8001ea8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e70:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <HAL_RCC_OscConfig+0x248>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e76:	f7ff fbcb 	bl	8001610 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e7c:	e00e      	b.n	8001e9c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e7e:	f7ff fbc7 	bl	8001610 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d907      	bls.n	8001e9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e150      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
 8001e90:	40023800 	.word	0x40023800
 8001e94:	42470000 	.word	0x42470000
 8001e98:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e9c:	4b88      	ldr	r3, [pc, #544]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001e9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1ea      	bne.n	8001e7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 8097 	beq.w	8001fe4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eba:	4b81      	ldr	r3, [pc, #516]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10f      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	4b7d      	ldr	r3, [pc, #500]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	4a7c      	ldr	r2, [pc, #496]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed6:	4b7a      	ldr	r3, [pc, #488]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	60bb      	str	r3, [r7, #8]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee6:	4b77      	ldr	r3, [pc, #476]	@ (80020c4 <HAL_RCC_OscConfig+0x474>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d118      	bne.n	8001f24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ef2:	4b74      	ldr	r3, [pc, #464]	@ (80020c4 <HAL_RCC_OscConfig+0x474>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a73      	ldr	r2, [pc, #460]	@ (80020c4 <HAL_RCC_OscConfig+0x474>)
 8001ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001efe:	f7ff fb87 	bl	8001610 <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f06:	f7ff fb83 	bl	8001610 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e10c      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f18:	4b6a      	ldr	r3, [pc, #424]	@ (80020c4 <HAL_RCC_OscConfig+0x474>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0f0      	beq.n	8001f06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d106      	bne.n	8001f3a <HAL_RCC_OscConfig+0x2ea>
 8001f2c:	4b64      	ldr	r3, [pc, #400]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f30:	4a63      	ldr	r2, [pc, #396]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f32:	f043 0301 	orr.w	r3, r3, #1
 8001f36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f38:	e01c      	b.n	8001f74 <HAL_RCC_OscConfig+0x324>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2b05      	cmp	r3, #5
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0x30c>
 8001f42:	4b5f      	ldr	r3, [pc, #380]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f46:	4a5e      	ldr	r2, [pc, #376]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f48:	f043 0304 	orr.w	r3, r3, #4
 8001f4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f4e:	4b5c      	ldr	r3, [pc, #368]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f52:	4a5b      	ldr	r2, [pc, #364]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f5a:	e00b      	b.n	8001f74 <HAL_RCC_OscConfig+0x324>
 8001f5c:	4b58      	ldr	r3, [pc, #352]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f60:	4a57      	ldr	r2, [pc, #348]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f62:	f023 0301 	bic.w	r3, r3, #1
 8001f66:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f68:	4b55      	ldr	r3, [pc, #340]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f6c:	4a54      	ldr	r2, [pc, #336]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f6e:	f023 0304 	bic.w	r3, r3, #4
 8001f72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d015      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f7c:	f7ff fb48 	bl	8001610 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f82:	e00a      	b.n	8001f9a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f84:	f7ff fb44 	bl	8001610 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e0cb      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9a:	4b49      	ldr	r3, [pc, #292]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0ee      	beq.n	8001f84 <HAL_RCC_OscConfig+0x334>
 8001fa6:	e014      	b.n	8001fd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa8:	f7ff fb32 	bl	8001610 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fae:	e00a      	b.n	8001fc6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb0:	f7ff fb2e 	bl	8001610 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e0b5      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1ee      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fd2:	7dfb      	ldrb	r3, [r7, #23]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d105      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fd8:	4b39      	ldr	r3, [pc, #228]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fdc:	4a38      	ldr	r2, [pc, #224]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001fde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fe2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f000 80a1 	beq.w	8002130 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fee:	4b34      	ldr	r3, [pc, #208]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
 8001ff6:	2b08      	cmp	r3, #8
 8001ff8:	d05c      	beq.n	80020b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d141      	bne.n	8002086 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002002:	4b31      	ldr	r3, [pc, #196]	@ (80020c8 <HAL_RCC_OscConfig+0x478>)
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7ff fb02 	bl	8001610 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002010:	f7ff fafe 	bl	8001610 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e087      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002022:	4b27      	ldr	r3, [pc, #156]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f0      	bne.n	8002010 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	69da      	ldr	r2, [r3, #28]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203c:	019b      	lsls	r3, r3, #6
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002044:	085b      	lsrs	r3, r3, #1
 8002046:	3b01      	subs	r3, #1
 8002048:	041b      	lsls	r3, r3, #16
 800204a:	431a      	orrs	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002050:	061b      	lsls	r3, r3, #24
 8002052:	491b      	ldr	r1, [pc, #108]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 8002054:	4313      	orrs	r3, r2
 8002056:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002058:	4b1b      	ldr	r3, [pc, #108]	@ (80020c8 <HAL_RCC_OscConfig+0x478>)
 800205a:	2201      	movs	r2, #1
 800205c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205e:	f7ff fad7 	bl	8001610 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002066:	f7ff fad3 	bl	8001610 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e05c      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002078:	4b11      	ldr	r3, [pc, #68]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x416>
 8002084:	e054      	b.n	8002130 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002086:	4b10      	ldr	r3, [pc, #64]	@ (80020c8 <HAL_RCC_OscConfig+0x478>)
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fac0 	bl	8001610 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002094:	f7ff fabc 	bl	8001610 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e045      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <HAL_RCC_OscConfig+0x470>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x444>
 80020b2:	e03d      	b.n	8002130 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d107      	bne.n	80020cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e038      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40007000 	.word	0x40007000
 80020c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020cc:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <HAL_RCC_OscConfig+0x4ec>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d028      	beq.n	800212c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d121      	bne.n	800212c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d11a      	bne.n	800212c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020fc:	4013      	ands	r3, r2
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002102:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002104:	4293      	cmp	r3, r2
 8002106:	d111      	bne.n	800212c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002112:	085b      	lsrs	r3, r3, #1
 8002114:	3b01      	subs	r3, #1
 8002116:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002118:	429a      	cmp	r2, r3
 800211a:	d107      	bne.n	800212c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002126:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002128:	429a      	cmp	r2, r3
 800212a:	d001      	beq.n	8002130 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e000      	b.n	8002132 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40023800 	.word	0x40023800

08002140 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d101      	bne.n	8002154 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e0cc      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002154:	4b68      	ldr	r3, [pc, #416]	@ (80022f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 030f 	and.w	r3, r3, #15
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	429a      	cmp	r2, r3
 8002160:	d90c      	bls.n	800217c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002162:	4b65      	ldr	r3, [pc, #404]	@ (80022f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800216a:	4b63      	ldr	r3, [pc, #396]	@ (80022f8 <HAL_RCC_ClockConfig+0x1b8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	429a      	cmp	r2, r3
 8002176:	d001      	beq.n	800217c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0b8      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d020      	beq.n	80021ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b00      	cmp	r3, #0
 8002192:	d005      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002194:	4b59      	ldr	r3, [pc, #356]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	4a58      	ldr	r2, [pc, #352]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 800219a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800219e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021ac:	4b53      	ldr	r3, [pc, #332]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	4a52      	ldr	r2, [pc, #328]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80021b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b8:	4b50      	ldr	r3, [pc, #320]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	494d      	ldr	r1, [pc, #308]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d044      	beq.n	8002260 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d107      	bne.n	80021ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021de:	4b47      	ldr	r3, [pc, #284]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d119      	bne.n	800221e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e07f      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d003      	beq.n	80021fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	d107      	bne.n	800220e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021fe:	4b3f      	ldr	r3, [pc, #252]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d109      	bne.n	800221e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e06f      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220e:	4b3b      	ldr	r3, [pc, #236]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e067      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800221e:	4b37      	ldr	r3, [pc, #220]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f023 0203 	bic.w	r2, r3, #3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	4934      	ldr	r1, [pc, #208]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 800222c:	4313      	orrs	r3, r2
 800222e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002230:	f7ff f9ee 	bl	8001610 <HAL_GetTick>
 8002234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002236:	e00a      	b.n	800224e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002238:	f7ff f9ea 	bl	8001610 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d901      	bls.n	800224e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e04f      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800224e:	4b2b      	ldr	r3, [pc, #172]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 020c 	and.w	r2, r3, #12
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	429a      	cmp	r2, r3
 800225e:	d1eb      	bne.n	8002238 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002260:	4b25      	ldr	r3, [pc, #148]	@ (80022f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 030f 	and.w	r3, r3, #15
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d20c      	bcs.n	8002288 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226e:	4b22      	ldr	r3, [pc, #136]	@ (80022f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002276:	4b20      	ldr	r3, [pc, #128]	@ (80022f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	429a      	cmp	r2, r3
 8002282:	d001      	beq.n	8002288 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e032      	b.n	80022ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d008      	beq.n	80022a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002294:	4b19      	ldr	r3, [pc, #100]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	4916      	ldr	r1, [pc, #88]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d009      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022b2:	4b12      	ldr	r3, [pc, #72]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	490e      	ldr	r1, [pc, #56]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022c6:	f000 f821 	bl	800230c <HAL_RCC_GetSysClockFreq>
 80022ca:	4602      	mov	r2, r0
 80022cc:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <HAL_RCC_ClockConfig+0x1bc>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	490a      	ldr	r1, [pc, #40]	@ (8002300 <HAL_RCC_ClockConfig+0x1c0>)
 80022d8:	5ccb      	ldrb	r3, [r1, r3]
 80022da:	fa22 f303 	lsr.w	r3, r2, r3
 80022de:	4a09      	ldr	r2, [pc, #36]	@ (8002304 <HAL_RCC_ClockConfig+0x1c4>)
 80022e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80022e2:	4b09      	ldr	r3, [pc, #36]	@ (8002308 <HAL_RCC_ClockConfig+0x1c8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff f94e 	bl	8001588 <HAL_InitTick>

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40023c00 	.word	0x40023c00
 80022fc:	40023800 	.word	0x40023800
 8002300:	08005358 	.word	0x08005358
 8002304:	20000000 	.word	0x20000000
 8002308:	20000004 	.word	0x20000004

0800230c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800230c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002310:	b090      	sub	sp, #64	@ 0x40
 8002312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002324:	4b59      	ldr	r3, [pc, #356]	@ (800248c <HAL_RCC_GetSysClockFreq+0x180>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b08      	cmp	r3, #8
 800232e:	d00d      	beq.n	800234c <HAL_RCC_GetSysClockFreq+0x40>
 8002330:	2b08      	cmp	r3, #8
 8002332:	f200 80a1 	bhi.w	8002478 <HAL_RCC_GetSysClockFreq+0x16c>
 8002336:	2b00      	cmp	r3, #0
 8002338:	d002      	beq.n	8002340 <HAL_RCC_GetSysClockFreq+0x34>
 800233a:	2b04      	cmp	r3, #4
 800233c:	d003      	beq.n	8002346 <HAL_RCC_GetSysClockFreq+0x3a>
 800233e:	e09b      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002340:	4b53      	ldr	r3, [pc, #332]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x184>)
 8002342:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002344:	e09b      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002346:	4b53      	ldr	r3, [pc, #332]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x188>)
 8002348:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800234a:	e098      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800234c:	4b4f      	ldr	r3, [pc, #316]	@ (800248c <HAL_RCC_GetSysClockFreq+0x180>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002354:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002356:	4b4d      	ldr	r3, [pc, #308]	@ (800248c <HAL_RCC_GetSysClockFreq+0x180>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d028      	beq.n	80023b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002362:	4b4a      	ldr	r3, [pc, #296]	@ (800248c <HAL_RCC_GetSysClockFreq+0x180>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	099b      	lsrs	r3, r3, #6
 8002368:	2200      	movs	r2, #0
 800236a:	623b      	str	r3, [r7, #32]
 800236c:	627a      	str	r2, [r7, #36]	@ 0x24
 800236e:	6a3b      	ldr	r3, [r7, #32]
 8002370:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002374:	2100      	movs	r1, #0
 8002376:	4b47      	ldr	r3, [pc, #284]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x188>)
 8002378:	fb03 f201 	mul.w	r2, r3, r1
 800237c:	2300      	movs	r3, #0
 800237e:	fb00 f303 	mul.w	r3, r0, r3
 8002382:	4413      	add	r3, r2
 8002384:	4a43      	ldr	r2, [pc, #268]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x188>)
 8002386:	fba0 1202 	umull	r1, r2, r0, r2
 800238a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800238c:	460a      	mov	r2, r1
 800238e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002390:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002392:	4413      	add	r3, r2
 8002394:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002398:	2200      	movs	r2, #0
 800239a:	61bb      	str	r3, [r7, #24]
 800239c:	61fa      	str	r2, [r7, #28]
 800239e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80023a6:	f7fe fc0f 	bl	8000bc8 <__aeabi_uldivmod>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4613      	mov	r3, r2
 80023b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023b2:	e053      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023b4:	4b35      	ldr	r3, [pc, #212]	@ (800248c <HAL_RCC_GetSysClockFreq+0x180>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	099b      	lsrs	r3, r3, #6
 80023ba:	2200      	movs	r2, #0
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	617a      	str	r2, [r7, #20]
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80023c6:	f04f 0b00 	mov.w	fp, #0
 80023ca:	4652      	mov	r2, sl
 80023cc:	465b      	mov	r3, fp
 80023ce:	f04f 0000 	mov.w	r0, #0
 80023d2:	f04f 0100 	mov.w	r1, #0
 80023d6:	0159      	lsls	r1, r3, #5
 80023d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023dc:	0150      	lsls	r0, r2, #5
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	ebb2 080a 	subs.w	r8, r2, sl
 80023e6:	eb63 090b 	sbc.w	r9, r3, fp
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	f04f 0300 	mov.w	r3, #0
 80023f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80023f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80023fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80023fe:	ebb2 0408 	subs.w	r4, r2, r8
 8002402:	eb63 0509 	sbc.w	r5, r3, r9
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	f04f 0300 	mov.w	r3, #0
 800240e:	00eb      	lsls	r3, r5, #3
 8002410:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002414:	00e2      	lsls	r2, r4, #3
 8002416:	4614      	mov	r4, r2
 8002418:	461d      	mov	r5, r3
 800241a:	eb14 030a 	adds.w	r3, r4, sl
 800241e:	603b      	str	r3, [r7, #0]
 8002420:	eb45 030b 	adc.w	r3, r5, fp
 8002424:	607b      	str	r3, [r7, #4]
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002432:	4629      	mov	r1, r5
 8002434:	028b      	lsls	r3, r1, #10
 8002436:	4621      	mov	r1, r4
 8002438:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800243c:	4621      	mov	r1, r4
 800243e:	028a      	lsls	r2, r1, #10
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002446:	2200      	movs	r2, #0
 8002448:	60bb      	str	r3, [r7, #8]
 800244a:	60fa      	str	r2, [r7, #12]
 800244c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002450:	f7fe fbba 	bl	8000bc8 <__aeabi_uldivmod>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	4613      	mov	r3, r2
 800245a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800245c:	4b0b      	ldr	r3, [pc, #44]	@ (800248c <HAL_RCC_GetSysClockFreq+0x180>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	0c1b      	lsrs	r3, r3, #16
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	3301      	adds	r3, #1
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800246c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800246e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002470:	fbb2 f3f3 	udiv	r3, r2, r3
 8002474:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002476:	e002      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002478:	4b05      	ldr	r3, [pc, #20]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x184>)
 800247a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800247c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800247e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002480:	4618      	mov	r0, r3
 8002482:	3740      	adds	r7, #64	@ 0x40
 8002484:	46bd      	mov	sp, r7
 8002486:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800248a:	bf00      	nop
 800248c:	40023800 	.word	0x40023800
 8002490:	00f42400 	.word	0x00f42400
 8002494:	017d7840 	.word	0x017d7840

08002498 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e041      	b.n	800252e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d106      	bne.n	80024c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7fe fe5e 	bl	8001180 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2202      	movs	r2, #2
 80024c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3304      	adds	r3, #4
 80024d4:	4619      	mov	r1, r3
 80024d6:	4610      	mov	r0, r2
 80024d8:	f000 f950 	bl	800277c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d020      	beq.n	800259a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d01b      	beq.n	800259a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f06f 0202 	mvn.w	r2, #2
 800256a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f8dc 	bl	800273e <HAL_TIM_IC_CaptureCallback>
 8002586:	e005      	b.n	8002594 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f8ce 	bl	800272a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f8df 	bl	8002752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	f003 0304 	and.w	r3, r3, #4
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d020      	beq.n	80025e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d01b      	beq.n	80025e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f06f 0204 	mvn.w	r2, #4
 80025b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2202      	movs	r2, #2
 80025bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 f8b6 	bl	800273e <HAL_TIM_IC_CaptureCallback>
 80025d2:	e005      	b.n	80025e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 f8a8 	bl	800272a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f8b9 	bl	8002752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d020      	beq.n	8002632 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d01b      	beq.n	8002632 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f06f 0208 	mvn.w	r2, #8
 8002602:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2204      	movs	r2, #4
 8002608:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	69db      	ldr	r3, [r3, #28]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 f890 	bl	800273e <HAL_TIM_IC_CaptureCallback>
 800261e:	e005      	b.n	800262c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f882 	bl	800272a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 f893 	bl	8002752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	f003 0310 	and.w	r3, r3, #16
 8002638:	2b00      	cmp	r3, #0
 800263a:	d020      	beq.n	800267e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	2b00      	cmp	r3, #0
 8002644:	d01b      	beq.n	800267e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f06f 0210 	mvn.w	r2, #16
 800264e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2208      	movs	r2, #8
 8002654:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	69db      	ldr	r3, [r3, #28]
 800265c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 f86a 	bl	800273e <HAL_TIM_IC_CaptureCallback>
 800266a:	e005      	b.n	8002678 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f85c 	bl	800272a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f86d 	bl	8002752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00c      	beq.n	80026a2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d007      	beq.n	80026a2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f06f 0201 	mvn.w	r2, #1
 800269a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f83a 	bl	8002716 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00c      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d007      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80026be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f98d 	bl	80029e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00c      	beq.n	80026ea <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d007      	beq.n	80026ea <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80026e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f83e 	bl	8002766 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f003 0320 	and.w	r3, r3, #32
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00c      	beq.n	800270e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 0320 	and.w	r3, r3, #32
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f06f 0220 	mvn.w	r2, #32
 8002706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 f95f 	bl	80029cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
	...

0800277c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a46      	ldr	r2, [pc, #280]	@ (80028a8 <TIM_Base_SetConfig+0x12c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d013      	beq.n	80027bc <TIM_Base_SetConfig+0x40>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800279a:	d00f      	beq.n	80027bc <TIM_Base_SetConfig+0x40>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a43      	ldr	r2, [pc, #268]	@ (80028ac <TIM_Base_SetConfig+0x130>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d00b      	beq.n	80027bc <TIM_Base_SetConfig+0x40>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a42      	ldr	r2, [pc, #264]	@ (80028b0 <TIM_Base_SetConfig+0x134>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d007      	beq.n	80027bc <TIM_Base_SetConfig+0x40>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a41      	ldr	r2, [pc, #260]	@ (80028b4 <TIM_Base_SetConfig+0x138>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d003      	beq.n	80027bc <TIM_Base_SetConfig+0x40>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a40      	ldr	r2, [pc, #256]	@ (80028b8 <TIM_Base_SetConfig+0x13c>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d108      	bne.n	80027ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a35      	ldr	r2, [pc, #212]	@ (80028a8 <TIM_Base_SetConfig+0x12c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d02b      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027dc:	d027      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a32      	ldr	r2, [pc, #200]	@ (80028ac <TIM_Base_SetConfig+0x130>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d023      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a31      	ldr	r2, [pc, #196]	@ (80028b0 <TIM_Base_SetConfig+0x134>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d01f      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a30      	ldr	r2, [pc, #192]	@ (80028b4 <TIM_Base_SetConfig+0x138>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d01b      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a2f      	ldr	r2, [pc, #188]	@ (80028b8 <TIM_Base_SetConfig+0x13c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d017      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a2e      	ldr	r2, [pc, #184]	@ (80028bc <TIM_Base_SetConfig+0x140>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a2d      	ldr	r2, [pc, #180]	@ (80028c0 <TIM_Base_SetConfig+0x144>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d00f      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a2c      	ldr	r2, [pc, #176]	@ (80028c4 <TIM_Base_SetConfig+0x148>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d00b      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a2b      	ldr	r2, [pc, #172]	@ (80028c8 <TIM_Base_SetConfig+0x14c>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d007      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a2a      	ldr	r2, [pc, #168]	@ (80028cc <TIM_Base_SetConfig+0x150>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d003      	beq.n	800282e <TIM_Base_SetConfig+0xb2>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a29      	ldr	r2, [pc, #164]	@ (80028d0 <TIM_Base_SetConfig+0x154>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d108      	bne.n	8002840 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	4313      	orrs	r3, r2
 800283e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	4313      	orrs	r3, r2
 800284c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a10      	ldr	r2, [pc, #64]	@ (80028a8 <TIM_Base_SetConfig+0x12c>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d003      	beq.n	8002874 <TIM_Base_SetConfig+0xf8>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a12      	ldr	r2, [pc, #72]	@ (80028b8 <TIM_Base_SetConfig+0x13c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d103      	bne.n	800287c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b01      	cmp	r3, #1
 800288c:	d105      	bne.n	800289a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	f023 0201 	bic.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	611a      	str	r2, [r3, #16]
  }
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40010000 	.word	0x40010000
 80028ac:	40000400 	.word	0x40000400
 80028b0:	40000800 	.word	0x40000800
 80028b4:	40000c00 	.word	0x40000c00
 80028b8:	40010400 	.word	0x40010400
 80028bc:	40014000 	.word	0x40014000
 80028c0:	40014400 	.word	0x40014400
 80028c4:	40014800 	.word	0x40014800
 80028c8:	40001800 	.word	0x40001800
 80028cc:	40001c00 	.word	0x40001c00
 80028d0:	40002000 	.word	0x40002000

080028d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028e8:	2302      	movs	r3, #2
 80028ea:	e05a      	b.n	80029a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2202      	movs	r2, #2
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002912:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a21      	ldr	r2, [pc, #132]	@ (80029b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d022      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002938:	d01d      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a1d      	ldr	r2, [pc, #116]	@ (80029b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d018      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a1b      	ldr	r2, [pc, #108]	@ (80029b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d013      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a1a      	ldr	r2, [pc, #104]	@ (80029bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d00e      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a18      	ldr	r2, [pc, #96]	@ (80029c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d009      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a17      	ldr	r2, [pc, #92]	@ (80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d004      	beq.n	8002976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a15      	ldr	r2, [pc, #84]	@ (80029c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d10c      	bne.n	8002990 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800297c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	4313      	orrs	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3714      	adds	r7, #20
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40010000 	.word	0x40010000
 80029b4:	40000400 	.word	0x40000400
 80029b8:	40000800 	.word	0x40000800
 80029bc:	40000c00 	.word	0x40000c00
 80029c0:	40010400 	.word	0x40010400
 80029c4:	40014000 	.word	0x40014000
 80029c8:	40001800 	.word	0x40001800

080029cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <__cvt>:
 80029f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029f8:	ec57 6b10 	vmov	r6, r7, d0
 80029fc:	2f00      	cmp	r7, #0
 80029fe:	460c      	mov	r4, r1
 8002a00:	4619      	mov	r1, r3
 8002a02:	463b      	mov	r3, r7
 8002a04:	bfbb      	ittet	lt
 8002a06:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002a0a:	461f      	movlt	r7, r3
 8002a0c:	2300      	movge	r3, #0
 8002a0e:	232d      	movlt	r3, #45	@ 0x2d
 8002a10:	700b      	strb	r3, [r1, #0]
 8002a12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002a14:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002a18:	4691      	mov	r9, r2
 8002a1a:	f023 0820 	bic.w	r8, r3, #32
 8002a1e:	bfbc      	itt	lt
 8002a20:	4632      	movlt	r2, r6
 8002a22:	4616      	movlt	r6, r2
 8002a24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002a28:	d005      	beq.n	8002a36 <__cvt+0x42>
 8002a2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002a2e:	d100      	bne.n	8002a32 <__cvt+0x3e>
 8002a30:	3401      	adds	r4, #1
 8002a32:	2102      	movs	r1, #2
 8002a34:	e000      	b.n	8002a38 <__cvt+0x44>
 8002a36:	2103      	movs	r1, #3
 8002a38:	ab03      	add	r3, sp, #12
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	ab02      	add	r3, sp, #8
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	ec47 6b10 	vmov	d0, r6, r7
 8002a44:	4653      	mov	r3, sl
 8002a46:	4622      	mov	r2, r4
 8002a48:	f000 fe4e 	bl	80036e8 <_dtoa_r>
 8002a4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002a50:	4605      	mov	r5, r0
 8002a52:	d119      	bne.n	8002a88 <__cvt+0x94>
 8002a54:	f019 0f01 	tst.w	r9, #1
 8002a58:	d00e      	beq.n	8002a78 <__cvt+0x84>
 8002a5a:	eb00 0904 	add.w	r9, r0, r4
 8002a5e:	2200      	movs	r2, #0
 8002a60:	2300      	movs	r3, #0
 8002a62:	4630      	mov	r0, r6
 8002a64:	4639      	mov	r1, r7
 8002a66:	f7fe f83f 	bl	8000ae8 <__aeabi_dcmpeq>
 8002a6a:	b108      	cbz	r0, 8002a70 <__cvt+0x7c>
 8002a6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8002a70:	2230      	movs	r2, #48	@ 0x30
 8002a72:	9b03      	ldr	r3, [sp, #12]
 8002a74:	454b      	cmp	r3, r9
 8002a76:	d31e      	bcc.n	8002ab6 <__cvt+0xc2>
 8002a78:	9b03      	ldr	r3, [sp, #12]
 8002a7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002a7c:	1b5b      	subs	r3, r3, r5
 8002a7e:	4628      	mov	r0, r5
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	b004      	add	sp, #16
 8002a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002a8c:	eb00 0904 	add.w	r9, r0, r4
 8002a90:	d1e5      	bne.n	8002a5e <__cvt+0x6a>
 8002a92:	7803      	ldrb	r3, [r0, #0]
 8002a94:	2b30      	cmp	r3, #48	@ 0x30
 8002a96:	d10a      	bne.n	8002aae <__cvt+0xba>
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	4639      	mov	r1, r7
 8002aa0:	f7fe f822 	bl	8000ae8 <__aeabi_dcmpeq>
 8002aa4:	b918      	cbnz	r0, 8002aae <__cvt+0xba>
 8002aa6:	f1c4 0401 	rsb	r4, r4, #1
 8002aaa:	f8ca 4000 	str.w	r4, [sl]
 8002aae:	f8da 3000 	ldr.w	r3, [sl]
 8002ab2:	4499      	add	r9, r3
 8002ab4:	e7d3      	b.n	8002a5e <__cvt+0x6a>
 8002ab6:	1c59      	adds	r1, r3, #1
 8002ab8:	9103      	str	r1, [sp, #12]
 8002aba:	701a      	strb	r2, [r3, #0]
 8002abc:	e7d9      	b.n	8002a72 <__cvt+0x7e>

08002abe <__exponent>:
 8002abe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ac0:	2900      	cmp	r1, #0
 8002ac2:	bfba      	itte	lt
 8002ac4:	4249      	neglt	r1, r1
 8002ac6:	232d      	movlt	r3, #45	@ 0x2d
 8002ac8:	232b      	movge	r3, #43	@ 0x2b
 8002aca:	2909      	cmp	r1, #9
 8002acc:	7002      	strb	r2, [r0, #0]
 8002ace:	7043      	strb	r3, [r0, #1]
 8002ad0:	dd29      	ble.n	8002b26 <__exponent+0x68>
 8002ad2:	f10d 0307 	add.w	r3, sp, #7
 8002ad6:	461d      	mov	r5, r3
 8002ad8:	270a      	movs	r7, #10
 8002ada:	461a      	mov	r2, r3
 8002adc:	fbb1 f6f7 	udiv	r6, r1, r7
 8002ae0:	fb07 1416 	mls	r4, r7, r6, r1
 8002ae4:	3430      	adds	r4, #48	@ 0x30
 8002ae6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002aea:	460c      	mov	r4, r1
 8002aec:	2c63      	cmp	r4, #99	@ 0x63
 8002aee:	f103 33ff 	add.w	r3, r3, #4294967295
 8002af2:	4631      	mov	r1, r6
 8002af4:	dcf1      	bgt.n	8002ada <__exponent+0x1c>
 8002af6:	3130      	adds	r1, #48	@ 0x30
 8002af8:	1e94      	subs	r4, r2, #2
 8002afa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002afe:	1c41      	adds	r1, r0, #1
 8002b00:	4623      	mov	r3, r4
 8002b02:	42ab      	cmp	r3, r5
 8002b04:	d30a      	bcc.n	8002b1c <__exponent+0x5e>
 8002b06:	f10d 0309 	add.w	r3, sp, #9
 8002b0a:	1a9b      	subs	r3, r3, r2
 8002b0c:	42ac      	cmp	r4, r5
 8002b0e:	bf88      	it	hi
 8002b10:	2300      	movhi	r3, #0
 8002b12:	3302      	adds	r3, #2
 8002b14:	4403      	add	r3, r0
 8002b16:	1a18      	subs	r0, r3, r0
 8002b18:	b003      	add	sp, #12
 8002b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b1c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002b20:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002b24:	e7ed      	b.n	8002b02 <__exponent+0x44>
 8002b26:	2330      	movs	r3, #48	@ 0x30
 8002b28:	3130      	adds	r1, #48	@ 0x30
 8002b2a:	7083      	strb	r3, [r0, #2]
 8002b2c:	70c1      	strb	r1, [r0, #3]
 8002b2e:	1d03      	adds	r3, r0, #4
 8002b30:	e7f1      	b.n	8002b16 <__exponent+0x58>
	...

08002b34 <_printf_float>:
 8002b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b38:	b08d      	sub	sp, #52	@ 0x34
 8002b3a:	460c      	mov	r4, r1
 8002b3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002b40:	4616      	mov	r6, r2
 8002b42:	461f      	mov	r7, r3
 8002b44:	4605      	mov	r5, r0
 8002b46:	f000 fccd 	bl	80034e4 <_localeconv_r>
 8002b4a:	6803      	ldr	r3, [r0, #0]
 8002b4c:	9304      	str	r3, [sp, #16]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fd fb9e 	bl	8000290 <strlen>
 8002b54:	2300      	movs	r3, #0
 8002b56:	930a      	str	r3, [sp, #40]	@ 0x28
 8002b58:	f8d8 3000 	ldr.w	r3, [r8]
 8002b5c:	9005      	str	r0, [sp, #20]
 8002b5e:	3307      	adds	r3, #7
 8002b60:	f023 0307 	bic.w	r3, r3, #7
 8002b64:	f103 0208 	add.w	r2, r3, #8
 8002b68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002b6c:	f8d4 b000 	ldr.w	fp, [r4]
 8002b70:	f8c8 2000 	str.w	r2, [r8]
 8002b74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002b78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002b7c:	9307      	str	r3, [sp, #28]
 8002b7e:	f8cd 8018 	str.w	r8, [sp, #24]
 8002b82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002b86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002b8a:	4b9c      	ldr	r3, [pc, #624]	@ (8002dfc <_printf_float+0x2c8>)
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b90:	f7fd ffdc 	bl	8000b4c <__aeabi_dcmpun>
 8002b94:	bb70      	cbnz	r0, 8002bf4 <_printf_float+0xc0>
 8002b96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002b9a:	4b98      	ldr	r3, [pc, #608]	@ (8002dfc <_printf_float+0x2c8>)
 8002b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ba0:	f7fd ffb6 	bl	8000b10 <__aeabi_dcmple>
 8002ba4:	bb30      	cbnz	r0, 8002bf4 <_printf_float+0xc0>
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2300      	movs	r3, #0
 8002baa:	4640      	mov	r0, r8
 8002bac:	4649      	mov	r1, r9
 8002bae:	f7fd ffa5 	bl	8000afc <__aeabi_dcmplt>
 8002bb2:	b110      	cbz	r0, 8002bba <_printf_float+0x86>
 8002bb4:	232d      	movs	r3, #45	@ 0x2d
 8002bb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002bba:	4a91      	ldr	r2, [pc, #580]	@ (8002e00 <_printf_float+0x2cc>)
 8002bbc:	4b91      	ldr	r3, [pc, #580]	@ (8002e04 <_printf_float+0x2d0>)
 8002bbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002bc2:	bf94      	ite	ls
 8002bc4:	4690      	movls	r8, r2
 8002bc6:	4698      	movhi	r8, r3
 8002bc8:	2303      	movs	r3, #3
 8002bca:	6123      	str	r3, [r4, #16]
 8002bcc:	f02b 0304 	bic.w	r3, fp, #4
 8002bd0:	6023      	str	r3, [r4, #0]
 8002bd2:	f04f 0900 	mov.w	r9, #0
 8002bd6:	9700      	str	r7, [sp, #0]
 8002bd8:	4633      	mov	r3, r6
 8002bda:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002bdc:	4621      	mov	r1, r4
 8002bde:	4628      	mov	r0, r5
 8002be0:	f000 f9d2 	bl	8002f88 <_printf_common>
 8002be4:	3001      	adds	r0, #1
 8002be6:	f040 808d 	bne.w	8002d04 <_printf_float+0x1d0>
 8002bea:	f04f 30ff 	mov.w	r0, #4294967295
 8002bee:	b00d      	add	sp, #52	@ 0x34
 8002bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bf4:	4642      	mov	r2, r8
 8002bf6:	464b      	mov	r3, r9
 8002bf8:	4640      	mov	r0, r8
 8002bfa:	4649      	mov	r1, r9
 8002bfc:	f7fd ffa6 	bl	8000b4c <__aeabi_dcmpun>
 8002c00:	b140      	cbz	r0, 8002c14 <_printf_float+0xe0>
 8002c02:	464b      	mov	r3, r9
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	bfbc      	itt	lt
 8002c08:	232d      	movlt	r3, #45	@ 0x2d
 8002c0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002c0e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e08 <_printf_float+0x2d4>)
 8002c10:	4b7e      	ldr	r3, [pc, #504]	@ (8002e0c <_printf_float+0x2d8>)
 8002c12:	e7d4      	b.n	8002bbe <_printf_float+0x8a>
 8002c14:	6863      	ldr	r3, [r4, #4]
 8002c16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002c1a:	9206      	str	r2, [sp, #24]
 8002c1c:	1c5a      	adds	r2, r3, #1
 8002c1e:	d13b      	bne.n	8002c98 <_printf_float+0x164>
 8002c20:	2306      	movs	r3, #6
 8002c22:	6063      	str	r3, [r4, #4]
 8002c24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002c28:	2300      	movs	r3, #0
 8002c2a:	6022      	str	r2, [r4, #0]
 8002c2c:	9303      	str	r3, [sp, #12]
 8002c2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8002c30:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002c34:	ab09      	add	r3, sp, #36	@ 0x24
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	6861      	ldr	r1, [r4, #4]
 8002c3a:	ec49 8b10 	vmov	d0, r8, r9
 8002c3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8002c42:	4628      	mov	r0, r5
 8002c44:	f7ff fed6 	bl	80029f4 <__cvt>
 8002c48:	9b06      	ldr	r3, [sp, #24]
 8002c4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002c4c:	2b47      	cmp	r3, #71	@ 0x47
 8002c4e:	4680      	mov	r8, r0
 8002c50:	d129      	bne.n	8002ca6 <_printf_float+0x172>
 8002c52:	1cc8      	adds	r0, r1, #3
 8002c54:	db02      	blt.n	8002c5c <_printf_float+0x128>
 8002c56:	6863      	ldr	r3, [r4, #4]
 8002c58:	4299      	cmp	r1, r3
 8002c5a:	dd41      	ble.n	8002ce0 <_printf_float+0x1ac>
 8002c5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8002c60:	fa5f fa8a 	uxtb.w	sl, sl
 8002c64:	3901      	subs	r1, #1
 8002c66:	4652      	mov	r2, sl
 8002c68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002c6c:	9109      	str	r1, [sp, #36]	@ 0x24
 8002c6e:	f7ff ff26 	bl	8002abe <__exponent>
 8002c72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002c74:	1813      	adds	r3, r2, r0
 8002c76:	2a01      	cmp	r2, #1
 8002c78:	4681      	mov	r9, r0
 8002c7a:	6123      	str	r3, [r4, #16]
 8002c7c:	dc02      	bgt.n	8002c84 <_printf_float+0x150>
 8002c7e:	6822      	ldr	r2, [r4, #0]
 8002c80:	07d2      	lsls	r2, r2, #31
 8002c82:	d501      	bpl.n	8002c88 <_printf_float+0x154>
 8002c84:	3301      	adds	r3, #1
 8002c86:	6123      	str	r3, [r4, #16]
 8002c88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0a2      	beq.n	8002bd6 <_printf_float+0xa2>
 8002c90:	232d      	movs	r3, #45	@ 0x2d
 8002c92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c96:	e79e      	b.n	8002bd6 <_printf_float+0xa2>
 8002c98:	9a06      	ldr	r2, [sp, #24]
 8002c9a:	2a47      	cmp	r2, #71	@ 0x47
 8002c9c:	d1c2      	bne.n	8002c24 <_printf_float+0xf0>
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1c0      	bne.n	8002c24 <_printf_float+0xf0>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e7bd      	b.n	8002c22 <_printf_float+0xee>
 8002ca6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002caa:	d9db      	bls.n	8002c64 <_printf_float+0x130>
 8002cac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002cb0:	d118      	bne.n	8002ce4 <_printf_float+0x1b0>
 8002cb2:	2900      	cmp	r1, #0
 8002cb4:	6863      	ldr	r3, [r4, #4]
 8002cb6:	dd0b      	ble.n	8002cd0 <_printf_float+0x19c>
 8002cb8:	6121      	str	r1, [r4, #16]
 8002cba:	b913      	cbnz	r3, 8002cc2 <_printf_float+0x18e>
 8002cbc:	6822      	ldr	r2, [r4, #0]
 8002cbe:	07d0      	lsls	r0, r2, #31
 8002cc0:	d502      	bpl.n	8002cc8 <_printf_float+0x194>
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	440b      	add	r3, r1
 8002cc6:	6123      	str	r3, [r4, #16]
 8002cc8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002cca:	f04f 0900 	mov.w	r9, #0
 8002cce:	e7db      	b.n	8002c88 <_printf_float+0x154>
 8002cd0:	b913      	cbnz	r3, 8002cd8 <_printf_float+0x1a4>
 8002cd2:	6822      	ldr	r2, [r4, #0]
 8002cd4:	07d2      	lsls	r2, r2, #31
 8002cd6:	d501      	bpl.n	8002cdc <_printf_float+0x1a8>
 8002cd8:	3302      	adds	r3, #2
 8002cda:	e7f4      	b.n	8002cc6 <_printf_float+0x192>
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e7f2      	b.n	8002cc6 <_printf_float+0x192>
 8002ce0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002ce4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002ce6:	4299      	cmp	r1, r3
 8002ce8:	db05      	blt.n	8002cf6 <_printf_float+0x1c2>
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	6121      	str	r1, [r4, #16]
 8002cee:	07d8      	lsls	r0, r3, #31
 8002cf0:	d5ea      	bpl.n	8002cc8 <_printf_float+0x194>
 8002cf2:	1c4b      	adds	r3, r1, #1
 8002cf4:	e7e7      	b.n	8002cc6 <_printf_float+0x192>
 8002cf6:	2900      	cmp	r1, #0
 8002cf8:	bfd4      	ite	le
 8002cfa:	f1c1 0202 	rsble	r2, r1, #2
 8002cfe:	2201      	movgt	r2, #1
 8002d00:	4413      	add	r3, r2
 8002d02:	e7e0      	b.n	8002cc6 <_printf_float+0x192>
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	055a      	lsls	r2, r3, #21
 8002d08:	d407      	bmi.n	8002d1a <_printf_float+0x1e6>
 8002d0a:	6923      	ldr	r3, [r4, #16]
 8002d0c:	4642      	mov	r2, r8
 8002d0e:	4631      	mov	r1, r6
 8002d10:	4628      	mov	r0, r5
 8002d12:	47b8      	blx	r7
 8002d14:	3001      	adds	r0, #1
 8002d16:	d12b      	bne.n	8002d70 <_printf_float+0x23c>
 8002d18:	e767      	b.n	8002bea <_printf_float+0xb6>
 8002d1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002d1e:	f240 80dd 	bls.w	8002edc <_printf_float+0x3a8>
 8002d22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002d26:	2200      	movs	r2, #0
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f7fd fedd 	bl	8000ae8 <__aeabi_dcmpeq>
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	d033      	beq.n	8002d9a <_printf_float+0x266>
 8002d32:	4a37      	ldr	r2, [pc, #220]	@ (8002e10 <_printf_float+0x2dc>)
 8002d34:	2301      	movs	r3, #1
 8002d36:	4631      	mov	r1, r6
 8002d38:	4628      	mov	r0, r5
 8002d3a:	47b8      	blx	r7
 8002d3c:	3001      	adds	r0, #1
 8002d3e:	f43f af54 	beq.w	8002bea <_printf_float+0xb6>
 8002d42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002d46:	4543      	cmp	r3, r8
 8002d48:	db02      	blt.n	8002d50 <_printf_float+0x21c>
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	07d8      	lsls	r0, r3, #31
 8002d4e:	d50f      	bpl.n	8002d70 <_printf_float+0x23c>
 8002d50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002d54:	4631      	mov	r1, r6
 8002d56:	4628      	mov	r0, r5
 8002d58:	47b8      	blx	r7
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	f43f af45 	beq.w	8002bea <_printf_float+0xb6>
 8002d60:	f04f 0900 	mov.w	r9, #0
 8002d64:	f108 38ff 	add.w	r8, r8, #4294967295
 8002d68:	f104 0a1a 	add.w	sl, r4, #26
 8002d6c:	45c8      	cmp	r8, r9
 8002d6e:	dc09      	bgt.n	8002d84 <_printf_float+0x250>
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	079b      	lsls	r3, r3, #30
 8002d74:	f100 8103 	bmi.w	8002f7e <_printf_float+0x44a>
 8002d78:	68e0      	ldr	r0, [r4, #12]
 8002d7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002d7c:	4298      	cmp	r0, r3
 8002d7e:	bfb8      	it	lt
 8002d80:	4618      	movlt	r0, r3
 8002d82:	e734      	b.n	8002bee <_printf_float+0xba>
 8002d84:	2301      	movs	r3, #1
 8002d86:	4652      	mov	r2, sl
 8002d88:	4631      	mov	r1, r6
 8002d8a:	4628      	mov	r0, r5
 8002d8c:	47b8      	blx	r7
 8002d8e:	3001      	adds	r0, #1
 8002d90:	f43f af2b 	beq.w	8002bea <_printf_float+0xb6>
 8002d94:	f109 0901 	add.w	r9, r9, #1
 8002d98:	e7e8      	b.n	8002d6c <_printf_float+0x238>
 8002d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	dc39      	bgt.n	8002e14 <_printf_float+0x2e0>
 8002da0:	4a1b      	ldr	r2, [pc, #108]	@ (8002e10 <_printf_float+0x2dc>)
 8002da2:	2301      	movs	r3, #1
 8002da4:	4631      	mov	r1, r6
 8002da6:	4628      	mov	r0, r5
 8002da8:	47b8      	blx	r7
 8002daa:	3001      	adds	r0, #1
 8002dac:	f43f af1d 	beq.w	8002bea <_printf_float+0xb6>
 8002db0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002db4:	ea59 0303 	orrs.w	r3, r9, r3
 8002db8:	d102      	bne.n	8002dc0 <_printf_float+0x28c>
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	07d9      	lsls	r1, r3, #31
 8002dbe:	d5d7      	bpl.n	8002d70 <_printf_float+0x23c>
 8002dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002dc4:	4631      	mov	r1, r6
 8002dc6:	4628      	mov	r0, r5
 8002dc8:	47b8      	blx	r7
 8002dca:	3001      	adds	r0, #1
 8002dcc:	f43f af0d 	beq.w	8002bea <_printf_float+0xb6>
 8002dd0:	f04f 0a00 	mov.w	sl, #0
 8002dd4:	f104 0b1a 	add.w	fp, r4, #26
 8002dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002dda:	425b      	negs	r3, r3
 8002ddc:	4553      	cmp	r3, sl
 8002dde:	dc01      	bgt.n	8002de4 <_printf_float+0x2b0>
 8002de0:	464b      	mov	r3, r9
 8002de2:	e793      	b.n	8002d0c <_printf_float+0x1d8>
 8002de4:	2301      	movs	r3, #1
 8002de6:	465a      	mov	r2, fp
 8002de8:	4631      	mov	r1, r6
 8002dea:	4628      	mov	r0, r5
 8002dec:	47b8      	blx	r7
 8002dee:	3001      	adds	r0, #1
 8002df0:	f43f aefb 	beq.w	8002bea <_printf_float+0xb6>
 8002df4:	f10a 0a01 	add.w	sl, sl, #1
 8002df8:	e7ee      	b.n	8002dd8 <_printf_float+0x2a4>
 8002dfa:	bf00      	nop
 8002dfc:	7fefffff 	.word	0x7fefffff
 8002e00:	08005368 	.word	0x08005368
 8002e04:	0800536c 	.word	0x0800536c
 8002e08:	08005370 	.word	0x08005370
 8002e0c:	08005374 	.word	0x08005374
 8002e10:	08005378 	.word	0x08005378
 8002e14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002e1a:	4553      	cmp	r3, sl
 8002e1c:	bfa8      	it	ge
 8002e1e:	4653      	movge	r3, sl
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	4699      	mov	r9, r3
 8002e24:	dc36      	bgt.n	8002e94 <_printf_float+0x360>
 8002e26:	f04f 0b00 	mov.w	fp, #0
 8002e2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e2e:	f104 021a 	add.w	r2, r4, #26
 8002e32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e34:	9306      	str	r3, [sp, #24]
 8002e36:	eba3 0309 	sub.w	r3, r3, r9
 8002e3a:	455b      	cmp	r3, fp
 8002e3c:	dc31      	bgt.n	8002ea2 <_printf_float+0x36e>
 8002e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e40:	459a      	cmp	sl, r3
 8002e42:	dc3a      	bgt.n	8002eba <_printf_float+0x386>
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	07da      	lsls	r2, r3, #31
 8002e48:	d437      	bmi.n	8002eba <_printf_float+0x386>
 8002e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e4c:	ebaa 0903 	sub.w	r9, sl, r3
 8002e50:	9b06      	ldr	r3, [sp, #24]
 8002e52:	ebaa 0303 	sub.w	r3, sl, r3
 8002e56:	4599      	cmp	r9, r3
 8002e58:	bfa8      	it	ge
 8002e5a:	4699      	movge	r9, r3
 8002e5c:	f1b9 0f00 	cmp.w	r9, #0
 8002e60:	dc33      	bgt.n	8002eca <_printf_float+0x396>
 8002e62:	f04f 0800 	mov.w	r8, #0
 8002e66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e6a:	f104 0b1a 	add.w	fp, r4, #26
 8002e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e70:	ebaa 0303 	sub.w	r3, sl, r3
 8002e74:	eba3 0309 	sub.w	r3, r3, r9
 8002e78:	4543      	cmp	r3, r8
 8002e7a:	f77f af79 	ble.w	8002d70 <_printf_float+0x23c>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	465a      	mov	r2, fp
 8002e82:	4631      	mov	r1, r6
 8002e84:	4628      	mov	r0, r5
 8002e86:	47b8      	blx	r7
 8002e88:	3001      	adds	r0, #1
 8002e8a:	f43f aeae 	beq.w	8002bea <_printf_float+0xb6>
 8002e8e:	f108 0801 	add.w	r8, r8, #1
 8002e92:	e7ec      	b.n	8002e6e <_printf_float+0x33a>
 8002e94:	4642      	mov	r2, r8
 8002e96:	4631      	mov	r1, r6
 8002e98:	4628      	mov	r0, r5
 8002e9a:	47b8      	blx	r7
 8002e9c:	3001      	adds	r0, #1
 8002e9e:	d1c2      	bne.n	8002e26 <_printf_float+0x2f2>
 8002ea0:	e6a3      	b.n	8002bea <_printf_float+0xb6>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	4631      	mov	r1, r6
 8002ea6:	4628      	mov	r0, r5
 8002ea8:	9206      	str	r2, [sp, #24]
 8002eaa:	47b8      	blx	r7
 8002eac:	3001      	adds	r0, #1
 8002eae:	f43f ae9c 	beq.w	8002bea <_printf_float+0xb6>
 8002eb2:	9a06      	ldr	r2, [sp, #24]
 8002eb4:	f10b 0b01 	add.w	fp, fp, #1
 8002eb8:	e7bb      	b.n	8002e32 <_printf_float+0x2fe>
 8002eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002ebe:	4631      	mov	r1, r6
 8002ec0:	4628      	mov	r0, r5
 8002ec2:	47b8      	blx	r7
 8002ec4:	3001      	adds	r0, #1
 8002ec6:	d1c0      	bne.n	8002e4a <_printf_float+0x316>
 8002ec8:	e68f      	b.n	8002bea <_printf_float+0xb6>
 8002eca:	9a06      	ldr	r2, [sp, #24]
 8002ecc:	464b      	mov	r3, r9
 8002ece:	4442      	add	r2, r8
 8002ed0:	4631      	mov	r1, r6
 8002ed2:	4628      	mov	r0, r5
 8002ed4:	47b8      	blx	r7
 8002ed6:	3001      	adds	r0, #1
 8002ed8:	d1c3      	bne.n	8002e62 <_printf_float+0x32e>
 8002eda:	e686      	b.n	8002bea <_printf_float+0xb6>
 8002edc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002ee0:	f1ba 0f01 	cmp.w	sl, #1
 8002ee4:	dc01      	bgt.n	8002eea <_printf_float+0x3b6>
 8002ee6:	07db      	lsls	r3, r3, #31
 8002ee8:	d536      	bpl.n	8002f58 <_printf_float+0x424>
 8002eea:	2301      	movs	r3, #1
 8002eec:	4642      	mov	r2, r8
 8002eee:	4631      	mov	r1, r6
 8002ef0:	4628      	mov	r0, r5
 8002ef2:	47b8      	blx	r7
 8002ef4:	3001      	adds	r0, #1
 8002ef6:	f43f ae78 	beq.w	8002bea <_printf_float+0xb6>
 8002efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002efe:	4631      	mov	r1, r6
 8002f00:	4628      	mov	r0, r5
 8002f02:	47b8      	blx	r7
 8002f04:	3001      	adds	r0, #1
 8002f06:	f43f ae70 	beq.w	8002bea <_printf_float+0xb6>
 8002f0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002f0e:	2200      	movs	r2, #0
 8002f10:	2300      	movs	r3, #0
 8002f12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002f16:	f7fd fde7 	bl	8000ae8 <__aeabi_dcmpeq>
 8002f1a:	b9c0      	cbnz	r0, 8002f4e <_printf_float+0x41a>
 8002f1c:	4653      	mov	r3, sl
 8002f1e:	f108 0201 	add.w	r2, r8, #1
 8002f22:	4631      	mov	r1, r6
 8002f24:	4628      	mov	r0, r5
 8002f26:	47b8      	blx	r7
 8002f28:	3001      	adds	r0, #1
 8002f2a:	d10c      	bne.n	8002f46 <_printf_float+0x412>
 8002f2c:	e65d      	b.n	8002bea <_printf_float+0xb6>
 8002f2e:	2301      	movs	r3, #1
 8002f30:	465a      	mov	r2, fp
 8002f32:	4631      	mov	r1, r6
 8002f34:	4628      	mov	r0, r5
 8002f36:	47b8      	blx	r7
 8002f38:	3001      	adds	r0, #1
 8002f3a:	f43f ae56 	beq.w	8002bea <_printf_float+0xb6>
 8002f3e:	f108 0801 	add.w	r8, r8, #1
 8002f42:	45d0      	cmp	r8, sl
 8002f44:	dbf3      	blt.n	8002f2e <_printf_float+0x3fa>
 8002f46:	464b      	mov	r3, r9
 8002f48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002f4c:	e6df      	b.n	8002d0e <_printf_float+0x1da>
 8002f4e:	f04f 0800 	mov.w	r8, #0
 8002f52:	f104 0b1a 	add.w	fp, r4, #26
 8002f56:	e7f4      	b.n	8002f42 <_printf_float+0x40e>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4642      	mov	r2, r8
 8002f5c:	e7e1      	b.n	8002f22 <_printf_float+0x3ee>
 8002f5e:	2301      	movs	r3, #1
 8002f60:	464a      	mov	r2, r9
 8002f62:	4631      	mov	r1, r6
 8002f64:	4628      	mov	r0, r5
 8002f66:	47b8      	blx	r7
 8002f68:	3001      	adds	r0, #1
 8002f6a:	f43f ae3e 	beq.w	8002bea <_printf_float+0xb6>
 8002f6e:	f108 0801 	add.w	r8, r8, #1
 8002f72:	68e3      	ldr	r3, [r4, #12]
 8002f74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002f76:	1a5b      	subs	r3, r3, r1
 8002f78:	4543      	cmp	r3, r8
 8002f7a:	dcf0      	bgt.n	8002f5e <_printf_float+0x42a>
 8002f7c:	e6fc      	b.n	8002d78 <_printf_float+0x244>
 8002f7e:	f04f 0800 	mov.w	r8, #0
 8002f82:	f104 0919 	add.w	r9, r4, #25
 8002f86:	e7f4      	b.n	8002f72 <_printf_float+0x43e>

08002f88 <_printf_common>:
 8002f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f8c:	4616      	mov	r6, r2
 8002f8e:	4698      	mov	r8, r3
 8002f90:	688a      	ldr	r2, [r1, #8]
 8002f92:	690b      	ldr	r3, [r1, #16]
 8002f94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	bfb8      	it	lt
 8002f9c:	4613      	movlt	r3, r2
 8002f9e:	6033      	str	r3, [r6, #0]
 8002fa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002fa4:	4607      	mov	r7, r0
 8002fa6:	460c      	mov	r4, r1
 8002fa8:	b10a      	cbz	r2, 8002fae <_printf_common+0x26>
 8002faa:	3301      	adds	r3, #1
 8002fac:	6033      	str	r3, [r6, #0]
 8002fae:	6823      	ldr	r3, [r4, #0]
 8002fb0:	0699      	lsls	r1, r3, #26
 8002fb2:	bf42      	ittt	mi
 8002fb4:	6833      	ldrmi	r3, [r6, #0]
 8002fb6:	3302      	addmi	r3, #2
 8002fb8:	6033      	strmi	r3, [r6, #0]
 8002fba:	6825      	ldr	r5, [r4, #0]
 8002fbc:	f015 0506 	ands.w	r5, r5, #6
 8002fc0:	d106      	bne.n	8002fd0 <_printf_common+0x48>
 8002fc2:	f104 0a19 	add.w	sl, r4, #25
 8002fc6:	68e3      	ldr	r3, [r4, #12]
 8002fc8:	6832      	ldr	r2, [r6, #0]
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	42ab      	cmp	r3, r5
 8002fce:	dc26      	bgt.n	800301e <_printf_common+0x96>
 8002fd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002fd4:	6822      	ldr	r2, [r4, #0]
 8002fd6:	3b00      	subs	r3, #0
 8002fd8:	bf18      	it	ne
 8002fda:	2301      	movne	r3, #1
 8002fdc:	0692      	lsls	r2, r2, #26
 8002fde:	d42b      	bmi.n	8003038 <_printf_common+0xb0>
 8002fe0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002fe4:	4641      	mov	r1, r8
 8002fe6:	4638      	mov	r0, r7
 8002fe8:	47c8      	blx	r9
 8002fea:	3001      	adds	r0, #1
 8002fec:	d01e      	beq.n	800302c <_printf_common+0xa4>
 8002fee:	6823      	ldr	r3, [r4, #0]
 8002ff0:	6922      	ldr	r2, [r4, #16]
 8002ff2:	f003 0306 	and.w	r3, r3, #6
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	bf02      	ittt	eq
 8002ffa:	68e5      	ldreq	r5, [r4, #12]
 8002ffc:	6833      	ldreq	r3, [r6, #0]
 8002ffe:	1aed      	subeq	r5, r5, r3
 8003000:	68a3      	ldr	r3, [r4, #8]
 8003002:	bf0c      	ite	eq
 8003004:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003008:	2500      	movne	r5, #0
 800300a:	4293      	cmp	r3, r2
 800300c:	bfc4      	itt	gt
 800300e:	1a9b      	subgt	r3, r3, r2
 8003010:	18ed      	addgt	r5, r5, r3
 8003012:	2600      	movs	r6, #0
 8003014:	341a      	adds	r4, #26
 8003016:	42b5      	cmp	r5, r6
 8003018:	d11a      	bne.n	8003050 <_printf_common+0xc8>
 800301a:	2000      	movs	r0, #0
 800301c:	e008      	b.n	8003030 <_printf_common+0xa8>
 800301e:	2301      	movs	r3, #1
 8003020:	4652      	mov	r2, sl
 8003022:	4641      	mov	r1, r8
 8003024:	4638      	mov	r0, r7
 8003026:	47c8      	blx	r9
 8003028:	3001      	adds	r0, #1
 800302a:	d103      	bne.n	8003034 <_printf_common+0xac>
 800302c:	f04f 30ff 	mov.w	r0, #4294967295
 8003030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003034:	3501      	adds	r5, #1
 8003036:	e7c6      	b.n	8002fc6 <_printf_common+0x3e>
 8003038:	18e1      	adds	r1, r4, r3
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	2030      	movs	r0, #48	@ 0x30
 800303e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003042:	4422      	add	r2, r4
 8003044:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003048:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800304c:	3302      	adds	r3, #2
 800304e:	e7c7      	b.n	8002fe0 <_printf_common+0x58>
 8003050:	2301      	movs	r3, #1
 8003052:	4622      	mov	r2, r4
 8003054:	4641      	mov	r1, r8
 8003056:	4638      	mov	r0, r7
 8003058:	47c8      	blx	r9
 800305a:	3001      	adds	r0, #1
 800305c:	d0e6      	beq.n	800302c <_printf_common+0xa4>
 800305e:	3601      	adds	r6, #1
 8003060:	e7d9      	b.n	8003016 <_printf_common+0x8e>
	...

08003064 <_printf_i>:
 8003064:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003068:	7e0f      	ldrb	r7, [r1, #24]
 800306a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800306c:	2f78      	cmp	r7, #120	@ 0x78
 800306e:	4691      	mov	r9, r2
 8003070:	4680      	mov	r8, r0
 8003072:	460c      	mov	r4, r1
 8003074:	469a      	mov	sl, r3
 8003076:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800307a:	d807      	bhi.n	800308c <_printf_i+0x28>
 800307c:	2f62      	cmp	r7, #98	@ 0x62
 800307e:	d80a      	bhi.n	8003096 <_printf_i+0x32>
 8003080:	2f00      	cmp	r7, #0
 8003082:	f000 80d2 	beq.w	800322a <_printf_i+0x1c6>
 8003086:	2f58      	cmp	r7, #88	@ 0x58
 8003088:	f000 80b9 	beq.w	80031fe <_printf_i+0x19a>
 800308c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003090:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003094:	e03a      	b.n	800310c <_printf_i+0xa8>
 8003096:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800309a:	2b15      	cmp	r3, #21
 800309c:	d8f6      	bhi.n	800308c <_printf_i+0x28>
 800309e:	a101      	add	r1, pc, #4	@ (adr r1, 80030a4 <_printf_i+0x40>)
 80030a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030a4:	080030fd 	.word	0x080030fd
 80030a8:	08003111 	.word	0x08003111
 80030ac:	0800308d 	.word	0x0800308d
 80030b0:	0800308d 	.word	0x0800308d
 80030b4:	0800308d 	.word	0x0800308d
 80030b8:	0800308d 	.word	0x0800308d
 80030bc:	08003111 	.word	0x08003111
 80030c0:	0800308d 	.word	0x0800308d
 80030c4:	0800308d 	.word	0x0800308d
 80030c8:	0800308d 	.word	0x0800308d
 80030cc:	0800308d 	.word	0x0800308d
 80030d0:	08003211 	.word	0x08003211
 80030d4:	0800313b 	.word	0x0800313b
 80030d8:	080031cb 	.word	0x080031cb
 80030dc:	0800308d 	.word	0x0800308d
 80030e0:	0800308d 	.word	0x0800308d
 80030e4:	08003233 	.word	0x08003233
 80030e8:	0800308d 	.word	0x0800308d
 80030ec:	0800313b 	.word	0x0800313b
 80030f0:	0800308d 	.word	0x0800308d
 80030f4:	0800308d 	.word	0x0800308d
 80030f8:	080031d3 	.word	0x080031d3
 80030fc:	6833      	ldr	r3, [r6, #0]
 80030fe:	1d1a      	adds	r2, r3, #4
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6032      	str	r2, [r6, #0]
 8003104:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003108:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800310c:	2301      	movs	r3, #1
 800310e:	e09d      	b.n	800324c <_printf_i+0x1e8>
 8003110:	6833      	ldr	r3, [r6, #0]
 8003112:	6820      	ldr	r0, [r4, #0]
 8003114:	1d19      	adds	r1, r3, #4
 8003116:	6031      	str	r1, [r6, #0]
 8003118:	0606      	lsls	r6, r0, #24
 800311a:	d501      	bpl.n	8003120 <_printf_i+0xbc>
 800311c:	681d      	ldr	r5, [r3, #0]
 800311e:	e003      	b.n	8003128 <_printf_i+0xc4>
 8003120:	0645      	lsls	r5, r0, #25
 8003122:	d5fb      	bpl.n	800311c <_printf_i+0xb8>
 8003124:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003128:	2d00      	cmp	r5, #0
 800312a:	da03      	bge.n	8003134 <_printf_i+0xd0>
 800312c:	232d      	movs	r3, #45	@ 0x2d
 800312e:	426d      	negs	r5, r5
 8003130:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003134:	4859      	ldr	r0, [pc, #356]	@ (800329c <_printf_i+0x238>)
 8003136:	230a      	movs	r3, #10
 8003138:	e011      	b.n	800315e <_printf_i+0xfa>
 800313a:	6821      	ldr	r1, [r4, #0]
 800313c:	6833      	ldr	r3, [r6, #0]
 800313e:	0608      	lsls	r0, r1, #24
 8003140:	f853 5b04 	ldr.w	r5, [r3], #4
 8003144:	d402      	bmi.n	800314c <_printf_i+0xe8>
 8003146:	0649      	lsls	r1, r1, #25
 8003148:	bf48      	it	mi
 800314a:	b2ad      	uxthmi	r5, r5
 800314c:	2f6f      	cmp	r7, #111	@ 0x6f
 800314e:	4853      	ldr	r0, [pc, #332]	@ (800329c <_printf_i+0x238>)
 8003150:	6033      	str	r3, [r6, #0]
 8003152:	bf14      	ite	ne
 8003154:	230a      	movne	r3, #10
 8003156:	2308      	moveq	r3, #8
 8003158:	2100      	movs	r1, #0
 800315a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800315e:	6866      	ldr	r6, [r4, #4]
 8003160:	60a6      	str	r6, [r4, #8]
 8003162:	2e00      	cmp	r6, #0
 8003164:	bfa2      	ittt	ge
 8003166:	6821      	ldrge	r1, [r4, #0]
 8003168:	f021 0104 	bicge.w	r1, r1, #4
 800316c:	6021      	strge	r1, [r4, #0]
 800316e:	b90d      	cbnz	r5, 8003174 <_printf_i+0x110>
 8003170:	2e00      	cmp	r6, #0
 8003172:	d04b      	beq.n	800320c <_printf_i+0x1a8>
 8003174:	4616      	mov	r6, r2
 8003176:	fbb5 f1f3 	udiv	r1, r5, r3
 800317a:	fb03 5711 	mls	r7, r3, r1, r5
 800317e:	5dc7      	ldrb	r7, [r0, r7]
 8003180:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003184:	462f      	mov	r7, r5
 8003186:	42bb      	cmp	r3, r7
 8003188:	460d      	mov	r5, r1
 800318a:	d9f4      	bls.n	8003176 <_printf_i+0x112>
 800318c:	2b08      	cmp	r3, #8
 800318e:	d10b      	bne.n	80031a8 <_printf_i+0x144>
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	07df      	lsls	r7, r3, #31
 8003194:	d508      	bpl.n	80031a8 <_printf_i+0x144>
 8003196:	6923      	ldr	r3, [r4, #16]
 8003198:	6861      	ldr	r1, [r4, #4]
 800319a:	4299      	cmp	r1, r3
 800319c:	bfde      	ittt	le
 800319e:	2330      	movle	r3, #48	@ 0x30
 80031a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031a8:	1b92      	subs	r2, r2, r6
 80031aa:	6122      	str	r2, [r4, #16]
 80031ac:	f8cd a000 	str.w	sl, [sp]
 80031b0:	464b      	mov	r3, r9
 80031b2:	aa03      	add	r2, sp, #12
 80031b4:	4621      	mov	r1, r4
 80031b6:	4640      	mov	r0, r8
 80031b8:	f7ff fee6 	bl	8002f88 <_printf_common>
 80031bc:	3001      	adds	r0, #1
 80031be:	d14a      	bne.n	8003256 <_printf_i+0x1f2>
 80031c0:	f04f 30ff 	mov.w	r0, #4294967295
 80031c4:	b004      	add	sp, #16
 80031c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	f043 0320 	orr.w	r3, r3, #32
 80031d0:	6023      	str	r3, [r4, #0]
 80031d2:	4833      	ldr	r0, [pc, #204]	@ (80032a0 <_printf_i+0x23c>)
 80031d4:	2778      	movs	r7, #120	@ 0x78
 80031d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80031da:	6823      	ldr	r3, [r4, #0]
 80031dc:	6831      	ldr	r1, [r6, #0]
 80031de:	061f      	lsls	r7, r3, #24
 80031e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80031e4:	d402      	bmi.n	80031ec <_printf_i+0x188>
 80031e6:	065f      	lsls	r7, r3, #25
 80031e8:	bf48      	it	mi
 80031ea:	b2ad      	uxthmi	r5, r5
 80031ec:	6031      	str	r1, [r6, #0]
 80031ee:	07d9      	lsls	r1, r3, #31
 80031f0:	bf44      	itt	mi
 80031f2:	f043 0320 	orrmi.w	r3, r3, #32
 80031f6:	6023      	strmi	r3, [r4, #0]
 80031f8:	b11d      	cbz	r5, 8003202 <_printf_i+0x19e>
 80031fa:	2310      	movs	r3, #16
 80031fc:	e7ac      	b.n	8003158 <_printf_i+0xf4>
 80031fe:	4827      	ldr	r0, [pc, #156]	@ (800329c <_printf_i+0x238>)
 8003200:	e7e9      	b.n	80031d6 <_printf_i+0x172>
 8003202:	6823      	ldr	r3, [r4, #0]
 8003204:	f023 0320 	bic.w	r3, r3, #32
 8003208:	6023      	str	r3, [r4, #0]
 800320a:	e7f6      	b.n	80031fa <_printf_i+0x196>
 800320c:	4616      	mov	r6, r2
 800320e:	e7bd      	b.n	800318c <_printf_i+0x128>
 8003210:	6833      	ldr	r3, [r6, #0]
 8003212:	6825      	ldr	r5, [r4, #0]
 8003214:	6961      	ldr	r1, [r4, #20]
 8003216:	1d18      	adds	r0, r3, #4
 8003218:	6030      	str	r0, [r6, #0]
 800321a:	062e      	lsls	r6, r5, #24
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	d501      	bpl.n	8003224 <_printf_i+0x1c0>
 8003220:	6019      	str	r1, [r3, #0]
 8003222:	e002      	b.n	800322a <_printf_i+0x1c6>
 8003224:	0668      	lsls	r0, r5, #25
 8003226:	d5fb      	bpl.n	8003220 <_printf_i+0x1bc>
 8003228:	8019      	strh	r1, [r3, #0]
 800322a:	2300      	movs	r3, #0
 800322c:	6123      	str	r3, [r4, #16]
 800322e:	4616      	mov	r6, r2
 8003230:	e7bc      	b.n	80031ac <_printf_i+0x148>
 8003232:	6833      	ldr	r3, [r6, #0]
 8003234:	1d1a      	adds	r2, r3, #4
 8003236:	6032      	str	r2, [r6, #0]
 8003238:	681e      	ldr	r6, [r3, #0]
 800323a:	6862      	ldr	r2, [r4, #4]
 800323c:	2100      	movs	r1, #0
 800323e:	4630      	mov	r0, r6
 8003240:	f7fc ffd6 	bl	80001f0 <memchr>
 8003244:	b108      	cbz	r0, 800324a <_printf_i+0x1e6>
 8003246:	1b80      	subs	r0, r0, r6
 8003248:	6060      	str	r0, [r4, #4]
 800324a:	6863      	ldr	r3, [r4, #4]
 800324c:	6123      	str	r3, [r4, #16]
 800324e:	2300      	movs	r3, #0
 8003250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003254:	e7aa      	b.n	80031ac <_printf_i+0x148>
 8003256:	6923      	ldr	r3, [r4, #16]
 8003258:	4632      	mov	r2, r6
 800325a:	4649      	mov	r1, r9
 800325c:	4640      	mov	r0, r8
 800325e:	47d0      	blx	sl
 8003260:	3001      	adds	r0, #1
 8003262:	d0ad      	beq.n	80031c0 <_printf_i+0x15c>
 8003264:	6823      	ldr	r3, [r4, #0]
 8003266:	079b      	lsls	r3, r3, #30
 8003268:	d413      	bmi.n	8003292 <_printf_i+0x22e>
 800326a:	68e0      	ldr	r0, [r4, #12]
 800326c:	9b03      	ldr	r3, [sp, #12]
 800326e:	4298      	cmp	r0, r3
 8003270:	bfb8      	it	lt
 8003272:	4618      	movlt	r0, r3
 8003274:	e7a6      	b.n	80031c4 <_printf_i+0x160>
 8003276:	2301      	movs	r3, #1
 8003278:	4632      	mov	r2, r6
 800327a:	4649      	mov	r1, r9
 800327c:	4640      	mov	r0, r8
 800327e:	47d0      	blx	sl
 8003280:	3001      	adds	r0, #1
 8003282:	d09d      	beq.n	80031c0 <_printf_i+0x15c>
 8003284:	3501      	adds	r5, #1
 8003286:	68e3      	ldr	r3, [r4, #12]
 8003288:	9903      	ldr	r1, [sp, #12]
 800328a:	1a5b      	subs	r3, r3, r1
 800328c:	42ab      	cmp	r3, r5
 800328e:	dcf2      	bgt.n	8003276 <_printf_i+0x212>
 8003290:	e7eb      	b.n	800326a <_printf_i+0x206>
 8003292:	2500      	movs	r5, #0
 8003294:	f104 0619 	add.w	r6, r4, #25
 8003298:	e7f5      	b.n	8003286 <_printf_i+0x222>
 800329a:	bf00      	nop
 800329c:	0800537a 	.word	0x0800537a
 80032a0:	0800538b 	.word	0x0800538b

080032a4 <std>:
 80032a4:	2300      	movs	r3, #0
 80032a6:	b510      	push	{r4, lr}
 80032a8:	4604      	mov	r4, r0
 80032aa:	e9c0 3300 	strd	r3, r3, [r0]
 80032ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032b2:	6083      	str	r3, [r0, #8]
 80032b4:	8181      	strh	r1, [r0, #12]
 80032b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80032b8:	81c2      	strh	r2, [r0, #14]
 80032ba:	6183      	str	r3, [r0, #24]
 80032bc:	4619      	mov	r1, r3
 80032be:	2208      	movs	r2, #8
 80032c0:	305c      	adds	r0, #92	@ 0x5c
 80032c2:	f000 f906 	bl	80034d2 <memset>
 80032c6:	4b0d      	ldr	r3, [pc, #52]	@ (80032fc <std+0x58>)
 80032c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80032ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003300 <std+0x5c>)
 80032cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80032ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003304 <std+0x60>)
 80032d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80032d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003308 <std+0x64>)
 80032d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80032d6:	4b0d      	ldr	r3, [pc, #52]	@ (800330c <std+0x68>)
 80032d8:	6224      	str	r4, [r4, #32]
 80032da:	429c      	cmp	r4, r3
 80032dc:	d006      	beq.n	80032ec <std+0x48>
 80032de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80032e2:	4294      	cmp	r4, r2
 80032e4:	d002      	beq.n	80032ec <std+0x48>
 80032e6:	33d0      	adds	r3, #208	@ 0xd0
 80032e8:	429c      	cmp	r4, r3
 80032ea:	d105      	bne.n	80032f8 <std+0x54>
 80032ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80032f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032f4:	f000 b96a 	b.w	80035cc <__retarget_lock_init_recursive>
 80032f8:	bd10      	pop	{r4, pc}
 80032fa:	bf00      	nop
 80032fc:	0800344d 	.word	0x0800344d
 8003300:	0800346f 	.word	0x0800346f
 8003304:	080034a7 	.word	0x080034a7
 8003308:	080034cb 	.word	0x080034cb
 800330c:	20000244 	.word	0x20000244

08003310 <stdio_exit_handler>:
 8003310:	4a02      	ldr	r2, [pc, #8]	@ (800331c <stdio_exit_handler+0xc>)
 8003312:	4903      	ldr	r1, [pc, #12]	@ (8003320 <stdio_exit_handler+0x10>)
 8003314:	4803      	ldr	r0, [pc, #12]	@ (8003324 <stdio_exit_handler+0x14>)
 8003316:	f000 b869 	b.w	80033ec <_fwalk_sglue>
 800331a:	bf00      	nop
 800331c:	2000000c 	.word	0x2000000c
 8003320:	08004f01 	.word	0x08004f01
 8003324:	2000001c 	.word	0x2000001c

08003328 <cleanup_stdio>:
 8003328:	6841      	ldr	r1, [r0, #4]
 800332a:	4b0c      	ldr	r3, [pc, #48]	@ (800335c <cleanup_stdio+0x34>)
 800332c:	4299      	cmp	r1, r3
 800332e:	b510      	push	{r4, lr}
 8003330:	4604      	mov	r4, r0
 8003332:	d001      	beq.n	8003338 <cleanup_stdio+0x10>
 8003334:	f001 fde4 	bl	8004f00 <_fflush_r>
 8003338:	68a1      	ldr	r1, [r4, #8]
 800333a:	4b09      	ldr	r3, [pc, #36]	@ (8003360 <cleanup_stdio+0x38>)
 800333c:	4299      	cmp	r1, r3
 800333e:	d002      	beq.n	8003346 <cleanup_stdio+0x1e>
 8003340:	4620      	mov	r0, r4
 8003342:	f001 fddd 	bl	8004f00 <_fflush_r>
 8003346:	68e1      	ldr	r1, [r4, #12]
 8003348:	4b06      	ldr	r3, [pc, #24]	@ (8003364 <cleanup_stdio+0x3c>)
 800334a:	4299      	cmp	r1, r3
 800334c:	d004      	beq.n	8003358 <cleanup_stdio+0x30>
 800334e:	4620      	mov	r0, r4
 8003350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003354:	f001 bdd4 	b.w	8004f00 <_fflush_r>
 8003358:	bd10      	pop	{r4, pc}
 800335a:	bf00      	nop
 800335c:	20000244 	.word	0x20000244
 8003360:	200002ac 	.word	0x200002ac
 8003364:	20000314 	.word	0x20000314

08003368 <global_stdio_init.part.0>:
 8003368:	b510      	push	{r4, lr}
 800336a:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <global_stdio_init.part.0+0x30>)
 800336c:	4c0b      	ldr	r4, [pc, #44]	@ (800339c <global_stdio_init.part.0+0x34>)
 800336e:	4a0c      	ldr	r2, [pc, #48]	@ (80033a0 <global_stdio_init.part.0+0x38>)
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	4620      	mov	r0, r4
 8003374:	2200      	movs	r2, #0
 8003376:	2104      	movs	r1, #4
 8003378:	f7ff ff94 	bl	80032a4 <std>
 800337c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003380:	2201      	movs	r2, #1
 8003382:	2109      	movs	r1, #9
 8003384:	f7ff ff8e 	bl	80032a4 <std>
 8003388:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800338c:	2202      	movs	r2, #2
 800338e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003392:	2112      	movs	r1, #18
 8003394:	f7ff bf86 	b.w	80032a4 <std>
 8003398:	2000037c 	.word	0x2000037c
 800339c:	20000244 	.word	0x20000244
 80033a0:	08003311 	.word	0x08003311

080033a4 <__sfp_lock_acquire>:
 80033a4:	4801      	ldr	r0, [pc, #4]	@ (80033ac <__sfp_lock_acquire+0x8>)
 80033a6:	f000 b912 	b.w	80035ce <__retarget_lock_acquire_recursive>
 80033aa:	bf00      	nop
 80033ac:	20000385 	.word	0x20000385

080033b0 <__sfp_lock_release>:
 80033b0:	4801      	ldr	r0, [pc, #4]	@ (80033b8 <__sfp_lock_release+0x8>)
 80033b2:	f000 b90d 	b.w	80035d0 <__retarget_lock_release_recursive>
 80033b6:	bf00      	nop
 80033b8:	20000385 	.word	0x20000385

080033bc <__sinit>:
 80033bc:	b510      	push	{r4, lr}
 80033be:	4604      	mov	r4, r0
 80033c0:	f7ff fff0 	bl	80033a4 <__sfp_lock_acquire>
 80033c4:	6a23      	ldr	r3, [r4, #32]
 80033c6:	b11b      	cbz	r3, 80033d0 <__sinit+0x14>
 80033c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033cc:	f7ff bff0 	b.w	80033b0 <__sfp_lock_release>
 80033d0:	4b04      	ldr	r3, [pc, #16]	@ (80033e4 <__sinit+0x28>)
 80033d2:	6223      	str	r3, [r4, #32]
 80033d4:	4b04      	ldr	r3, [pc, #16]	@ (80033e8 <__sinit+0x2c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1f5      	bne.n	80033c8 <__sinit+0xc>
 80033dc:	f7ff ffc4 	bl	8003368 <global_stdio_init.part.0>
 80033e0:	e7f2      	b.n	80033c8 <__sinit+0xc>
 80033e2:	bf00      	nop
 80033e4:	08003329 	.word	0x08003329
 80033e8:	2000037c 	.word	0x2000037c

080033ec <_fwalk_sglue>:
 80033ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033f0:	4607      	mov	r7, r0
 80033f2:	4688      	mov	r8, r1
 80033f4:	4614      	mov	r4, r2
 80033f6:	2600      	movs	r6, #0
 80033f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033fc:	f1b9 0901 	subs.w	r9, r9, #1
 8003400:	d505      	bpl.n	800340e <_fwalk_sglue+0x22>
 8003402:	6824      	ldr	r4, [r4, #0]
 8003404:	2c00      	cmp	r4, #0
 8003406:	d1f7      	bne.n	80033f8 <_fwalk_sglue+0xc>
 8003408:	4630      	mov	r0, r6
 800340a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800340e:	89ab      	ldrh	r3, [r5, #12]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d907      	bls.n	8003424 <_fwalk_sglue+0x38>
 8003414:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003418:	3301      	adds	r3, #1
 800341a:	d003      	beq.n	8003424 <_fwalk_sglue+0x38>
 800341c:	4629      	mov	r1, r5
 800341e:	4638      	mov	r0, r7
 8003420:	47c0      	blx	r8
 8003422:	4306      	orrs	r6, r0
 8003424:	3568      	adds	r5, #104	@ 0x68
 8003426:	e7e9      	b.n	80033fc <_fwalk_sglue+0x10>

08003428 <iprintf>:
 8003428:	b40f      	push	{r0, r1, r2, r3}
 800342a:	b507      	push	{r0, r1, r2, lr}
 800342c:	4906      	ldr	r1, [pc, #24]	@ (8003448 <iprintf+0x20>)
 800342e:	ab04      	add	r3, sp, #16
 8003430:	6808      	ldr	r0, [r1, #0]
 8003432:	f853 2b04 	ldr.w	r2, [r3], #4
 8003436:	6881      	ldr	r1, [r0, #8]
 8003438:	9301      	str	r3, [sp, #4]
 800343a:	f001 fbc5 	bl	8004bc8 <_vfiprintf_r>
 800343e:	b003      	add	sp, #12
 8003440:	f85d eb04 	ldr.w	lr, [sp], #4
 8003444:	b004      	add	sp, #16
 8003446:	4770      	bx	lr
 8003448:	20000018 	.word	0x20000018

0800344c <__sread>:
 800344c:	b510      	push	{r4, lr}
 800344e:	460c      	mov	r4, r1
 8003450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003454:	f000 f86c 	bl	8003530 <_read_r>
 8003458:	2800      	cmp	r0, #0
 800345a:	bfab      	itete	ge
 800345c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800345e:	89a3      	ldrhlt	r3, [r4, #12]
 8003460:	181b      	addge	r3, r3, r0
 8003462:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003466:	bfac      	ite	ge
 8003468:	6563      	strge	r3, [r4, #84]	@ 0x54
 800346a:	81a3      	strhlt	r3, [r4, #12]
 800346c:	bd10      	pop	{r4, pc}

0800346e <__swrite>:
 800346e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003472:	461f      	mov	r7, r3
 8003474:	898b      	ldrh	r3, [r1, #12]
 8003476:	05db      	lsls	r3, r3, #23
 8003478:	4605      	mov	r5, r0
 800347a:	460c      	mov	r4, r1
 800347c:	4616      	mov	r6, r2
 800347e:	d505      	bpl.n	800348c <__swrite+0x1e>
 8003480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003484:	2302      	movs	r3, #2
 8003486:	2200      	movs	r2, #0
 8003488:	f000 f840 	bl	800350c <_lseek_r>
 800348c:	89a3      	ldrh	r3, [r4, #12]
 800348e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003492:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003496:	81a3      	strh	r3, [r4, #12]
 8003498:	4632      	mov	r2, r6
 800349a:	463b      	mov	r3, r7
 800349c:	4628      	mov	r0, r5
 800349e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034a2:	f000 b857 	b.w	8003554 <_write_r>

080034a6 <__sseek>:
 80034a6:	b510      	push	{r4, lr}
 80034a8:	460c      	mov	r4, r1
 80034aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ae:	f000 f82d 	bl	800350c <_lseek_r>
 80034b2:	1c43      	adds	r3, r0, #1
 80034b4:	89a3      	ldrh	r3, [r4, #12]
 80034b6:	bf15      	itete	ne
 80034b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80034ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80034be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80034c2:	81a3      	strheq	r3, [r4, #12]
 80034c4:	bf18      	it	ne
 80034c6:	81a3      	strhne	r3, [r4, #12]
 80034c8:	bd10      	pop	{r4, pc}

080034ca <__sclose>:
 80034ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ce:	f000 b80d 	b.w	80034ec <_close_r>

080034d2 <memset>:
 80034d2:	4402      	add	r2, r0
 80034d4:	4603      	mov	r3, r0
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d100      	bne.n	80034dc <memset+0xa>
 80034da:	4770      	bx	lr
 80034dc:	f803 1b01 	strb.w	r1, [r3], #1
 80034e0:	e7f9      	b.n	80034d6 <memset+0x4>
	...

080034e4 <_localeconv_r>:
 80034e4:	4800      	ldr	r0, [pc, #0]	@ (80034e8 <_localeconv_r+0x4>)
 80034e6:	4770      	bx	lr
 80034e8:	20000158 	.word	0x20000158

080034ec <_close_r>:
 80034ec:	b538      	push	{r3, r4, r5, lr}
 80034ee:	4d06      	ldr	r5, [pc, #24]	@ (8003508 <_close_r+0x1c>)
 80034f0:	2300      	movs	r3, #0
 80034f2:	4604      	mov	r4, r0
 80034f4:	4608      	mov	r0, r1
 80034f6:	602b      	str	r3, [r5, #0]
 80034f8:	f7fd ff7e 	bl	80013f8 <_close>
 80034fc:	1c43      	adds	r3, r0, #1
 80034fe:	d102      	bne.n	8003506 <_close_r+0x1a>
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	b103      	cbz	r3, 8003506 <_close_r+0x1a>
 8003504:	6023      	str	r3, [r4, #0]
 8003506:	bd38      	pop	{r3, r4, r5, pc}
 8003508:	20000380 	.word	0x20000380

0800350c <_lseek_r>:
 800350c:	b538      	push	{r3, r4, r5, lr}
 800350e:	4d07      	ldr	r5, [pc, #28]	@ (800352c <_lseek_r+0x20>)
 8003510:	4604      	mov	r4, r0
 8003512:	4608      	mov	r0, r1
 8003514:	4611      	mov	r1, r2
 8003516:	2200      	movs	r2, #0
 8003518:	602a      	str	r2, [r5, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	f7fd ff93 	bl	8001446 <_lseek>
 8003520:	1c43      	adds	r3, r0, #1
 8003522:	d102      	bne.n	800352a <_lseek_r+0x1e>
 8003524:	682b      	ldr	r3, [r5, #0]
 8003526:	b103      	cbz	r3, 800352a <_lseek_r+0x1e>
 8003528:	6023      	str	r3, [r4, #0]
 800352a:	bd38      	pop	{r3, r4, r5, pc}
 800352c:	20000380 	.word	0x20000380

08003530 <_read_r>:
 8003530:	b538      	push	{r3, r4, r5, lr}
 8003532:	4d07      	ldr	r5, [pc, #28]	@ (8003550 <_read_r+0x20>)
 8003534:	4604      	mov	r4, r0
 8003536:	4608      	mov	r0, r1
 8003538:	4611      	mov	r1, r2
 800353a:	2200      	movs	r2, #0
 800353c:	602a      	str	r2, [r5, #0]
 800353e:	461a      	mov	r2, r3
 8003540:	f7fd ff21 	bl	8001386 <_read>
 8003544:	1c43      	adds	r3, r0, #1
 8003546:	d102      	bne.n	800354e <_read_r+0x1e>
 8003548:	682b      	ldr	r3, [r5, #0]
 800354a:	b103      	cbz	r3, 800354e <_read_r+0x1e>
 800354c:	6023      	str	r3, [r4, #0]
 800354e:	bd38      	pop	{r3, r4, r5, pc}
 8003550:	20000380 	.word	0x20000380

08003554 <_write_r>:
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	4d07      	ldr	r5, [pc, #28]	@ (8003574 <_write_r+0x20>)
 8003558:	4604      	mov	r4, r0
 800355a:	4608      	mov	r0, r1
 800355c:	4611      	mov	r1, r2
 800355e:	2200      	movs	r2, #0
 8003560:	602a      	str	r2, [r5, #0]
 8003562:	461a      	mov	r2, r3
 8003564:	f7fd ff2c 	bl	80013c0 <_write>
 8003568:	1c43      	adds	r3, r0, #1
 800356a:	d102      	bne.n	8003572 <_write_r+0x1e>
 800356c:	682b      	ldr	r3, [r5, #0]
 800356e:	b103      	cbz	r3, 8003572 <_write_r+0x1e>
 8003570:	6023      	str	r3, [r4, #0]
 8003572:	bd38      	pop	{r3, r4, r5, pc}
 8003574:	20000380 	.word	0x20000380

08003578 <__errno>:
 8003578:	4b01      	ldr	r3, [pc, #4]	@ (8003580 <__errno+0x8>)
 800357a:	6818      	ldr	r0, [r3, #0]
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	20000018 	.word	0x20000018

08003584 <__libc_init_array>:
 8003584:	b570      	push	{r4, r5, r6, lr}
 8003586:	4d0d      	ldr	r5, [pc, #52]	@ (80035bc <__libc_init_array+0x38>)
 8003588:	4c0d      	ldr	r4, [pc, #52]	@ (80035c0 <__libc_init_array+0x3c>)
 800358a:	1b64      	subs	r4, r4, r5
 800358c:	10a4      	asrs	r4, r4, #2
 800358e:	2600      	movs	r6, #0
 8003590:	42a6      	cmp	r6, r4
 8003592:	d109      	bne.n	80035a8 <__libc_init_array+0x24>
 8003594:	4d0b      	ldr	r5, [pc, #44]	@ (80035c4 <__libc_init_array+0x40>)
 8003596:	4c0c      	ldr	r4, [pc, #48]	@ (80035c8 <__libc_init_array+0x44>)
 8003598:	f001 fec0 	bl	800531c <_init>
 800359c:	1b64      	subs	r4, r4, r5
 800359e:	10a4      	asrs	r4, r4, #2
 80035a0:	2600      	movs	r6, #0
 80035a2:	42a6      	cmp	r6, r4
 80035a4:	d105      	bne.n	80035b2 <__libc_init_array+0x2e>
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
 80035a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ac:	4798      	blx	r3
 80035ae:	3601      	adds	r6, #1
 80035b0:	e7ee      	b.n	8003590 <__libc_init_array+0xc>
 80035b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b6:	4798      	blx	r3
 80035b8:	3601      	adds	r6, #1
 80035ba:	e7f2      	b.n	80035a2 <__libc_init_array+0x1e>
 80035bc:	080056e0 	.word	0x080056e0
 80035c0:	080056e0 	.word	0x080056e0
 80035c4:	080056e0 	.word	0x080056e0
 80035c8:	080056e4 	.word	0x080056e4

080035cc <__retarget_lock_init_recursive>:
 80035cc:	4770      	bx	lr

080035ce <__retarget_lock_acquire_recursive>:
 80035ce:	4770      	bx	lr

080035d0 <__retarget_lock_release_recursive>:
 80035d0:	4770      	bx	lr

080035d2 <quorem>:
 80035d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d6:	6903      	ldr	r3, [r0, #16]
 80035d8:	690c      	ldr	r4, [r1, #16]
 80035da:	42a3      	cmp	r3, r4
 80035dc:	4607      	mov	r7, r0
 80035de:	db7e      	blt.n	80036de <quorem+0x10c>
 80035e0:	3c01      	subs	r4, #1
 80035e2:	f101 0814 	add.w	r8, r1, #20
 80035e6:	00a3      	lsls	r3, r4, #2
 80035e8:	f100 0514 	add.w	r5, r0, #20
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80035f2:	9301      	str	r3, [sp, #4]
 80035f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80035f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80035fc:	3301      	adds	r3, #1
 80035fe:	429a      	cmp	r2, r3
 8003600:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003604:	fbb2 f6f3 	udiv	r6, r2, r3
 8003608:	d32e      	bcc.n	8003668 <quorem+0x96>
 800360a:	f04f 0a00 	mov.w	sl, #0
 800360e:	46c4      	mov	ip, r8
 8003610:	46ae      	mov	lr, r5
 8003612:	46d3      	mov	fp, sl
 8003614:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003618:	b298      	uxth	r0, r3
 800361a:	fb06 a000 	mla	r0, r6, r0, sl
 800361e:	0c02      	lsrs	r2, r0, #16
 8003620:	0c1b      	lsrs	r3, r3, #16
 8003622:	fb06 2303 	mla	r3, r6, r3, r2
 8003626:	f8de 2000 	ldr.w	r2, [lr]
 800362a:	b280      	uxth	r0, r0
 800362c:	b292      	uxth	r2, r2
 800362e:	1a12      	subs	r2, r2, r0
 8003630:	445a      	add	r2, fp
 8003632:	f8de 0000 	ldr.w	r0, [lr]
 8003636:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800363a:	b29b      	uxth	r3, r3
 800363c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003640:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003644:	b292      	uxth	r2, r2
 8003646:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800364a:	45e1      	cmp	r9, ip
 800364c:	f84e 2b04 	str.w	r2, [lr], #4
 8003650:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003654:	d2de      	bcs.n	8003614 <quorem+0x42>
 8003656:	9b00      	ldr	r3, [sp, #0]
 8003658:	58eb      	ldr	r3, [r5, r3]
 800365a:	b92b      	cbnz	r3, 8003668 <quorem+0x96>
 800365c:	9b01      	ldr	r3, [sp, #4]
 800365e:	3b04      	subs	r3, #4
 8003660:	429d      	cmp	r5, r3
 8003662:	461a      	mov	r2, r3
 8003664:	d32f      	bcc.n	80036c6 <quorem+0xf4>
 8003666:	613c      	str	r4, [r7, #16]
 8003668:	4638      	mov	r0, r7
 800366a:	f001 f97b 	bl	8004964 <__mcmp>
 800366e:	2800      	cmp	r0, #0
 8003670:	db25      	blt.n	80036be <quorem+0xec>
 8003672:	4629      	mov	r1, r5
 8003674:	2000      	movs	r0, #0
 8003676:	f858 2b04 	ldr.w	r2, [r8], #4
 800367a:	f8d1 c000 	ldr.w	ip, [r1]
 800367e:	fa1f fe82 	uxth.w	lr, r2
 8003682:	fa1f f38c 	uxth.w	r3, ip
 8003686:	eba3 030e 	sub.w	r3, r3, lr
 800368a:	4403      	add	r3, r0
 800368c:	0c12      	lsrs	r2, r2, #16
 800368e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003692:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003696:	b29b      	uxth	r3, r3
 8003698:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800369c:	45c1      	cmp	r9, r8
 800369e:	f841 3b04 	str.w	r3, [r1], #4
 80036a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80036a6:	d2e6      	bcs.n	8003676 <quorem+0xa4>
 80036a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80036ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80036b0:	b922      	cbnz	r2, 80036bc <quorem+0xea>
 80036b2:	3b04      	subs	r3, #4
 80036b4:	429d      	cmp	r5, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	d30b      	bcc.n	80036d2 <quorem+0x100>
 80036ba:	613c      	str	r4, [r7, #16]
 80036bc:	3601      	adds	r6, #1
 80036be:	4630      	mov	r0, r6
 80036c0:	b003      	add	sp, #12
 80036c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	3b04      	subs	r3, #4
 80036ca:	2a00      	cmp	r2, #0
 80036cc:	d1cb      	bne.n	8003666 <quorem+0x94>
 80036ce:	3c01      	subs	r4, #1
 80036d0:	e7c6      	b.n	8003660 <quorem+0x8e>
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	3b04      	subs	r3, #4
 80036d6:	2a00      	cmp	r2, #0
 80036d8:	d1ef      	bne.n	80036ba <quorem+0xe8>
 80036da:	3c01      	subs	r4, #1
 80036dc:	e7ea      	b.n	80036b4 <quorem+0xe2>
 80036de:	2000      	movs	r0, #0
 80036e0:	e7ee      	b.n	80036c0 <quorem+0xee>
 80036e2:	0000      	movs	r0, r0
 80036e4:	0000      	movs	r0, r0
	...

080036e8 <_dtoa_r>:
 80036e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ec:	69c7      	ldr	r7, [r0, #28]
 80036ee:	b099      	sub	sp, #100	@ 0x64
 80036f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80036f4:	ec55 4b10 	vmov	r4, r5, d0
 80036f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80036fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80036fc:	4683      	mov	fp, r0
 80036fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8003700:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003702:	b97f      	cbnz	r7, 8003724 <_dtoa_r+0x3c>
 8003704:	2010      	movs	r0, #16
 8003706:	f000 fdfd 	bl	8004304 <malloc>
 800370a:	4602      	mov	r2, r0
 800370c:	f8cb 001c 	str.w	r0, [fp, #28]
 8003710:	b920      	cbnz	r0, 800371c <_dtoa_r+0x34>
 8003712:	4ba7      	ldr	r3, [pc, #668]	@ (80039b0 <_dtoa_r+0x2c8>)
 8003714:	21ef      	movs	r1, #239	@ 0xef
 8003716:	48a7      	ldr	r0, [pc, #668]	@ (80039b4 <_dtoa_r+0x2cc>)
 8003718:	f001 fccc 	bl	80050b4 <__assert_func>
 800371c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003720:	6007      	str	r7, [r0, #0]
 8003722:	60c7      	str	r7, [r0, #12]
 8003724:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	b159      	cbz	r1, 8003744 <_dtoa_r+0x5c>
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	604a      	str	r2, [r1, #4]
 8003730:	2301      	movs	r3, #1
 8003732:	4093      	lsls	r3, r2
 8003734:	608b      	str	r3, [r1, #8]
 8003736:	4658      	mov	r0, fp
 8003738:	f000 feda 	bl	80044f0 <_Bfree>
 800373c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	1e2b      	subs	r3, r5, #0
 8003746:	bfb9      	ittee	lt
 8003748:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800374c:	9303      	strlt	r3, [sp, #12]
 800374e:	2300      	movge	r3, #0
 8003750:	6033      	strge	r3, [r6, #0]
 8003752:	9f03      	ldr	r7, [sp, #12]
 8003754:	4b98      	ldr	r3, [pc, #608]	@ (80039b8 <_dtoa_r+0x2d0>)
 8003756:	bfbc      	itt	lt
 8003758:	2201      	movlt	r2, #1
 800375a:	6032      	strlt	r2, [r6, #0]
 800375c:	43bb      	bics	r3, r7
 800375e:	d112      	bne.n	8003786 <_dtoa_r+0x9e>
 8003760:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003762:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800376c:	4323      	orrs	r3, r4
 800376e:	f000 854d 	beq.w	800420c <_dtoa_r+0xb24>
 8003772:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003774:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80039cc <_dtoa_r+0x2e4>
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 854f 	beq.w	800421c <_dtoa_r+0xb34>
 800377e:	f10a 0303 	add.w	r3, sl, #3
 8003782:	f000 bd49 	b.w	8004218 <_dtoa_r+0xb30>
 8003786:	ed9d 7b02 	vldr	d7, [sp, #8]
 800378a:	2200      	movs	r2, #0
 800378c:	ec51 0b17 	vmov	r0, r1, d7
 8003790:	2300      	movs	r3, #0
 8003792:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003796:	f7fd f9a7 	bl	8000ae8 <__aeabi_dcmpeq>
 800379a:	4680      	mov	r8, r0
 800379c:	b158      	cbz	r0, 80037b6 <_dtoa_r+0xce>
 800379e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80037a0:	2301      	movs	r3, #1
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80037a6:	b113      	cbz	r3, 80037ae <_dtoa_r+0xc6>
 80037a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80037aa:	4b84      	ldr	r3, [pc, #528]	@ (80039bc <_dtoa_r+0x2d4>)
 80037ac:	6013      	str	r3, [r2, #0]
 80037ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80039d0 <_dtoa_r+0x2e8>
 80037b2:	f000 bd33 	b.w	800421c <_dtoa_r+0xb34>
 80037b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80037ba:	aa16      	add	r2, sp, #88	@ 0x58
 80037bc:	a917      	add	r1, sp, #92	@ 0x5c
 80037be:	4658      	mov	r0, fp
 80037c0:	f001 f980 	bl	8004ac4 <__d2b>
 80037c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80037c8:	4681      	mov	r9, r0
 80037ca:	2e00      	cmp	r6, #0
 80037cc:	d077      	beq.n	80038be <_dtoa_r+0x1d6>
 80037ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80037d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80037d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80037dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80037e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80037e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80037e8:	4619      	mov	r1, r3
 80037ea:	2200      	movs	r2, #0
 80037ec:	4b74      	ldr	r3, [pc, #464]	@ (80039c0 <_dtoa_r+0x2d8>)
 80037ee:	f7fc fd5b 	bl	80002a8 <__aeabi_dsub>
 80037f2:	a369      	add	r3, pc, #420	@ (adr r3, 8003998 <_dtoa_r+0x2b0>)
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f7fc ff0e 	bl	8000618 <__aeabi_dmul>
 80037fc:	a368      	add	r3, pc, #416	@ (adr r3, 80039a0 <_dtoa_r+0x2b8>)
 80037fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003802:	f7fc fd53 	bl	80002ac <__adddf3>
 8003806:	4604      	mov	r4, r0
 8003808:	4630      	mov	r0, r6
 800380a:	460d      	mov	r5, r1
 800380c:	f7fc fe9a 	bl	8000544 <__aeabi_i2d>
 8003810:	a365      	add	r3, pc, #404	@ (adr r3, 80039a8 <_dtoa_r+0x2c0>)
 8003812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003816:	f7fc feff 	bl	8000618 <__aeabi_dmul>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4620      	mov	r0, r4
 8003820:	4629      	mov	r1, r5
 8003822:	f7fc fd43 	bl	80002ac <__adddf3>
 8003826:	4604      	mov	r4, r0
 8003828:	460d      	mov	r5, r1
 800382a:	f7fd f9a5 	bl	8000b78 <__aeabi_d2iz>
 800382e:	2200      	movs	r2, #0
 8003830:	4607      	mov	r7, r0
 8003832:	2300      	movs	r3, #0
 8003834:	4620      	mov	r0, r4
 8003836:	4629      	mov	r1, r5
 8003838:	f7fd f960 	bl	8000afc <__aeabi_dcmplt>
 800383c:	b140      	cbz	r0, 8003850 <_dtoa_r+0x168>
 800383e:	4638      	mov	r0, r7
 8003840:	f7fc fe80 	bl	8000544 <__aeabi_i2d>
 8003844:	4622      	mov	r2, r4
 8003846:	462b      	mov	r3, r5
 8003848:	f7fd f94e 	bl	8000ae8 <__aeabi_dcmpeq>
 800384c:	b900      	cbnz	r0, 8003850 <_dtoa_r+0x168>
 800384e:	3f01      	subs	r7, #1
 8003850:	2f16      	cmp	r7, #22
 8003852:	d851      	bhi.n	80038f8 <_dtoa_r+0x210>
 8003854:	4b5b      	ldr	r3, [pc, #364]	@ (80039c4 <_dtoa_r+0x2dc>)
 8003856:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003862:	f7fd f94b 	bl	8000afc <__aeabi_dcmplt>
 8003866:	2800      	cmp	r0, #0
 8003868:	d048      	beq.n	80038fc <_dtoa_r+0x214>
 800386a:	3f01      	subs	r7, #1
 800386c:	2300      	movs	r3, #0
 800386e:	9312      	str	r3, [sp, #72]	@ 0x48
 8003870:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003872:	1b9b      	subs	r3, r3, r6
 8003874:	1e5a      	subs	r2, r3, #1
 8003876:	bf44      	itt	mi
 8003878:	f1c3 0801 	rsbmi	r8, r3, #1
 800387c:	2300      	movmi	r3, #0
 800387e:	9208      	str	r2, [sp, #32]
 8003880:	bf54      	ite	pl
 8003882:	f04f 0800 	movpl.w	r8, #0
 8003886:	9308      	strmi	r3, [sp, #32]
 8003888:	2f00      	cmp	r7, #0
 800388a:	db39      	blt.n	8003900 <_dtoa_r+0x218>
 800388c:	9b08      	ldr	r3, [sp, #32]
 800388e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8003890:	443b      	add	r3, r7
 8003892:	9308      	str	r3, [sp, #32]
 8003894:	2300      	movs	r3, #0
 8003896:	930a      	str	r3, [sp, #40]	@ 0x28
 8003898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800389a:	2b09      	cmp	r3, #9
 800389c:	d864      	bhi.n	8003968 <_dtoa_r+0x280>
 800389e:	2b05      	cmp	r3, #5
 80038a0:	bfc4      	itt	gt
 80038a2:	3b04      	subgt	r3, #4
 80038a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80038a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038a8:	f1a3 0302 	sub.w	r3, r3, #2
 80038ac:	bfcc      	ite	gt
 80038ae:	2400      	movgt	r4, #0
 80038b0:	2401      	movle	r4, #1
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	d863      	bhi.n	800397e <_dtoa_r+0x296>
 80038b6:	e8df f003 	tbb	[pc, r3]
 80038ba:	372a      	.short	0x372a
 80038bc:	5535      	.short	0x5535
 80038be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80038c2:	441e      	add	r6, r3
 80038c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80038c8:	2b20      	cmp	r3, #32
 80038ca:	bfc1      	itttt	gt
 80038cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80038d0:	409f      	lslgt	r7, r3
 80038d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80038d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80038da:	bfd6      	itet	le
 80038dc:	f1c3 0320 	rsble	r3, r3, #32
 80038e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80038e4:	fa04 f003 	lslle.w	r0, r4, r3
 80038e8:	f7fc fe1c 	bl	8000524 <__aeabi_ui2d>
 80038ec:	2201      	movs	r2, #1
 80038ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80038f2:	3e01      	subs	r6, #1
 80038f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80038f6:	e777      	b.n	80037e8 <_dtoa_r+0x100>
 80038f8:	2301      	movs	r3, #1
 80038fa:	e7b8      	b.n	800386e <_dtoa_r+0x186>
 80038fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80038fe:	e7b7      	b.n	8003870 <_dtoa_r+0x188>
 8003900:	427b      	negs	r3, r7
 8003902:	930a      	str	r3, [sp, #40]	@ 0x28
 8003904:	2300      	movs	r3, #0
 8003906:	eba8 0807 	sub.w	r8, r8, r7
 800390a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800390c:	e7c4      	b.n	8003898 <_dtoa_r+0x1b0>
 800390e:	2300      	movs	r3, #0
 8003910:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003914:	2b00      	cmp	r3, #0
 8003916:	dc35      	bgt.n	8003984 <_dtoa_r+0x29c>
 8003918:	2301      	movs	r3, #1
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	9307      	str	r3, [sp, #28]
 800391e:	461a      	mov	r2, r3
 8003920:	920e      	str	r2, [sp, #56]	@ 0x38
 8003922:	e00b      	b.n	800393c <_dtoa_r+0x254>
 8003924:	2301      	movs	r3, #1
 8003926:	e7f3      	b.n	8003910 <_dtoa_r+0x228>
 8003928:	2300      	movs	r3, #0
 800392a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800392c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800392e:	18fb      	adds	r3, r7, r3
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	3301      	adds	r3, #1
 8003934:	2b01      	cmp	r3, #1
 8003936:	9307      	str	r3, [sp, #28]
 8003938:	bfb8      	it	lt
 800393a:	2301      	movlt	r3, #1
 800393c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003940:	2100      	movs	r1, #0
 8003942:	2204      	movs	r2, #4
 8003944:	f102 0514 	add.w	r5, r2, #20
 8003948:	429d      	cmp	r5, r3
 800394a:	d91f      	bls.n	800398c <_dtoa_r+0x2a4>
 800394c:	6041      	str	r1, [r0, #4]
 800394e:	4658      	mov	r0, fp
 8003950:	f000 fd8e 	bl	8004470 <_Balloc>
 8003954:	4682      	mov	sl, r0
 8003956:	2800      	cmp	r0, #0
 8003958:	d13c      	bne.n	80039d4 <_dtoa_r+0x2ec>
 800395a:	4b1b      	ldr	r3, [pc, #108]	@ (80039c8 <_dtoa_r+0x2e0>)
 800395c:	4602      	mov	r2, r0
 800395e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003962:	e6d8      	b.n	8003716 <_dtoa_r+0x2e>
 8003964:	2301      	movs	r3, #1
 8003966:	e7e0      	b.n	800392a <_dtoa_r+0x242>
 8003968:	2401      	movs	r4, #1
 800396a:	2300      	movs	r3, #0
 800396c:	9309      	str	r3, [sp, #36]	@ 0x24
 800396e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003970:	f04f 33ff 	mov.w	r3, #4294967295
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	9307      	str	r3, [sp, #28]
 8003978:	2200      	movs	r2, #0
 800397a:	2312      	movs	r3, #18
 800397c:	e7d0      	b.n	8003920 <_dtoa_r+0x238>
 800397e:	2301      	movs	r3, #1
 8003980:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003982:	e7f5      	b.n	8003970 <_dtoa_r+0x288>
 8003984:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	9307      	str	r3, [sp, #28]
 800398a:	e7d7      	b.n	800393c <_dtoa_r+0x254>
 800398c:	3101      	adds	r1, #1
 800398e:	0052      	lsls	r2, r2, #1
 8003990:	e7d8      	b.n	8003944 <_dtoa_r+0x25c>
 8003992:	bf00      	nop
 8003994:	f3af 8000 	nop.w
 8003998:	636f4361 	.word	0x636f4361
 800399c:	3fd287a7 	.word	0x3fd287a7
 80039a0:	8b60c8b3 	.word	0x8b60c8b3
 80039a4:	3fc68a28 	.word	0x3fc68a28
 80039a8:	509f79fb 	.word	0x509f79fb
 80039ac:	3fd34413 	.word	0x3fd34413
 80039b0:	080053a9 	.word	0x080053a9
 80039b4:	080053c0 	.word	0x080053c0
 80039b8:	7ff00000 	.word	0x7ff00000
 80039bc:	08005379 	.word	0x08005379
 80039c0:	3ff80000 	.word	0x3ff80000
 80039c4:	080054b8 	.word	0x080054b8
 80039c8:	08005418 	.word	0x08005418
 80039cc:	080053a5 	.word	0x080053a5
 80039d0:	08005378 	.word	0x08005378
 80039d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80039d8:	6018      	str	r0, [r3, #0]
 80039da:	9b07      	ldr	r3, [sp, #28]
 80039dc:	2b0e      	cmp	r3, #14
 80039de:	f200 80a4 	bhi.w	8003b2a <_dtoa_r+0x442>
 80039e2:	2c00      	cmp	r4, #0
 80039e4:	f000 80a1 	beq.w	8003b2a <_dtoa_r+0x442>
 80039e8:	2f00      	cmp	r7, #0
 80039ea:	dd33      	ble.n	8003a54 <_dtoa_r+0x36c>
 80039ec:	4bad      	ldr	r3, [pc, #692]	@ (8003ca4 <_dtoa_r+0x5bc>)
 80039ee:	f007 020f 	and.w	r2, r7, #15
 80039f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80039f6:	ed93 7b00 	vldr	d7, [r3]
 80039fa:	05f8      	lsls	r0, r7, #23
 80039fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003a00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003a04:	d516      	bpl.n	8003a34 <_dtoa_r+0x34c>
 8003a06:	4ba8      	ldr	r3, [pc, #672]	@ (8003ca8 <_dtoa_r+0x5c0>)
 8003a08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003a0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003a10:	f7fc ff2c 	bl	800086c <__aeabi_ddiv>
 8003a14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a18:	f004 040f 	and.w	r4, r4, #15
 8003a1c:	2603      	movs	r6, #3
 8003a1e:	4da2      	ldr	r5, [pc, #648]	@ (8003ca8 <_dtoa_r+0x5c0>)
 8003a20:	b954      	cbnz	r4, 8003a38 <_dtoa_r+0x350>
 8003a22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a2a:	f7fc ff1f 	bl	800086c <__aeabi_ddiv>
 8003a2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a32:	e028      	b.n	8003a86 <_dtoa_r+0x39e>
 8003a34:	2602      	movs	r6, #2
 8003a36:	e7f2      	b.n	8003a1e <_dtoa_r+0x336>
 8003a38:	07e1      	lsls	r1, r4, #31
 8003a3a:	d508      	bpl.n	8003a4e <_dtoa_r+0x366>
 8003a3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003a44:	f7fc fde8 	bl	8000618 <__aeabi_dmul>
 8003a48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a4c:	3601      	adds	r6, #1
 8003a4e:	1064      	asrs	r4, r4, #1
 8003a50:	3508      	adds	r5, #8
 8003a52:	e7e5      	b.n	8003a20 <_dtoa_r+0x338>
 8003a54:	f000 80d2 	beq.w	8003bfc <_dtoa_r+0x514>
 8003a58:	427c      	negs	r4, r7
 8003a5a:	4b92      	ldr	r3, [pc, #584]	@ (8003ca4 <_dtoa_r+0x5bc>)
 8003a5c:	4d92      	ldr	r5, [pc, #584]	@ (8003ca8 <_dtoa_r+0x5c0>)
 8003a5e:	f004 020f 	and.w	r2, r4, #15
 8003a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003a6e:	f7fc fdd3 	bl	8000618 <__aeabi_dmul>
 8003a72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a76:	1124      	asrs	r4, r4, #4
 8003a78:	2300      	movs	r3, #0
 8003a7a:	2602      	movs	r6, #2
 8003a7c:	2c00      	cmp	r4, #0
 8003a7e:	f040 80b2 	bne.w	8003be6 <_dtoa_r+0x4fe>
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1d3      	bne.n	8003a2e <_dtoa_r+0x346>
 8003a86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003a88:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 80b7 	beq.w	8003c00 <_dtoa_r+0x518>
 8003a92:	4b86      	ldr	r3, [pc, #536]	@ (8003cac <_dtoa_r+0x5c4>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	4620      	mov	r0, r4
 8003a98:	4629      	mov	r1, r5
 8003a9a:	f7fd f82f 	bl	8000afc <__aeabi_dcmplt>
 8003a9e:	2800      	cmp	r0, #0
 8003aa0:	f000 80ae 	beq.w	8003c00 <_dtoa_r+0x518>
 8003aa4:	9b07      	ldr	r3, [sp, #28]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 80aa 	beq.w	8003c00 <_dtoa_r+0x518>
 8003aac:	9b00      	ldr	r3, [sp, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	dd37      	ble.n	8003b22 <_dtoa_r+0x43a>
 8003ab2:	1e7b      	subs	r3, r7, #1
 8003ab4:	9304      	str	r3, [sp, #16]
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	4b7d      	ldr	r3, [pc, #500]	@ (8003cb0 <_dtoa_r+0x5c8>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	4629      	mov	r1, r5
 8003abe:	f7fc fdab 	bl	8000618 <__aeabi_dmul>
 8003ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ac6:	9c00      	ldr	r4, [sp, #0]
 8003ac8:	3601      	adds	r6, #1
 8003aca:	4630      	mov	r0, r6
 8003acc:	f7fc fd3a 	bl	8000544 <__aeabi_i2d>
 8003ad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ad4:	f7fc fda0 	bl	8000618 <__aeabi_dmul>
 8003ad8:	4b76      	ldr	r3, [pc, #472]	@ (8003cb4 <_dtoa_r+0x5cc>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	f7fc fbe6 	bl	80002ac <__adddf3>
 8003ae0:	4605      	mov	r5, r0
 8003ae2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003ae6:	2c00      	cmp	r4, #0
 8003ae8:	f040 808d 	bne.w	8003c06 <_dtoa_r+0x51e>
 8003aec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003af0:	4b71      	ldr	r3, [pc, #452]	@ (8003cb8 <_dtoa_r+0x5d0>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	f7fc fbd8 	bl	80002a8 <__aeabi_dsub>
 8003af8:	4602      	mov	r2, r0
 8003afa:	460b      	mov	r3, r1
 8003afc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b00:	462a      	mov	r2, r5
 8003b02:	4633      	mov	r3, r6
 8003b04:	f7fd f818 	bl	8000b38 <__aeabi_dcmpgt>
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	f040 828b 	bne.w	8004024 <_dtoa_r+0x93c>
 8003b0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b12:	462a      	mov	r2, r5
 8003b14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003b18:	f7fc fff0 	bl	8000afc <__aeabi_dcmplt>
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	f040 8128 	bne.w	8003d72 <_dtoa_r+0x68a>
 8003b22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003b26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003b2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f2c0 815a 	blt.w	8003de6 <_dtoa_r+0x6fe>
 8003b32:	2f0e      	cmp	r7, #14
 8003b34:	f300 8157 	bgt.w	8003de6 <_dtoa_r+0x6fe>
 8003b38:	4b5a      	ldr	r3, [pc, #360]	@ (8003ca4 <_dtoa_r+0x5bc>)
 8003b3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003b3e:	ed93 7b00 	vldr	d7, [r3]
 8003b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	ed8d 7b00 	vstr	d7, [sp]
 8003b4a:	da03      	bge.n	8003b54 <_dtoa_r+0x46c>
 8003b4c:	9b07      	ldr	r3, [sp, #28]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f340 8101 	ble.w	8003d56 <_dtoa_r+0x66e>
 8003b54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003b58:	4656      	mov	r6, sl
 8003b5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b5e:	4620      	mov	r0, r4
 8003b60:	4629      	mov	r1, r5
 8003b62:	f7fc fe83 	bl	800086c <__aeabi_ddiv>
 8003b66:	f7fd f807 	bl	8000b78 <__aeabi_d2iz>
 8003b6a:	4680      	mov	r8, r0
 8003b6c:	f7fc fcea 	bl	8000544 <__aeabi_i2d>
 8003b70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b74:	f7fc fd50 	bl	8000618 <__aeabi_dmul>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4620      	mov	r0, r4
 8003b7e:	4629      	mov	r1, r5
 8003b80:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003b84:	f7fc fb90 	bl	80002a8 <__aeabi_dsub>
 8003b88:	f806 4b01 	strb.w	r4, [r6], #1
 8003b8c:	9d07      	ldr	r5, [sp, #28]
 8003b8e:	eba6 040a 	sub.w	r4, r6, sl
 8003b92:	42a5      	cmp	r5, r4
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	f040 8117 	bne.w	8003dca <_dtoa_r+0x6e2>
 8003b9c:	f7fc fb86 	bl	80002ac <__adddf3>
 8003ba0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ba4:	4604      	mov	r4, r0
 8003ba6:	460d      	mov	r5, r1
 8003ba8:	f7fc ffc6 	bl	8000b38 <__aeabi_dcmpgt>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	f040 80f9 	bne.w	8003da4 <_dtoa_r+0x6bc>
 8003bb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	4629      	mov	r1, r5
 8003bba:	f7fc ff95 	bl	8000ae8 <__aeabi_dcmpeq>
 8003bbe:	b118      	cbz	r0, 8003bc8 <_dtoa_r+0x4e0>
 8003bc0:	f018 0f01 	tst.w	r8, #1
 8003bc4:	f040 80ee 	bne.w	8003da4 <_dtoa_r+0x6bc>
 8003bc8:	4649      	mov	r1, r9
 8003bca:	4658      	mov	r0, fp
 8003bcc:	f000 fc90 	bl	80044f0 <_Bfree>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	7033      	strb	r3, [r6, #0]
 8003bd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003bd6:	3701      	adds	r7, #1
 8003bd8:	601f      	str	r7, [r3, #0]
 8003bda:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 831d 	beq.w	800421c <_dtoa_r+0xb34>
 8003be2:	601e      	str	r6, [r3, #0]
 8003be4:	e31a      	b.n	800421c <_dtoa_r+0xb34>
 8003be6:	07e2      	lsls	r2, r4, #31
 8003be8:	d505      	bpl.n	8003bf6 <_dtoa_r+0x50e>
 8003bea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003bee:	f7fc fd13 	bl	8000618 <__aeabi_dmul>
 8003bf2:	3601      	adds	r6, #1
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	1064      	asrs	r4, r4, #1
 8003bf8:	3508      	adds	r5, #8
 8003bfa:	e73f      	b.n	8003a7c <_dtoa_r+0x394>
 8003bfc:	2602      	movs	r6, #2
 8003bfe:	e742      	b.n	8003a86 <_dtoa_r+0x39e>
 8003c00:	9c07      	ldr	r4, [sp, #28]
 8003c02:	9704      	str	r7, [sp, #16]
 8003c04:	e761      	b.n	8003aca <_dtoa_r+0x3e2>
 8003c06:	4b27      	ldr	r3, [pc, #156]	@ (8003ca4 <_dtoa_r+0x5bc>)
 8003c08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003c0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003c0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003c12:	4454      	add	r4, sl
 8003c14:	2900      	cmp	r1, #0
 8003c16:	d053      	beq.n	8003cc0 <_dtoa_r+0x5d8>
 8003c18:	4928      	ldr	r1, [pc, #160]	@ (8003cbc <_dtoa_r+0x5d4>)
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	f7fc fe26 	bl	800086c <__aeabi_ddiv>
 8003c20:	4633      	mov	r3, r6
 8003c22:	462a      	mov	r2, r5
 8003c24:	f7fc fb40 	bl	80002a8 <__aeabi_dsub>
 8003c28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003c2c:	4656      	mov	r6, sl
 8003c2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c32:	f7fc ffa1 	bl	8000b78 <__aeabi_d2iz>
 8003c36:	4605      	mov	r5, r0
 8003c38:	f7fc fc84 	bl	8000544 <__aeabi_i2d>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c44:	f7fc fb30 	bl	80002a8 <__aeabi_dsub>
 8003c48:	3530      	adds	r5, #48	@ 0x30
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c52:	f806 5b01 	strb.w	r5, [r6], #1
 8003c56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003c5a:	f7fc ff4f 	bl	8000afc <__aeabi_dcmplt>
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	d171      	bne.n	8003d46 <_dtoa_r+0x65e>
 8003c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c66:	4911      	ldr	r1, [pc, #68]	@ (8003cac <_dtoa_r+0x5c4>)
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f7fc fb1d 	bl	80002a8 <__aeabi_dsub>
 8003c6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003c72:	f7fc ff43 	bl	8000afc <__aeabi_dcmplt>
 8003c76:	2800      	cmp	r0, #0
 8003c78:	f040 8095 	bne.w	8003da6 <_dtoa_r+0x6be>
 8003c7c:	42a6      	cmp	r6, r4
 8003c7e:	f43f af50 	beq.w	8003b22 <_dtoa_r+0x43a>
 8003c82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003c86:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb0 <_dtoa_r+0x5c8>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f7fc fcc5 	bl	8000618 <__aeabi_dmul>
 8003c8e:	4b08      	ldr	r3, [pc, #32]	@ (8003cb0 <_dtoa_r+0x5c8>)
 8003c90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003c94:	2200      	movs	r2, #0
 8003c96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c9a:	f7fc fcbd 	bl	8000618 <__aeabi_dmul>
 8003c9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ca2:	e7c4      	b.n	8003c2e <_dtoa_r+0x546>
 8003ca4:	080054b8 	.word	0x080054b8
 8003ca8:	08005490 	.word	0x08005490
 8003cac:	3ff00000 	.word	0x3ff00000
 8003cb0:	40240000 	.word	0x40240000
 8003cb4:	401c0000 	.word	0x401c0000
 8003cb8:	40140000 	.word	0x40140000
 8003cbc:	3fe00000 	.word	0x3fe00000
 8003cc0:	4631      	mov	r1, r6
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	f7fc fca8 	bl	8000618 <__aeabi_dmul>
 8003cc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003ccc:	9415      	str	r4, [sp, #84]	@ 0x54
 8003cce:	4656      	mov	r6, sl
 8003cd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cd4:	f7fc ff50 	bl	8000b78 <__aeabi_d2iz>
 8003cd8:	4605      	mov	r5, r0
 8003cda:	f7fc fc33 	bl	8000544 <__aeabi_i2d>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ce6:	f7fc fadf 	bl	80002a8 <__aeabi_dsub>
 8003cea:	3530      	adds	r5, #48	@ 0x30
 8003cec:	f806 5b01 	strb.w	r5, [r6], #1
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	42a6      	cmp	r6, r4
 8003cf6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	d124      	bne.n	8003d4a <_dtoa_r+0x662>
 8003d00:	4bac      	ldr	r3, [pc, #688]	@ (8003fb4 <_dtoa_r+0x8cc>)
 8003d02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003d06:	f7fc fad1 	bl	80002ac <__adddf3>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d12:	f7fc ff11 	bl	8000b38 <__aeabi_dcmpgt>
 8003d16:	2800      	cmp	r0, #0
 8003d18:	d145      	bne.n	8003da6 <_dtoa_r+0x6be>
 8003d1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003d1e:	49a5      	ldr	r1, [pc, #660]	@ (8003fb4 <_dtoa_r+0x8cc>)
 8003d20:	2000      	movs	r0, #0
 8003d22:	f7fc fac1 	bl	80002a8 <__aeabi_dsub>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d2e:	f7fc fee5 	bl	8000afc <__aeabi_dcmplt>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	f43f aef5 	beq.w	8003b22 <_dtoa_r+0x43a>
 8003d38:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8003d3a:	1e73      	subs	r3, r6, #1
 8003d3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8003d3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003d42:	2b30      	cmp	r3, #48	@ 0x30
 8003d44:	d0f8      	beq.n	8003d38 <_dtoa_r+0x650>
 8003d46:	9f04      	ldr	r7, [sp, #16]
 8003d48:	e73e      	b.n	8003bc8 <_dtoa_r+0x4e0>
 8003d4a:	4b9b      	ldr	r3, [pc, #620]	@ (8003fb8 <_dtoa_r+0x8d0>)
 8003d4c:	f7fc fc64 	bl	8000618 <__aeabi_dmul>
 8003d50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d54:	e7bc      	b.n	8003cd0 <_dtoa_r+0x5e8>
 8003d56:	d10c      	bne.n	8003d72 <_dtoa_r+0x68a>
 8003d58:	4b98      	ldr	r3, [pc, #608]	@ (8003fbc <_dtoa_r+0x8d4>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d60:	f7fc fc5a 	bl	8000618 <__aeabi_dmul>
 8003d64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003d68:	f7fc fedc 	bl	8000b24 <__aeabi_dcmpge>
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	f000 8157 	beq.w	8004020 <_dtoa_r+0x938>
 8003d72:	2400      	movs	r4, #0
 8003d74:	4625      	mov	r5, r4
 8003d76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	9304      	str	r3, [sp, #16]
 8003d7c:	4656      	mov	r6, sl
 8003d7e:	2700      	movs	r7, #0
 8003d80:	4621      	mov	r1, r4
 8003d82:	4658      	mov	r0, fp
 8003d84:	f000 fbb4 	bl	80044f0 <_Bfree>
 8003d88:	2d00      	cmp	r5, #0
 8003d8a:	d0dc      	beq.n	8003d46 <_dtoa_r+0x65e>
 8003d8c:	b12f      	cbz	r7, 8003d9a <_dtoa_r+0x6b2>
 8003d8e:	42af      	cmp	r7, r5
 8003d90:	d003      	beq.n	8003d9a <_dtoa_r+0x6b2>
 8003d92:	4639      	mov	r1, r7
 8003d94:	4658      	mov	r0, fp
 8003d96:	f000 fbab 	bl	80044f0 <_Bfree>
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	4658      	mov	r0, fp
 8003d9e:	f000 fba7 	bl	80044f0 <_Bfree>
 8003da2:	e7d0      	b.n	8003d46 <_dtoa_r+0x65e>
 8003da4:	9704      	str	r7, [sp, #16]
 8003da6:	4633      	mov	r3, r6
 8003da8:	461e      	mov	r6, r3
 8003daa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003dae:	2a39      	cmp	r2, #57	@ 0x39
 8003db0:	d107      	bne.n	8003dc2 <_dtoa_r+0x6da>
 8003db2:	459a      	cmp	sl, r3
 8003db4:	d1f8      	bne.n	8003da8 <_dtoa_r+0x6c0>
 8003db6:	9a04      	ldr	r2, [sp, #16]
 8003db8:	3201      	adds	r2, #1
 8003dba:	9204      	str	r2, [sp, #16]
 8003dbc:	2230      	movs	r2, #48	@ 0x30
 8003dbe:	f88a 2000 	strb.w	r2, [sl]
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	3201      	adds	r2, #1
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	e7bd      	b.n	8003d46 <_dtoa_r+0x65e>
 8003dca:	4b7b      	ldr	r3, [pc, #492]	@ (8003fb8 <_dtoa_r+0x8d0>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f7fc fc23 	bl	8000618 <__aeabi_dmul>
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	460d      	mov	r5, r1
 8003dda:	f7fc fe85 	bl	8000ae8 <__aeabi_dcmpeq>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	f43f aebb 	beq.w	8003b5a <_dtoa_r+0x472>
 8003de4:	e6f0      	b.n	8003bc8 <_dtoa_r+0x4e0>
 8003de6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003de8:	2a00      	cmp	r2, #0
 8003dea:	f000 80db 	beq.w	8003fa4 <_dtoa_r+0x8bc>
 8003dee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003df0:	2a01      	cmp	r2, #1
 8003df2:	f300 80bf 	bgt.w	8003f74 <_dtoa_r+0x88c>
 8003df6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8003df8:	2a00      	cmp	r2, #0
 8003dfa:	f000 80b7 	beq.w	8003f6c <_dtoa_r+0x884>
 8003dfe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003e02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003e04:	4646      	mov	r6, r8
 8003e06:	9a08      	ldr	r2, [sp, #32]
 8003e08:	2101      	movs	r1, #1
 8003e0a:	441a      	add	r2, r3
 8003e0c:	4658      	mov	r0, fp
 8003e0e:	4498      	add	r8, r3
 8003e10:	9208      	str	r2, [sp, #32]
 8003e12:	f000 fc21 	bl	8004658 <__i2b>
 8003e16:	4605      	mov	r5, r0
 8003e18:	b15e      	cbz	r6, 8003e32 <_dtoa_r+0x74a>
 8003e1a:	9b08      	ldr	r3, [sp, #32]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	dd08      	ble.n	8003e32 <_dtoa_r+0x74a>
 8003e20:	42b3      	cmp	r3, r6
 8003e22:	9a08      	ldr	r2, [sp, #32]
 8003e24:	bfa8      	it	ge
 8003e26:	4633      	movge	r3, r6
 8003e28:	eba8 0803 	sub.w	r8, r8, r3
 8003e2c:	1af6      	subs	r6, r6, r3
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	9308      	str	r3, [sp, #32]
 8003e32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e34:	b1f3      	cbz	r3, 8003e74 <_dtoa_r+0x78c>
 8003e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80b7 	beq.w	8003fac <_dtoa_r+0x8c4>
 8003e3e:	b18c      	cbz	r4, 8003e64 <_dtoa_r+0x77c>
 8003e40:	4629      	mov	r1, r5
 8003e42:	4622      	mov	r2, r4
 8003e44:	4658      	mov	r0, fp
 8003e46:	f000 fcc7 	bl	80047d8 <__pow5mult>
 8003e4a:	464a      	mov	r2, r9
 8003e4c:	4601      	mov	r1, r0
 8003e4e:	4605      	mov	r5, r0
 8003e50:	4658      	mov	r0, fp
 8003e52:	f000 fc17 	bl	8004684 <__multiply>
 8003e56:	4649      	mov	r1, r9
 8003e58:	9004      	str	r0, [sp, #16]
 8003e5a:	4658      	mov	r0, fp
 8003e5c:	f000 fb48 	bl	80044f0 <_Bfree>
 8003e60:	9b04      	ldr	r3, [sp, #16]
 8003e62:	4699      	mov	r9, r3
 8003e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e66:	1b1a      	subs	r2, r3, r4
 8003e68:	d004      	beq.n	8003e74 <_dtoa_r+0x78c>
 8003e6a:	4649      	mov	r1, r9
 8003e6c:	4658      	mov	r0, fp
 8003e6e:	f000 fcb3 	bl	80047d8 <__pow5mult>
 8003e72:	4681      	mov	r9, r0
 8003e74:	2101      	movs	r1, #1
 8003e76:	4658      	mov	r0, fp
 8003e78:	f000 fbee 	bl	8004658 <__i2b>
 8003e7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003e7e:	4604      	mov	r4, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 81cf 	beq.w	8004224 <_dtoa_r+0xb3c>
 8003e86:	461a      	mov	r2, r3
 8003e88:	4601      	mov	r1, r0
 8003e8a:	4658      	mov	r0, fp
 8003e8c:	f000 fca4 	bl	80047d8 <__pow5mult>
 8003e90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	4604      	mov	r4, r0
 8003e96:	f300 8095 	bgt.w	8003fc4 <_dtoa_r+0x8dc>
 8003e9a:	9b02      	ldr	r3, [sp, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f040 8087 	bne.w	8003fb0 <_dtoa_r+0x8c8>
 8003ea2:	9b03      	ldr	r3, [sp, #12]
 8003ea4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f040 8089 	bne.w	8003fc0 <_dtoa_r+0x8d8>
 8003eae:	9b03      	ldr	r3, [sp, #12]
 8003eb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003eb4:	0d1b      	lsrs	r3, r3, #20
 8003eb6:	051b      	lsls	r3, r3, #20
 8003eb8:	b12b      	cbz	r3, 8003ec6 <_dtoa_r+0x7de>
 8003eba:	9b08      	ldr	r3, [sp, #32]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	9308      	str	r3, [sp, #32]
 8003ec0:	f108 0801 	add.w	r8, r8, #1
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 81b0 	beq.w	8004230 <_dtoa_r+0xb48>
 8003ed0:	6923      	ldr	r3, [r4, #16]
 8003ed2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003ed6:	6918      	ldr	r0, [r3, #16]
 8003ed8:	f000 fb72 	bl	80045c0 <__hi0bits>
 8003edc:	f1c0 0020 	rsb	r0, r0, #32
 8003ee0:	9b08      	ldr	r3, [sp, #32]
 8003ee2:	4418      	add	r0, r3
 8003ee4:	f010 001f 	ands.w	r0, r0, #31
 8003ee8:	d077      	beq.n	8003fda <_dtoa_r+0x8f2>
 8003eea:	f1c0 0320 	rsb	r3, r0, #32
 8003eee:	2b04      	cmp	r3, #4
 8003ef0:	dd6b      	ble.n	8003fca <_dtoa_r+0x8e2>
 8003ef2:	9b08      	ldr	r3, [sp, #32]
 8003ef4:	f1c0 001c 	rsb	r0, r0, #28
 8003ef8:	4403      	add	r3, r0
 8003efa:	4480      	add	r8, r0
 8003efc:	4406      	add	r6, r0
 8003efe:	9308      	str	r3, [sp, #32]
 8003f00:	f1b8 0f00 	cmp.w	r8, #0
 8003f04:	dd05      	ble.n	8003f12 <_dtoa_r+0x82a>
 8003f06:	4649      	mov	r1, r9
 8003f08:	4642      	mov	r2, r8
 8003f0a:	4658      	mov	r0, fp
 8003f0c:	f000 fcbe 	bl	800488c <__lshift>
 8003f10:	4681      	mov	r9, r0
 8003f12:	9b08      	ldr	r3, [sp, #32]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	dd05      	ble.n	8003f24 <_dtoa_r+0x83c>
 8003f18:	4621      	mov	r1, r4
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	4658      	mov	r0, fp
 8003f1e:	f000 fcb5 	bl	800488c <__lshift>
 8003f22:	4604      	mov	r4, r0
 8003f24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d059      	beq.n	8003fde <_dtoa_r+0x8f6>
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	4648      	mov	r0, r9
 8003f2e:	f000 fd19 	bl	8004964 <__mcmp>
 8003f32:	2800      	cmp	r0, #0
 8003f34:	da53      	bge.n	8003fde <_dtoa_r+0x8f6>
 8003f36:	1e7b      	subs	r3, r7, #1
 8003f38:	9304      	str	r3, [sp, #16]
 8003f3a:	4649      	mov	r1, r9
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	220a      	movs	r2, #10
 8003f40:	4658      	mov	r0, fp
 8003f42:	f000 faf7 	bl	8004534 <__multadd>
 8003f46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f48:	4681      	mov	r9, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 8172 	beq.w	8004234 <_dtoa_r+0xb4c>
 8003f50:	2300      	movs	r3, #0
 8003f52:	4629      	mov	r1, r5
 8003f54:	220a      	movs	r2, #10
 8003f56:	4658      	mov	r0, fp
 8003f58:	f000 faec 	bl	8004534 <__multadd>
 8003f5c:	9b00      	ldr	r3, [sp, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	4605      	mov	r5, r0
 8003f62:	dc67      	bgt.n	8004034 <_dtoa_r+0x94c>
 8003f64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	dc41      	bgt.n	8003fee <_dtoa_r+0x906>
 8003f6a:	e063      	b.n	8004034 <_dtoa_r+0x94c>
 8003f6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003f6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003f72:	e746      	b.n	8003e02 <_dtoa_r+0x71a>
 8003f74:	9b07      	ldr	r3, [sp, #28]
 8003f76:	1e5c      	subs	r4, r3, #1
 8003f78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f7a:	42a3      	cmp	r3, r4
 8003f7c:	bfbf      	itttt	lt
 8003f7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8003f80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8003f82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8003f84:	1ae3      	sublt	r3, r4, r3
 8003f86:	bfb4      	ite	lt
 8003f88:	18d2      	addlt	r2, r2, r3
 8003f8a:	1b1c      	subge	r4, r3, r4
 8003f8c:	9b07      	ldr	r3, [sp, #28]
 8003f8e:	bfbc      	itt	lt
 8003f90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8003f92:	2400      	movlt	r4, #0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	bfb5      	itete	lt
 8003f98:	eba8 0603 	sublt.w	r6, r8, r3
 8003f9c:	9b07      	ldrge	r3, [sp, #28]
 8003f9e:	2300      	movlt	r3, #0
 8003fa0:	4646      	movge	r6, r8
 8003fa2:	e730      	b.n	8003e06 <_dtoa_r+0x71e>
 8003fa4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003fa6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8003fa8:	4646      	mov	r6, r8
 8003faa:	e735      	b.n	8003e18 <_dtoa_r+0x730>
 8003fac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003fae:	e75c      	b.n	8003e6a <_dtoa_r+0x782>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e788      	b.n	8003ec6 <_dtoa_r+0x7de>
 8003fb4:	3fe00000 	.word	0x3fe00000
 8003fb8:	40240000 	.word	0x40240000
 8003fbc:	40140000 	.word	0x40140000
 8003fc0:	9b02      	ldr	r3, [sp, #8]
 8003fc2:	e780      	b.n	8003ec6 <_dtoa_r+0x7de>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fc8:	e782      	b.n	8003ed0 <_dtoa_r+0x7e8>
 8003fca:	d099      	beq.n	8003f00 <_dtoa_r+0x818>
 8003fcc:	9a08      	ldr	r2, [sp, #32]
 8003fce:	331c      	adds	r3, #28
 8003fd0:	441a      	add	r2, r3
 8003fd2:	4498      	add	r8, r3
 8003fd4:	441e      	add	r6, r3
 8003fd6:	9208      	str	r2, [sp, #32]
 8003fd8:	e792      	b.n	8003f00 <_dtoa_r+0x818>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	e7f6      	b.n	8003fcc <_dtoa_r+0x8e4>
 8003fde:	9b07      	ldr	r3, [sp, #28]
 8003fe0:	9704      	str	r7, [sp, #16]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	dc20      	bgt.n	8004028 <_dtoa_r+0x940>
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	dd1e      	ble.n	800402c <_dtoa_r+0x944>
 8003fee:	9b00      	ldr	r3, [sp, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f47f aec0 	bne.w	8003d76 <_dtoa_r+0x68e>
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	2205      	movs	r2, #5
 8003ffa:	4658      	mov	r0, fp
 8003ffc:	f000 fa9a 	bl	8004534 <__multadd>
 8004000:	4601      	mov	r1, r0
 8004002:	4604      	mov	r4, r0
 8004004:	4648      	mov	r0, r9
 8004006:	f000 fcad 	bl	8004964 <__mcmp>
 800400a:	2800      	cmp	r0, #0
 800400c:	f77f aeb3 	ble.w	8003d76 <_dtoa_r+0x68e>
 8004010:	4656      	mov	r6, sl
 8004012:	2331      	movs	r3, #49	@ 0x31
 8004014:	f806 3b01 	strb.w	r3, [r6], #1
 8004018:	9b04      	ldr	r3, [sp, #16]
 800401a:	3301      	adds	r3, #1
 800401c:	9304      	str	r3, [sp, #16]
 800401e:	e6ae      	b.n	8003d7e <_dtoa_r+0x696>
 8004020:	9c07      	ldr	r4, [sp, #28]
 8004022:	9704      	str	r7, [sp, #16]
 8004024:	4625      	mov	r5, r4
 8004026:	e7f3      	b.n	8004010 <_dtoa_r+0x928>
 8004028:	9b07      	ldr	r3, [sp, #28]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 8104 	beq.w	800423c <_dtoa_r+0xb54>
 8004034:	2e00      	cmp	r6, #0
 8004036:	dd05      	ble.n	8004044 <_dtoa_r+0x95c>
 8004038:	4629      	mov	r1, r5
 800403a:	4632      	mov	r2, r6
 800403c:	4658      	mov	r0, fp
 800403e:	f000 fc25 	bl	800488c <__lshift>
 8004042:	4605      	mov	r5, r0
 8004044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004046:	2b00      	cmp	r3, #0
 8004048:	d05a      	beq.n	8004100 <_dtoa_r+0xa18>
 800404a:	6869      	ldr	r1, [r5, #4]
 800404c:	4658      	mov	r0, fp
 800404e:	f000 fa0f 	bl	8004470 <_Balloc>
 8004052:	4606      	mov	r6, r0
 8004054:	b928      	cbnz	r0, 8004062 <_dtoa_r+0x97a>
 8004056:	4b84      	ldr	r3, [pc, #528]	@ (8004268 <_dtoa_r+0xb80>)
 8004058:	4602      	mov	r2, r0
 800405a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800405e:	f7ff bb5a 	b.w	8003716 <_dtoa_r+0x2e>
 8004062:	692a      	ldr	r2, [r5, #16]
 8004064:	3202      	adds	r2, #2
 8004066:	0092      	lsls	r2, r2, #2
 8004068:	f105 010c 	add.w	r1, r5, #12
 800406c:	300c      	adds	r0, #12
 800406e:	f001 f813 	bl	8005098 <memcpy>
 8004072:	2201      	movs	r2, #1
 8004074:	4631      	mov	r1, r6
 8004076:	4658      	mov	r0, fp
 8004078:	f000 fc08 	bl	800488c <__lshift>
 800407c:	f10a 0301 	add.w	r3, sl, #1
 8004080:	9307      	str	r3, [sp, #28]
 8004082:	9b00      	ldr	r3, [sp, #0]
 8004084:	4453      	add	r3, sl
 8004086:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004088:	9b02      	ldr	r3, [sp, #8]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	462f      	mov	r7, r5
 8004090:	930a      	str	r3, [sp, #40]	@ 0x28
 8004092:	4605      	mov	r5, r0
 8004094:	9b07      	ldr	r3, [sp, #28]
 8004096:	4621      	mov	r1, r4
 8004098:	3b01      	subs	r3, #1
 800409a:	4648      	mov	r0, r9
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	f7ff fa98 	bl	80035d2 <quorem>
 80040a2:	4639      	mov	r1, r7
 80040a4:	9002      	str	r0, [sp, #8]
 80040a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80040aa:	4648      	mov	r0, r9
 80040ac:	f000 fc5a 	bl	8004964 <__mcmp>
 80040b0:	462a      	mov	r2, r5
 80040b2:	9008      	str	r0, [sp, #32]
 80040b4:	4621      	mov	r1, r4
 80040b6:	4658      	mov	r0, fp
 80040b8:	f000 fc70 	bl	800499c <__mdiff>
 80040bc:	68c2      	ldr	r2, [r0, #12]
 80040be:	4606      	mov	r6, r0
 80040c0:	bb02      	cbnz	r2, 8004104 <_dtoa_r+0xa1c>
 80040c2:	4601      	mov	r1, r0
 80040c4:	4648      	mov	r0, r9
 80040c6:	f000 fc4d 	bl	8004964 <__mcmp>
 80040ca:	4602      	mov	r2, r0
 80040cc:	4631      	mov	r1, r6
 80040ce:	4658      	mov	r0, fp
 80040d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80040d2:	f000 fa0d 	bl	80044f0 <_Bfree>
 80040d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80040da:	9e07      	ldr	r6, [sp, #28]
 80040dc:	ea43 0102 	orr.w	r1, r3, r2
 80040e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040e2:	4319      	orrs	r1, r3
 80040e4:	d110      	bne.n	8004108 <_dtoa_r+0xa20>
 80040e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80040ea:	d029      	beq.n	8004140 <_dtoa_r+0xa58>
 80040ec:	9b08      	ldr	r3, [sp, #32]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	dd02      	ble.n	80040f8 <_dtoa_r+0xa10>
 80040f2:	9b02      	ldr	r3, [sp, #8]
 80040f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80040f8:	9b00      	ldr	r3, [sp, #0]
 80040fa:	f883 8000 	strb.w	r8, [r3]
 80040fe:	e63f      	b.n	8003d80 <_dtoa_r+0x698>
 8004100:	4628      	mov	r0, r5
 8004102:	e7bb      	b.n	800407c <_dtoa_r+0x994>
 8004104:	2201      	movs	r2, #1
 8004106:	e7e1      	b.n	80040cc <_dtoa_r+0x9e4>
 8004108:	9b08      	ldr	r3, [sp, #32]
 800410a:	2b00      	cmp	r3, #0
 800410c:	db04      	blt.n	8004118 <_dtoa_r+0xa30>
 800410e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004110:	430b      	orrs	r3, r1
 8004112:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004114:	430b      	orrs	r3, r1
 8004116:	d120      	bne.n	800415a <_dtoa_r+0xa72>
 8004118:	2a00      	cmp	r2, #0
 800411a:	dded      	ble.n	80040f8 <_dtoa_r+0xa10>
 800411c:	4649      	mov	r1, r9
 800411e:	2201      	movs	r2, #1
 8004120:	4658      	mov	r0, fp
 8004122:	f000 fbb3 	bl	800488c <__lshift>
 8004126:	4621      	mov	r1, r4
 8004128:	4681      	mov	r9, r0
 800412a:	f000 fc1b 	bl	8004964 <__mcmp>
 800412e:	2800      	cmp	r0, #0
 8004130:	dc03      	bgt.n	800413a <_dtoa_r+0xa52>
 8004132:	d1e1      	bne.n	80040f8 <_dtoa_r+0xa10>
 8004134:	f018 0f01 	tst.w	r8, #1
 8004138:	d0de      	beq.n	80040f8 <_dtoa_r+0xa10>
 800413a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800413e:	d1d8      	bne.n	80040f2 <_dtoa_r+0xa0a>
 8004140:	9a00      	ldr	r2, [sp, #0]
 8004142:	2339      	movs	r3, #57	@ 0x39
 8004144:	7013      	strb	r3, [r2, #0]
 8004146:	4633      	mov	r3, r6
 8004148:	461e      	mov	r6, r3
 800414a:	3b01      	subs	r3, #1
 800414c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004150:	2a39      	cmp	r2, #57	@ 0x39
 8004152:	d052      	beq.n	80041fa <_dtoa_r+0xb12>
 8004154:	3201      	adds	r2, #1
 8004156:	701a      	strb	r2, [r3, #0]
 8004158:	e612      	b.n	8003d80 <_dtoa_r+0x698>
 800415a:	2a00      	cmp	r2, #0
 800415c:	dd07      	ble.n	800416e <_dtoa_r+0xa86>
 800415e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004162:	d0ed      	beq.n	8004140 <_dtoa_r+0xa58>
 8004164:	9a00      	ldr	r2, [sp, #0]
 8004166:	f108 0301 	add.w	r3, r8, #1
 800416a:	7013      	strb	r3, [r2, #0]
 800416c:	e608      	b.n	8003d80 <_dtoa_r+0x698>
 800416e:	9b07      	ldr	r3, [sp, #28]
 8004170:	9a07      	ldr	r2, [sp, #28]
 8004172:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004176:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004178:	4293      	cmp	r3, r2
 800417a:	d028      	beq.n	80041ce <_dtoa_r+0xae6>
 800417c:	4649      	mov	r1, r9
 800417e:	2300      	movs	r3, #0
 8004180:	220a      	movs	r2, #10
 8004182:	4658      	mov	r0, fp
 8004184:	f000 f9d6 	bl	8004534 <__multadd>
 8004188:	42af      	cmp	r7, r5
 800418a:	4681      	mov	r9, r0
 800418c:	f04f 0300 	mov.w	r3, #0
 8004190:	f04f 020a 	mov.w	r2, #10
 8004194:	4639      	mov	r1, r7
 8004196:	4658      	mov	r0, fp
 8004198:	d107      	bne.n	80041aa <_dtoa_r+0xac2>
 800419a:	f000 f9cb 	bl	8004534 <__multadd>
 800419e:	4607      	mov	r7, r0
 80041a0:	4605      	mov	r5, r0
 80041a2:	9b07      	ldr	r3, [sp, #28]
 80041a4:	3301      	adds	r3, #1
 80041a6:	9307      	str	r3, [sp, #28]
 80041a8:	e774      	b.n	8004094 <_dtoa_r+0x9ac>
 80041aa:	f000 f9c3 	bl	8004534 <__multadd>
 80041ae:	4629      	mov	r1, r5
 80041b0:	4607      	mov	r7, r0
 80041b2:	2300      	movs	r3, #0
 80041b4:	220a      	movs	r2, #10
 80041b6:	4658      	mov	r0, fp
 80041b8:	f000 f9bc 	bl	8004534 <__multadd>
 80041bc:	4605      	mov	r5, r0
 80041be:	e7f0      	b.n	80041a2 <_dtoa_r+0xaba>
 80041c0:	9b00      	ldr	r3, [sp, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	bfcc      	ite	gt
 80041c6:	461e      	movgt	r6, r3
 80041c8:	2601      	movle	r6, #1
 80041ca:	4456      	add	r6, sl
 80041cc:	2700      	movs	r7, #0
 80041ce:	4649      	mov	r1, r9
 80041d0:	2201      	movs	r2, #1
 80041d2:	4658      	mov	r0, fp
 80041d4:	f000 fb5a 	bl	800488c <__lshift>
 80041d8:	4621      	mov	r1, r4
 80041da:	4681      	mov	r9, r0
 80041dc:	f000 fbc2 	bl	8004964 <__mcmp>
 80041e0:	2800      	cmp	r0, #0
 80041e2:	dcb0      	bgt.n	8004146 <_dtoa_r+0xa5e>
 80041e4:	d102      	bne.n	80041ec <_dtoa_r+0xb04>
 80041e6:	f018 0f01 	tst.w	r8, #1
 80041ea:	d1ac      	bne.n	8004146 <_dtoa_r+0xa5e>
 80041ec:	4633      	mov	r3, r6
 80041ee:	461e      	mov	r6, r3
 80041f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80041f4:	2a30      	cmp	r2, #48	@ 0x30
 80041f6:	d0fa      	beq.n	80041ee <_dtoa_r+0xb06>
 80041f8:	e5c2      	b.n	8003d80 <_dtoa_r+0x698>
 80041fa:	459a      	cmp	sl, r3
 80041fc:	d1a4      	bne.n	8004148 <_dtoa_r+0xa60>
 80041fe:	9b04      	ldr	r3, [sp, #16]
 8004200:	3301      	adds	r3, #1
 8004202:	9304      	str	r3, [sp, #16]
 8004204:	2331      	movs	r3, #49	@ 0x31
 8004206:	f88a 3000 	strb.w	r3, [sl]
 800420a:	e5b9      	b.n	8003d80 <_dtoa_r+0x698>
 800420c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800420e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800426c <_dtoa_r+0xb84>
 8004212:	b11b      	cbz	r3, 800421c <_dtoa_r+0xb34>
 8004214:	f10a 0308 	add.w	r3, sl, #8
 8004218:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	4650      	mov	r0, sl
 800421e:	b019      	add	sp, #100	@ 0x64
 8004220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004226:	2b01      	cmp	r3, #1
 8004228:	f77f ae37 	ble.w	8003e9a <_dtoa_r+0x7b2>
 800422c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800422e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004230:	2001      	movs	r0, #1
 8004232:	e655      	b.n	8003ee0 <_dtoa_r+0x7f8>
 8004234:	9b00      	ldr	r3, [sp, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	f77f aed6 	ble.w	8003fe8 <_dtoa_r+0x900>
 800423c:	4656      	mov	r6, sl
 800423e:	4621      	mov	r1, r4
 8004240:	4648      	mov	r0, r9
 8004242:	f7ff f9c6 	bl	80035d2 <quorem>
 8004246:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800424a:	f806 8b01 	strb.w	r8, [r6], #1
 800424e:	9b00      	ldr	r3, [sp, #0]
 8004250:	eba6 020a 	sub.w	r2, r6, sl
 8004254:	4293      	cmp	r3, r2
 8004256:	ddb3      	ble.n	80041c0 <_dtoa_r+0xad8>
 8004258:	4649      	mov	r1, r9
 800425a:	2300      	movs	r3, #0
 800425c:	220a      	movs	r2, #10
 800425e:	4658      	mov	r0, fp
 8004260:	f000 f968 	bl	8004534 <__multadd>
 8004264:	4681      	mov	r9, r0
 8004266:	e7ea      	b.n	800423e <_dtoa_r+0xb56>
 8004268:	08005418 	.word	0x08005418
 800426c:	0800539c 	.word	0x0800539c

08004270 <_free_r>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	4605      	mov	r5, r0
 8004274:	2900      	cmp	r1, #0
 8004276:	d041      	beq.n	80042fc <_free_r+0x8c>
 8004278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800427c:	1f0c      	subs	r4, r1, #4
 800427e:	2b00      	cmp	r3, #0
 8004280:	bfb8      	it	lt
 8004282:	18e4      	addlt	r4, r4, r3
 8004284:	f000 f8e8 	bl	8004458 <__malloc_lock>
 8004288:	4a1d      	ldr	r2, [pc, #116]	@ (8004300 <_free_r+0x90>)
 800428a:	6813      	ldr	r3, [r2, #0]
 800428c:	b933      	cbnz	r3, 800429c <_free_r+0x2c>
 800428e:	6063      	str	r3, [r4, #4]
 8004290:	6014      	str	r4, [r2, #0]
 8004292:	4628      	mov	r0, r5
 8004294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004298:	f000 b8e4 	b.w	8004464 <__malloc_unlock>
 800429c:	42a3      	cmp	r3, r4
 800429e:	d908      	bls.n	80042b2 <_free_r+0x42>
 80042a0:	6820      	ldr	r0, [r4, #0]
 80042a2:	1821      	adds	r1, r4, r0
 80042a4:	428b      	cmp	r3, r1
 80042a6:	bf01      	itttt	eq
 80042a8:	6819      	ldreq	r1, [r3, #0]
 80042aa:	685b      	ldreq	r3, [r3, #4]
 80042ac:	1809      	addeq	r1, r1, r0
 80042ae:	6021      	streq	r1, [r4, #0]
 80042b0:	e7ed      	b.n	800428e <_free_r+0x1e>
 80042b2:	461a      	mov	r2, r3
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	b10b      	cbz	r3, 80042bc <_free_r+0x4c>
 80042b8:	42a3      	cmp	r3, r4
 80042ba:	d9fa      	bls.n	80042b2 <_free_r+0x42>
 80042bc:	6811      	ldr	r1, [r2, #0]
 80042be:	1850      	adds	r0, r2, r1
 80042c0:	42a0      	cmp	r0, r4
 80042c2:	d10b      	bne.n	80042dc <_free_r+0x6c>
 80042c4:	6820      	ldr	r0, [r4, #0]
 80042c6:	4401      	add	r1, r0
 80042c8:	1850      	adds	r0, r2, r1
 80042ca:	4283      	cmp	r3, r0
 80042cc:	6011      	str	r1, [r2, #0]
 80042ce:	d1e0      	bne.n	8004292 <_free_r+0x22>
 80042d0:	6818      	ldr	r0, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	6053      	str	r3, [r2, #4]
 80042d6:	4408      	add	r0, r1
 80042d8:	6010      	str	r0, [r2, #0]
 80042da:	e7da      	b.n	8004292 <_free_r+0x22>
 80042dc:	d902      	bls.n	80042e4 <_free_r+0x74>
 80042de:	230c      	movs	r3, #12
 80042e0:	602b      	str	r3, [r5, #0]
 80042e2:	e7d6      	b.n	8004292 <_free_r+0x22>
 80042e4:	6820      	ldr	r0, [r4, #0]
 80042e6:	1821      	adds	r1, r4, r0
 80042e8:	428b      	cmp	r3, r1
 80042ea:	bf04      	itt	eq
 80042ec:	6819      	ldreq	r1, [r3, #0]
 80042ee:	685b      	ldreq	r3, [r3, #4]
 80042f0:	6063      	str	r3, [r4, #4]
 80042f2:	bf04      	itt	eq
 80042f4:	1809      	addeq	r1, r1, r0
 80042f6:	6021      	streq	r1, [r4, #0]
 80042f8:	6054      	str	r4, [r2, #4]
 80042fa:	e7ca      	b.n	8004292 <_free_r+0x22>
 80042fc:	bd38      	pop	{r3, r4, r5, pc}
 80042fe:	bf00      	nop
 8004300:	2000038c 	.word	0x2000038c

08004304 <malloc>:
 8004304:	4b02      	ldr	r3, [pc, #8]	@ (8004310 <malloc+0xc>)
 8004306:	4601      	mov	r1, r0
 8004308:	6818      	ldr	r0, [r3, #0]
 800430a:	f000 b825 	b.w	8004358 <_malloc_r>
 800430e:	bf00      	nop
 8004310:	20000018 	.word	0x20000018

08004314 <sbrk_aligned>:
 8004314:	b570      	push	{r4, r5, r6, lr}
 8004316:	4e0f      	ldr	r6, [pc, #60]	@ (8004354 <sbrk_aligned+0x40>)
 8004318:	460c      	mov	r4, r1
 800431a:	6831      	ldr	r1, [r6, #0]
 800431c:	4605      	mov	r5, r0
 800431e:	b911      	cbnz	r1, 8004326 <sbrk_aligned+0x12>
 8004320:	f000 feaa 	bl	8005078 <_sbrk_r>
 8004324:	6030      	str	r0, [r6, #0]
 8004326:	4621      	mov	r1, r4
 8004328:	4628      	mov	r0, r5
 800432a:	f000 fea5 	bl	8005078 <_sbrk_r>
 800432e:	1c43      	adds	r3, r0, #1
 8004330:	d103      	bne.n	800433a <sbrk_aligned+0x26>
 8004332:	f04f 34ff 	mov.w	r4, #4294967295
 8004336:	4620      	mov	r0, r4
 8004338:	bd70      	pop	{r4, r5, r6, pc}
 800433a:	1cc4      	adds	r4, r0, #3
 800433c:	f024 0403 	bic.w	r4, r4, #3
 8004340:	42a0      	cmp	r0, r4
 8004342:	d0f8      	beq.n	8004336 <sbrk_aligned+0x22>
 8004344:	1a21      	subs	r1, r4, r0
 8004346:	4628      	mov	r0, r5
 8004348:	f000 fe96 	bl	8005078 <_sbrk_r>
 800434c:	3001      	adds	r0, #1
 800434e:	d1f2      	bne.n	8004336 <sbrk_aligned+0x22>
 8004350:	e7ef      	b.n	8004332 <sbrk_aligned+0x1e>
 8004352:	bf00      	nop
 8004354:	20000388 	.word	0x20000388

08004358 <_malloc_r>:
 8004358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800435c:	1ccd      	adds	r5, r1, #3
 800435e:	f025 0503 	bic.w	r5, r5, #3
 8004362:	3508      	adds	r5, #8
 8004364:	2d0c      	cmp	r5, #12
 8004366:	bf38      	it	cc
 8004368:	250c      	movcc	r5, #12
 800436a:	2d00      	cmp	r5, #0
 800436c:	4606      	mov	r6, r0
 800436e:	db01      	blt.n	8004374 <_malloc_r+0x1c>
 8004370:	42a9      	cmp	r1, r5
 8004372:	d904      	bls.n	800437e <_malloc_r+0x26>
 8004374:	230c      	movs	r3, #12
 8004376:	6033      	str	r3, [r6, #0]
 8004378:	2000      	movs	r0, #0
 800437a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800437e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004454 <_malloc_r+0xfc>
 8004382:	f000 f869 	bl	8004458 <__malloc_lock>
 8004386:	f8d8 3000 	ldr.w	r3, [r8]
 800438a:	461c      	mov	r4, r3
 800438c:	bb44      	cbnz	r4, 80043e0 <_malloc_r+0x88>
 800438e:	4629      	mov	r1, r5
 8004390:	4630      	mov	r0, r6
 8004392:	f7ff ffbf 	bl	8004314 <sbrk_aligned>
 8004396:	1c43      	adds	r3, r0, #1
 8004398:	4604      	mov	r4, r0
 800439a:	d158      	bne.n	800444e <_malloc_r+0xf6>
 800439c:	f8d8 4000 	ldr.w	r4, [r8]
 80043a0:	4627      	mov	r7, r4
 80043a2:	2f00      	cmp	r7, #0
 80043a4:	d143      	bne.n	800442e <_malloc_r+0xd6>
 80043a6:	2c00      	cmp	r4, #0
 80043a8:	d04b      	beq.n	8004442 <_malloc_r+0xea>
 80043aa:	6823      	ldr	r3, [r4, #0]
 80043ac:	4639      	mov	r1, r7
 80043ae:	4630      	mov	r0, r6
 80043b0:	eb04 0903 	add.w	r9, r4, r3
 80043b4:	f000 fe60 	bl	8005078 <_sbrk_r>
 80043b8:	4581      	cmp	r9, r0
 80043ba:	d142      	bne.n	8004442 <_malloc_r+0xea>
 80043bc:	6821      	ldr	r1, [r4, #0]
 80043be:	1a6d      	subs	r5, r5, r1
 80043c0:	4629      	mov	r1, r5
 80043c2:	4630      	mov	r0, r6
 80043c4:	f7ff ffa6 	bl	8004314 <sbrk_aligned>
 80043c8:	3001      	adds	r0, #1
 80043ca:	d03a      	beq.n	8004442 <_malloc_r+0xea>
 80043cc:	6823      	ldr	r3, [r4, #0]
 80043ce:	442b      	add	r3, r5
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	f8d8 3000 	ldr.w	r3, [r8]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	bb62      	cbnz	r2, 8004434 <_malloc_r+0xdc>
 80043da:	f8c8 7000 	str.w	r7, [r8]
 80043de:	e00f      	b.n	8004400 <_malloc_r+0xa8>
 80043e0:	6822      	ldr	r2, [r4, #0]
 80043e2:	1b52      	subs	r2, r2, r5
 80043e4:	d420      	bmi.n	8004428 <_malloc_r+0xd0>
 80043e6:	2a0b      	cmp	r2, #11
 80043e8:	d917      	bls.n	800441a <_malloc_r+0xc2>
 80043ea:	1961      	adds	r1, r4, r5
 80043ec:	42a3      	cmp	r3, r4
 80043ee:	6025      	str	r5, [r4, #0]
 80043f0:	bf18      	it	ne
 80043f2:	6059      	strne	r1, [r3, #4]
 80043f4:	6863      	ldr	r3, [r4, #4]
 80043f6:	bf08      	it	eq
 80043f8:	f8c8 1000 	streq.w	r1, [r8]
 80043fc:	5162      	str	r2, [r4, r5]
 80043fe:	604b      	str	r3, [r1, #4]
 8004400:	4630      	mov	r0, r6
 8004402:	f000 f82f 	bl	8004464 <__malloc_unlock>
 8004406:	f104 000b 	add.w	r0, r4, #11
 800440a:	1d23      	adds	r3, r4, #4
 800440c:	f020 0007 	bic.w	r0, r0, #7
 8004410:	1ac2      	subs	r2, r0, r3
 8004412:	bf1c      	itt	ne
 8004414:	1a1b      	subne	r3, r3, r0
 8004416:	50a3      	strne	r3, [r4, r2]
 8004418:	e7af      	b.n	800437a <_malloc_r+0x22>
 800441a:	6862      	ldr	r2, [r4, #4]
 800441c:	42a3      	cmp	r3, r4
 800441e:	bf0c      	ite	eq
 8004420:	f8c8 2000 	streq.w	r2, [r8]
 8004424:	605a      	strne	r2, [r3, #4]
 8004426:	e7eb      	b.n	8004400 <_malloc_r+0xa8>
 8004428:	4623      	mov	r3, r4
 800442a:	6864      	ldr	r4, [r4, #4]
 800442c:	e7ae      	b.n	800438c <_malloc_r+0x34>
 800442e:	463c      	mov	r4, r7
 8004430:	687f      	ldr	r7, [r7, #4]
 8004432:	e7b6      	b.n	80043a2 <_malloc_r+0x4a>
 8004434:	461a      	mov	r2, r3
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	42a3      	cmp	r3, r4
 800443a:	d1fb      	bne.n	8004434 <_malloc_r+0xdc>
 800443c:	2300      	movs	r3, #0
 800443e:	6053      	str	r3, [r2, #4]
 8004440:	e7de      	b.n	8004400 <_malloc_r+0xa8>
 8004442:	230c      	movs	r3, #12
 8004444:	6033      	str	r3, [r6, #0]
 8004446:	4630      	mov	r0, r6
 8004448:	f000 f80c 	bl	8004464 <__malloc_unlock>
 800444c:	e794      	b.n	8004378 <_malloc_r+0x20>
 800444e:	6005      	str	r5, [r0, #0]
 8004450:	e7d6      	b.n	8004400 <_malloc_r+0xa8>
 8004452:	bf00      	nop
 8004454:	2000038c 	.word	0x2000038c

08004458 <__malloc_lock>:
 8004458:	4801      	ldr	r0, [pc, #4]	@ (8004460 <__malloc_lock+0x8>)
 800445a:	f7ff b8b8 	b.w	80035ce <__retarget_lock_acquire_recursive>
 800445e:	bf00      	nop
 8004460:	20000384 	.word	0x20000384

08004464 <__malloc_unlock>:
 8004464:	4801      	ldr	r0, [pc, #4]	@ (800446c <__malloc_unlock+0x8>)
 8004466:	f7ff b8b3 	b.w	80035d0 <__retarget_lock_release_recursive>
 800446a:	bf00      	nop
 800446c:	20000384 	.word	0x20000384

08004470 <_Balloc>:
 8004470:	b570      	push	{r4, r5, r6, lr}
 8004472:	69c6      	ldr	r6, [r0, #28]
 8004474:	4604      	mov	r4, r0
 8004476:	460d      	mov	r5, r1
 8004478:	b976      	cbnz	r6, 8004498 <_Balloc+0x28>
 800447a:	2010      	movs	r0, #16
 800447c:	f7ff ff42 	bl	8004304 <malloc>
 8004480:	4602      	mov	r2, r0
 8004482:	61e0      	str	r0, [r4, #28]
 8004484:	b920      	cbnz	r0, 8004490 <_Balloc+0x20>
 8004486:	4b18      	ldr	r3, [pc, #96]	@ (80044e8 <_Balloc+0x78>)
 8004488:	4818      	ldr	r0, [pc, #96]	@ (80044ec <_Balloc+0x7c>)
 800448a:	216b      	movs	r1, #107	@ 0x6b
 800448c:	f000 fe12 	bl	80050b4 <__assert_func>
 8004490:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004494:	6006      	str	r6, [r0, #0]
 8004496:	60c6      	str	r6, [r0, #12]
 8004498:	69e6      	ldr	r6, [r4, #28]
 800449a:	68f3      	ldr	r3, [r6, #12]
 800449c:	b183      	cbz	r3, 80044c0 <_Balloc+0x50>
 800449e:	69e3      	ldr	r3, [r4, #28]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80044a6:	b9b8      	cbnz	r0, 80044d8 <_Balloc+0x68>
 80044a8:	2101      	movs	r1, #1
 80044aa:	fa01 f605 	lsl.w	r6, r1, r5
 80044ae:	1d72      	adds	r2, r6, #5
 80044b0:	0092      	lsls	r2, r2, #2
 80044b2:	4620      	mov	r0, r4
 80044b4:	f000 fe1c 	bl	80050f0 <_calloc_r>
 80044b8:	b160      	cbz	r0, 80044d4 <_Balloc+0x64>
 80044ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80044be:	e00e      	b.n	80044de <_Balloc+0x6e>
 80044c0:	2221      	movs	r2, #33	@ 0x21
 80044c2:	2104      	movs	r1, #4
 80044c4:	4620      	mov	r0, r4
 80044c6:	f000 fe13 	bl	80050f0 <_calloc_r>
 80044ca:	69e3      	ldr	r3, [r4, #28]
 80044cc:	60f0      	str	r0, [r6, #12]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1e4      	bne.n	800449e <_Balloc+0x2e>
 80044d4:	2000      	movs	r0, #0
 80044d6:	bd70      	pop	{r4, r5, r6, pc}
 80044d8:	6802      	ldr	r2, [r0, #0]
 80044da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80044de:	2300      	movs	r3, #0
 80044e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80044e4:	e7f7      	b.n	80044d6 <_Balloc+0x66>
 80044e6:	bf00      	nop
 80044e8:	080053a9 	.word	0x080053a9
 80044ec:	08005429 	.word	0x08005429

080044f0 <_Bfree>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	69c6      	ldr	r6, [r0, #28]
 80044f4:	4605      	mov	r5, r0
 80044f6:	460c      	mov	r4, r1
 80044f8:	b976      	cbnz	r6, 8004518 <_Bfree+0x28>
 80044fa:	2010      	movs	r0, #16
 80044fc:	f7ff ff02 	bl	8004304 <malloc>
 8004500:	4602      	mov	r2, r0
 8004502:	61e8      	str	r0, [r5, #28]
 8004504:	b920      	cbnz	r0, 8004510 <_Bfree+0x20>
 8004506:	4b09      	ldr	r3, [pc, #36]	@ (800452c <_Bfree+0x3c>)
 8004508:	4809      	ldr	r0, [pc, #36]	@ (8004530 <_Bfree+0x40>)
 800450a:	218f      	movs	r1, #143	@ 0x8f
 800450c:	f000 fdd2 	bl	80050b4 <__assert_func>
 8004510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004514:	6006      	str	r6, [r0, #0]
 8004516:	60c6      	str	r6, [r0, #12]
 8004518:	b13c      	cbz	r4, 800452a <_Bfree+0x3a>
 800451a:	69eb      	ldr	r3, [r5, #28]
 800451c:	6862      	ldr	r2, [r4, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004524:	6021      	str	r1, [r4, #0]
 8004526:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800452a:	bd70      	pop	{r4, r5, r6, pc}
 800452c:	080053a9 	.word	0x080053a9
 8004530:	08005429 	.word	0x08005429

08004534 <__multadd>:
 8004534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004538:	690d      	ldr	r5, [r1, #16]
 800453a:	4607      	mov	r7, r0
 800453c:	460c      	mov	r4, r1
 800453e:	461e      	mov	r6, r3
 8004540:	f101 0c14 	add.w	ip, r1, #20
 8004544:	2000      	movs	r0, #0
 8004546:	f8dc 3000 	ldr.w	r3, [ip]
 800454a:	b299      	uxth	r1, r3
 800454c:	fb02 6101 	mla	r1, r2, r1, r6
 8004550:	0c1e      	lsrs	r6, r3, #16
 8004552:	0c0b      	lsrs	r3, r1, #16
 8004554:	fb02 3306 	mla	r3, r2, r6, r3
 8004558:	b289      	uxth	r1, r1
 800455a:	3001      	adds	r0, #1
 800455c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004560:	4285      	cmp	r5, r0
 8004562:	f84c 1b04 	str.w	r1, [ip], #4
 8004566:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800456a:	dcec      	bgt.n	8004546 <__multadd+0x12>
 800456c:	b30e      	cbz	r6, 80045b2 <__multadd+0x7e>
 800456e:	68a3      	ldr	r3, [r4, #8]
 8004570:	42ab      	cmp	r3, r5
 8004572:	dc19      	bgt.n	80045a8 <__multadd+0x74>
 8004574:	6861      	ldr	r1, [r4, #4]
 8004576:	4638      	mov	r0, r7
 8004578:	3101      	adds	r1, #1
 800457a:	f7ff ff79 	bl	8004470 <_Balloc>
 800457e:	4680      	mov	r8, r0
 8004580:	b928      	cbnz	r0, 800458e <__multadd+0x5a>
 8004582:	4602      	mov	r2, r0
 8004584:	4b0c      	ldr	r3, [pc, #48]	@ (80045b8 <__multadd+0x84>)
 8004586:	480d      	ldr	r0, [pc, #52]	@ (80045bc <__multadd+0x88>)
 8004588:	21ba      	movs	r1, #186	@ 0xba
 800458a:	f000 fd93 	bl	80050b4 <__assert_func>
 800458e:	6922      	ldr	r2, [r4, #16]
 8004590:	3202      	adds	r2, #2
 8004592:	f104 010c 	add.w	r1, r4, #12
 8004596:	0092      	lsls	r2, r2, #2
 8004598:	300c      	adds	r0, #12
 800459a:	f000 fd7d 	bl	8005098 <memcpy>
 800459e:	4621      	mov	r1, r4
 80045a0:	4638      	mov	r0, r7
 80045a2:	f7ff ffa5 	bl	80044f0 <_Bfree>
 80045a6:	4644      	mov	r4, r8
 80045a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80045ac:	3501      	adds	r5, #1
 80045ae:	615e      	str	r6, [r3, #20]
 80045b0:	6125      	str	r5, [r4, #16]
 80045b2:	4620      	mov	r0, r4
 80045b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045b8:	08005418 	.word	0x08005418
 80045bc:	08005429 	.word	0x08005429

080045c0 <__hi0bits>:
 80045c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80045c4:	4603      	mov	r3, r0
 80045c6:	bf36      	itet	cc
 80045c8:	0403      	lslcc	r3, r0, #16
 80045ca:	2000      	movcs	r0, #0
 80045cc:	2010      	movcc	r0, #16
 80045ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045d2:	bf3c      	itt	cc
 80045d4:	021b      	lslcc	r3, r3, #8
 80045d6:	3008      	addcc	r0, #8
 80045d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045dc:	bf3c      	itt	cc
 80045de:	011b      	lslcc	r3, r3, #4
 80045e0:	3004      	addcc	r0, #4
 80045e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e6:	bf3c      	itt	cc
 80045e8:	009b      	lslcc	r3, r3, #2
 80045ea:	3002      	addcc	r0, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	db05      	blt.n	80045fc <__hi0bits+0x3c>
 80045f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80045f4:	f100 0001 	add.w	r0, r0, #1
 80045f8:	bf08      	it	eq
 80045fa:	2020      	moveq	r0, #32
 80045fc:	4770      	bx	lr

080045fe <__lo0bits>:
 80045fe:	6803      	ldr	r3, [r0, #0]
 8004600:	4602      	mov	r2, r0
 8004602:	f013 0007 	ands.w	r0, r3, #7
 8004606:	d00b      	beq.n	8004620 <__lo0bits+0x22>
 8004608:	07d9      	lsls	r1, r3, #31
 800460a:	d421      	bmi.n	8004650 <__lo0bits+0x52>
 800460c:	0798      	lsls	r0, r3, #30
 800460e:	bf49      	itett	mi
 8004610:	085b      	lsrmi	r3, r3, #1
 8004612:	089b      	lsrpl	r3, r3, #2
 8004614:	2001      	movmi	r0, #1
 8004616:	6013      	strmi	r3, [r2, #0]
 8004618:	bf5c      	itt	pl
 800461a:	6013      	strpl	r3, [r2, #0]
 800461c:	2002      	movpl	r0, #2
 800461e:	4770      	bx	lr
 8004620:	b299      	uxth	r1, r3
 8004622:	b909      	cbnz	r1, 8004628 <__lo0bits+0x2a>
 8004624:	0c1b      	lsrs	r3, r3, #16
 8004626:	2010      	movs	r0, #16
 8004628:	b2d9      	uxtb	r1, r3
 800462a:	b909      	cbnz	r1, 8004630 <__lo0bits+0x32>
 800462c:	3008      	adds	r0, #8
 800462e:	0a1b      	lsrs	r3, r3, #8
 8004630:	0719      	lsls	r1, r3, #28
 8004632:	bf04      	itt	eq
 8004634:	091b      	lsreq	r3, r3, #4
 8004636:	3004      	addeq	r0, #4
 8004638:	0799      	lsls	r1, r3, #30
 800463a:	bf04      	itt	eq
 800463c:	089b      	lsreq	r3, r3, #2
 800463e:	3002      	addeq	r0, #2
 8004640:	07d9      	lsls	r1, r3, #31
 8004642:	d403      	bmi.n	800464c <__lo0bits+0x4e>
 8004644:	085b      	lsrs	r3, r3, #1
 8004646:	f100 0001 	add.w	r0, r0, #1
 800464a:	d003      	beq.n	8004654 <__lo0bits+0x56>
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	4770      	bx	lr
 8004650:	2000      	movs	r0, #0
 8004652:	4770      	bx	lr
 8004654:	2020      	movs	r0, #32
 8004656:	4770      	bx	lr

08004658 <__i2b>:
 8004658:	b510      	push	{r4, lr}
 800465a:	460c      	mov	r4, r1
 800465c:	2101      	movs	r1, #1
 800465e:	f7ff ff07 	bl	8004470 <_Balloc>
 8004662:	4602      	mov	r2, r0
 8004664:	b928      	cbnz	r0, 8004672 <__i2b+0x1a>
 8004666:	4b05      	ldr	r3, [pc, #20]	@ (800467c <__i2b+0x24>)
 8004668:	4805      	ldr	r0, [pc, #20]	@ (8004680 <__i2b+0x28>)
 800466a:	f240 1145 	movw	r1, #325	@ 0x145
 800466e:	f000 fd21 	bl	80050b4 <__assert_func>
 8004672:	2301      	movs	r3, #1
 8004674:	6144      	str	r4, [r0, #20]
 8004676:	6103      	str	r3, [r0, #16]
 8004678:	bd10      	pop	{r4, pc}
 800467a:	bf00      	nop
 800467c:	08005418 	.word	0x08005418
 8004680:	08005429 	.word	0x08005429

08004684 <__multiply>:
 8004684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004688:	4614      	mov	r4, r2
 800468a:	690a      	ldr	r2, [r1, #16]
 800468c:	6923      	ldr	r3, [r4, #16]
 800468e:	429a      	cmp	r2, r3
 8004690:	bfa8      	it	ge
 8004692:	4623      	movge	r3, r4
 8004694:	460f      	mov	r7, r1
 8004696:	bfa4      	itt	ge
 8004698:	460c      	movge	r4, r1
 800469a:	461f      	movge	r7, r3
 800469c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80046a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80046a4:	68a3      	ldr	r3, [r4, #8]
 80046a6:	6861      	ldr	r1, [r4, #4]
 80046a8:	eb0a 0609 	add.w	r6, sl, r9
 80046ac:	42b3      	cmp	r3, r6
 80046ae:	b085      	sub	sp, #20
 80046b0:	bfb8      	it	lt
 80046b2:	3101      	addlt	r1, #1
 80046b4:	f7ff fedc 	bl	8004470 <_Balloc>
 80046b8:	b930      	cbnz	r0, 80046c8 <__multiply+0x44>
 80046ba:	4602      	mov	r2, r0
 80046bc:	4b44      	ldr	r3, [pc, #272]	@ (80047d0 <__multiply+0x14c>)
 80046be:	4845      	ldr	r0, [pc, #276]	@ (80047d4 <__multiply+0x150>)
 80046c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80046c4:	f000 fcf6 	bl	80050b4 <__assert_func>
 80046c8:	f100 0514 	add.w	r5, r0, #20
 80046cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80046d0:	462b      	mov	r3, r5
 80046d2:	2200      	movs	r2, #0
 80046d4:	4543      	cmp	r3, r8
 80046d6:	d321      	bcc.n	800471c <__multiply+0x98>
 80046d8:	f107 0114 	add.w	r1, r7, #20
 80046dc:	f104 0214 	add.w	r2, r4, #20
 80046e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80046e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80046e8:	9302      	str	r3, [sp, #8]
 80046ea:	1b13      	subs	r3, r2, r4
 80046ec:	3b15      	subs	r3, #21
 80046ee:	f023 0303 	bic.w	r3, r3, #3
 80046f2:	3304      	adds	r3, #4
 80046f4:	f104 0715 	add.w	r7, r4, #21
 80046f8:	42ba      	cmp	r2, r7
 80046fa:	bf38      	it	cc
 80046fc:	2304      	movcc	r3, #4
 80046fe:	9301      	str	r3, [sp, #4]
 8004700:	9b02      	ldr	r3, [sp, #8]
 8004702:	9103      	str	r1, [sp, #12]
 8004704:	428b      	cmp	r3, r1
 8004706:	d80c      	bhi.n	8004722 <__multiply+0x9e>
 8004708:	2e00      	cmp	r6, #0
 800470a:	dd03      	ble.n	8004714 <__multiply+0x90>
 800470c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004710:	2b00      	cmp	r3, #0
 8004712:	d05b      	beq.n	80047cc <__multiply+0x148>
 8004714:	6106      	str	r6, [r0, #16]
 8004716:	b005      	add	sp, #20
 8004718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800471c:	f843 2b04 	str.w	r2, [r3], #4
 8004720:	e7d8      	b.n	80046d4 <__multiply+0x50>
 8004722:	f8b1 a000 	ldrh.w	sl, [r1]
 8004726:	f1ba 0f00 	cmp.w	sl, #0
 800472a:	d024      	beq.n	8004776 <__multiply+0xf2>
 800472c:	f104 0e14 	add.w	lr, r4, #20
 8004730:	46a9      	mov	r9, r5
 8004732:	f04f 0c00 	mov.w	ip, #0
 8004736:	f85e 7b04 	ldr.w	r7, [lr], #4
 800473a:	f8d9 3000 	ldr.w	r3, [r9]
 800473e:	fa1f fb87 	uxth.w	fp, r7
 8004742:	b29b      	uxth	r3, r3
 8004744:	fb0a 330b 	mla	r3, sl, fp, r3
 8004748:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800474c:	f8d9 7000 	ldr.w	r7, [r9]
 8004750:	4463      	add	r3, ip
 8004752:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004756:	fb0a c70b 	mla	r7, sl, fp, ip
 800475a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800475e:	b29b      	uxth	r3, r3
 8004760:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004764:	4572      	cmp	r2, lr
 8004766:	f849 3b04 	str.w	r3, [r9], #4
 800476a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800476e:	d8e2      	bhi.n	8004736 <__multiply+0xb2>
 8004770:	9b01      	ldr	r3, [sp, #4]
 8004772:	f845 c003 	str.w	ip, [r5, r3]
 8004776:	9b03      	ldr	r3, [sp, #12]
 8004778:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800477c:	3104      	adds	r1, #4
 800477e:	f1b9 0f00 	cmp.w	r9, #0
 8004782:	d021      	beq.n	80047c8 <__multiply+0x144>
 8004784:	682b      	ldr	r3, [r5, #0]
 8004786:	f104 0c14 	add.w	ip, r4, #20
 800478a:	46ae      	mov	lr, r5
 800478c:	f04f 0a00 	mov.w	sl, #0
 8004790:	f8bc b000 	ldrh.w	fp, [ip]
 8004794:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004798:	fb09 770b 	mla	r7, r9, fp, r7
 800479c:	4457      	add	r7, sl
 800479e:	b29b      	uxth	r3, r3
 80047a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80047a4:	f84e 3b04 	str.w	r3, [lr], #4
 80047a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80047ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80047b0:	f8be 3000 	ldrh.w	r3, [lr]
 80047b4:	fb09 330a 	mla	r3, r9, sl, r3
 80047b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80047bc:	4562      	cmp	r2, ip
 80047be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80047c2:	d8e5      	bhi.n	8004790 <__multiply+0x10c>
 80047c4:	9f01      	ldr	r7, [sp, #4]
 80047c6:	51eb      	str	r3, [r5, r7]
 80047c8:	3504      	adds	r5, #4
 80047ca:	e799      	b.n	8004700 <__multiply+0x7c>
 80047cc:	3e01      	subs	r6, #1
 80047ce:	e79b      	b.n	8004708 <__multiply+0x84>
 80047d0:	08005418 	.word	0x08005418
 80047d4:	08005429 	.word	0x08005429

080047d8 <__pow5mult>:
 80047d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047dc:	4615      	mov	r5, r2
 80047de:	f012 0203 	ands.w	r2, r2, #3
 80047e2:	4607      	mov	r7, r0
 80047e4:	460e      	mov	r6, r1
 80047e6:	d007      	beq.n	80047f8 <__pow5mult+0x20>
 80047e8:	4c25      	ldr	r4, [pc, #148]	@ (8004880 <__pow5mult+0xa8>)
 80047ea:	3a01      	subs	r2, #1
 80047ec:	2300      	movs	r3, #0
 80047ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80047f2:	f7ff fe9f 	bl	8004534 <__multadd>
 80047f6:	4606      	mov	r6, r0
 80047f8:	10ad      	asrs	r5, r5, #2
 80047fa:	d03d      	beq.n	8004878 <__pow5mult+0xa0>
 80047fc:	69fc      	ldr	r4, [r7, #28]
 80047fe:	b97c      	cbnz	r4, 8004820 <__pow5mult+0x48>
 8004800:	2010      	movs	r0, #16
 8004802:	f7ff fd7f 	bl	8004304 <malloc>
 8004806:	4602      	mov	r2, r0
 8004808:	61f8      	str	r0, [r7, #28]
 800480a:	b928      	cbnz	r0, 8004818 <__pow5mult+0x40>
 800480c:	4b1d      	ldr	r3, [pc, #116]	@ (8004884 <__pow5mult+0xac>)
 800480e:	481e      	ldr	r0, [pc, #120]	@ (8004888 <__pow5mult+0xb0>)
 8004810:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004814:	f000 fc4e 	bl	80050b4 <__assert_func>
 8004818:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800481c:	6004      	str	r4, [r0, #0]
 800481e:	60c4      	str	r4, [r0, #12]
 8004820:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004824:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004828:	b94c      	cbnz	r4, 800483e <__pow5mult+0x66>
 800482a:	f240 2171 	movw	r1, #625	@ 0x271
 800482e:	4638      	mov	r0, r7
 8004830:	f7ff ff12 	bl	8004658 <__i2b>
 8004834:	2300      	movs	r3, #0
 8004836:	f8c8 0008 	str.w	r0, [r8, #8]
 800483a:	4604      	mov	r4, r0
 800483c:	6003      	str	r3, [r0, #0]
 800483e:	f04f 0900 	mov.w	r9, #0
 8004842:	07eb      	lsls	r3, r5, #31
 8004844:	d50a      	bpl.n	800485c <__pow5mult+0x84>
 8004846:	4631      	mov	r1, r6
 8004848:	4622      	mov	r2, r4
 800484a:	4638      	mov	r0, r7
 800484c:	f7ff ff1a 	bl	8004684 <__multiply>
 8004850:	4631      	mov	r1, r6
 8004852:	4680      	mov	r8, r0
 8004854:	4638      	mov	r0, r7
 8004856:	f7ff fe4b 	bl	80044f0 <_Bfree>
 800485a:	4646      	mov	r6, r8
 800485c:	106d      	asrs	r5, r5, #1
 800485e:	d00b      	beq.n	8004878 <__pow5mult+0xa0>
 8004860:	6820      	ldr	r0, [r4, #0]
 8004862:	b938      	cbnz	r0, 8004874 <__pow5mult+0x9c>
 8004864:	4622      	mov	r2, r4
 8004866:	4621      	mov	r1, r4
 8004868:	4638      	mov	r0, r7
 800486a:	f7ff ff0b 	bl	8004684 <__multiply>
 800486e:	6020      	str	r0, [r4, #0]
 8004870:	f8c0 9000 	str.w	r9, [r0]
 8004874:	4604      	mov	r4, r0
 8004876:	e7e4      	b.n	8004842 <__pow5mult+0x6a>
 8004878:	4630      	mov	r0, r6
 800487a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800487e:	bf00      	nop
 8004880:	08005484 	.word	0x08005484
 8004884:	080053a9 	.word	0x080053a9
 8004888:	08005429 	.word	0x08005429

0800488c <__lshift>:
 800488c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004890:	460c      	mov	r4, r1
 8004892:	6849      	ldr	r1, [r1, #4]
 8004894:	6923      	ldr	r3, [r4, #16]
 8004896:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800489a:	68a3      	ldr	r3, [r4, #8]
 800489c:	4607      	mov	r7, r0
 800489e:	4691      	mov	r9, r2
 80048a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80048a4:	f108 0601 	add.w	r6, r8, #1
 80048a8:	42b3      	cmp	r3, r6
 80048aa:	db0b      	blt.n	80048c4 <__lshift+0x38>
 80048ac:	4638      	mov	r0, r7
 80048ae:	f7ff fddf 	bl	8004470 <_Balloc>
 80048b2:	4605      	mov	r5, r0
 80048b4:	b948      	cbnz	r0, 80048ca <__lshift+0x3e>
 80048b6:	4602      	mov	r2, r0
 80048b8:	4b28      	ldr	r3, [pc, #160]	@ (800495c <__lshift+0xd0>)
 80048ba:	4829      	ldr	r0, [pc, #164]	@ (8004960 <__lshift+0xd4>)
 80048bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80048c0:	f000 fbf8 	bl	80050b4 <__assert_func>
 80048c4:	3101      	adds	r1, #1
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	e7ee      	b.n	80048a8 <__lshift+0x1c>
 80048ca:	2300      	movs	r3, #0
 80048cc:	f100 0114 	add.w	r1, r0, #20
 80048d0:	f100 0210 	add.w	r2, r0, #16
 80048d4:	4618      	mov	r0, r3
 80048d6:	4553      	cmp	r3, sl
 80048d8:	db33      	blt.n	8004942 <__lshift+0xb6>
 80048da:	6920      	ldr	r0, [r4, #16]
 80048dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80048e0:	f104 0314 	add.w	r3, r4, #20
 80048e4:	f019 091f 	ands.w	r9, r9, #31
 80048e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80048ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80048f0:	d02b      	beq.n	800494a <__lshift+0xbe>
 80048f2:	f1c9 0e20 	rsb	lr, r9, #32
 80048f6:	468a      	mov	sl, r1
 80048f8:	2200      	movs	r2, #0
 80048fa:	6818      	ldr	r0, [r3, #0]
 80048fc:	fa00 f009 	lsl.w	r0, r0, r9
 8004900:	4310      	orrs	r0, r2
 8004902:	f84a 0b04 	str.w	r0, [sl], #4
 8004906:	f853 2b04 	ldr.w	r2, [r3], #4
 800490a:	459c      	cmp	ip, r3
 800490c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004910:	d8f3      	bhi.n	80048fa <__lshift+0x6e>
 8004912:	ebac 0304 	sub.w	r3, ip, r4
 8004916:	3b15      	subs	r3, #21
 8004918:	f023 0303 	bic.w	r3, r3, #3
 800491c:	3304      	adds	r3, #4
 800491e:	f104 0015 	add.w	r0, r4, #21
 8004922:	4584      	cmp	ip, r0
 8004924:	bf38      	it	cc
 8004926:	2304      	movcc	r3, #4
 8004928:	50ca      	str	r2, [r1, r3]
 800492a:	b10a      	cbz	r2, 8004930 <__lshift+0xa4>
 800492c:	f108 0602 	add.w	r6, r8, #2
 8004930:	3e01      	subs	r6, #1
 8004932:	4638      	mov	r0, r7
 8004934:	612e      	str	r6, [r5, #16]
 8004936:	4621      	mov	r1, r4
 8004938:	f7ff fdda 	bl	80044f0 <_Bfree>
 800493c:	4628      	mov	r0, r5
 800493e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004942:	f842 0f04 	str.w	r0, [r2, #4]!
 8004946:	3301      	adds	r3, #1
 8004948:	e7c5      	b.n	80048d6 <__lshift+0x4a>
 800494a:	3904      	subs	r1, #4
 800494c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004950:	f841 2f04 	str.w	r2, [r1, #4]!
 8004954:	459c      	cmp	ip, r3
 8004956:	d8f9      	bhi.n	800494c <__lshift+0xc0>
 8004958:	e7ea      	b.n	8004930 <__lshift+0xa4>
 800495a:	bf00      	nop
 800495c:	08005418 	.word	0x08005418
 8004960:	08005429 	.word	0x08005429

08004964 <__mcmp>:
 8004964:	690a      	ldr	r2, [r1, #16]
 8004966:	4603      	mov	r3, r0
 8004968:	6900      	ldr	r0, [r0, #16]
 800496a:	1a80      	subs	r0, r0, r2
 800496c:	b530      	push	{r4, r5, lr}
 800496e:	d10e      	bne.n	800498e <__mcmp+0x2a>
 8004970:	3314      	adds	r3, #20
 8004972:	3114      	adds	r1, #20
 8004974:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004978:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800497c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004980:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004984:	4295      	cmp	r5, r2
 8004986:	d003      	beq.n	8004990 <__mcmp+0x2c>
 8004988:	d205      	bcs.n	8004996 <__mcmp+0x32>
 800498a:	f04f 30ff 	mov.w	r0, #4294967295
 800498e:	bd30      	pop	{r4, r5, pc}
 8004990:	42a3      	cmp	r3, r4
 8004992:	d3f3      	bcc.n	800497c <__mcmp+0x18>
 8004994:	e7fb      	b.n	800498e <__mcmp+0x2a>
 8004996:	2001      	movs	r0, #1
 8004998:	e7f9      	b.n	800498e <__mcmp+0x2a>
	...

0800499c <__mdiff>:
 800499c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049a0:	4689      	mov	r9, r1
 80049a2:	4606      	mov	r6, r0
 80049a4:	4611      	mov	r1, r2
 80049a6:	4648      	mov	r0, r9
 80049a8:	4614      	mov	r4, r2
 80049aa:	f7ff ffdb 	bl	8004964 <__mcmp>
 80049ae:	1e05      	subs	r5, r0, #0
 80049b0:	d112      	bne.n	80049d8 <__mdiff+0x3c>
 80049b2:	4629      	mov	r1, r5
 80049b4:	4630      	mov	r0, r6
 80049b6:	f7ff fd5b 	bl	8004470 <_Balloc>
 80049ba:	4602      	mov	r2, r0
 80049bc:	b928      	cbnz	r0, 80049ca <__mdiff+0x2e>
 80049be:	4b3f      	ldr	r3, [pc, #252]	@ (8004abc <__mdiff+0x120>)
 80049c0:	f240 2137 	movw	r1, #567	@ 0x237
 80049c4:	483e      	ldr	r0, [pc, #248]	@ (8004ac0 <__mdiff+0x124>)
 80049c6:	f000 fb75 	bl	80050b4 <__assert_func>
 80049ca:	2301      	movs	r3, #1
 80049cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80049d0:	4610      	mov	r0, r2
 80049d2:	b003      	add	sp, #12
 80049d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049d8:	bfbc      	itt	lt
 80049da:	464b      	movlt	r3, r9
 80049dc:	46a1      	movlt	r9, r4
 80049de:	4630      	mov	r0, r6
 80049e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80049e4:	bfba      	itte	lt
 80049e6:	461c      	movlt	r4, r3
 80049e8:	2501      	movlt	r5, #1
 80049ea:	2500      	movge	r5, #0
 80049ec:	f7ff fd40 	bl	8004470 <_Balloc>
 80049f0:	4602      	mov	r2, r0
 80049f2:	b918      	cbnz	r0, 80049fc <__mdiff+0x60>
 80049f4:	4b31      	ldr	r3, [pc, #196]	@ (8004abc <__mdiff+0x120>)
 80049f6:	f240 2145 	movw	r1, #581	@ 0x245
 80049fa:	e7e3      	b.n	80049c4 <__mdiff+0x28>
 80049fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004a00:	6926      	ldr	r6, [r4, #16]
 8004a02:	60c5      	str	r5, [r0, #12]
 8004a04:	f109 0310 	add.w	r3, r9, #16
 8004a08:	f109 0514 	add.w	r5, r9, #20
 8004a0c:	f104 0e14 	add.w	lr, r4, #20
 8004a10:	f100 0b14 	add.w	fp, r0, #20
 8004a14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004a18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004a1c:	9301      	str	r3, [sp, #4]
 8004a1e:	46d9      	mov	r9, fp
 8004a20:	f04f 0c00 	mov.w	ip, #0
 8004a24:	9b01      	ldr	r3, [sp, #4]
 8004a26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004a2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004a2e:	9301      	str	r3, [sp, #4]
 8004a30:	fa1f f38a 	uxth.w	r3, sl
 8004a34:	4619      	mov	r1, r3
 8004a36:	b283      	uxth	r3, r0
 8004a38:	1acb      	subs	r3, r1, r3
 8004a3a:	0c00      	lsrs	r0, r0, #16
 8004a3c:	4463      	add	r3, ip
 8004a3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004a42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004a4c:	4576      	cmp	r6, lr
 8004a4e:	f849 3b04 	str.w	r3, [r9], #4
 8004a52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004a56:	d8e5      	bhi.n	8004a24 <__mdiff+0x88>
 8004a58:	1b33      	subs	r3, r6, r4
 8004a5a:	3b15      	subs	r3, #21
 8004a5c:	f023 0303 	bic.w	r3, r3, #3
 8004a60:	3415      	adds	r4, #21
 8004a62:	3304      	adds	r3, #4
 8004a64:	42a6      	cmp	r6, r4
 8004a66:	bf38      	it	cc
 8004a68:	2304      	movcc	r3, #4
 8004a6a:	441d      	add	r5, r3
 8004a6c:	445b      	add	r3, fp
 8004a6e:	461e      	mov	r6, r3
 8004a70:	462c      	mov	r4, r5
 8004a72:	4544      	cmp	r4, r8
 8004a74:	d30e      	bcc.n	8004a94 <__mdiff+0xf8>
 8004a76:	f108 0103 	add.w	r1, r8, #3
 8004a7a:	1b49      	subs	r1, r1, r5
 8004a7c:	f021 0103 	bic.w	r1, r1, #3
 8004a80:	3d03      	subs	r5, #3
 8004a82:	45a8      	cmp	r8, r5
 8004a84:	bf38      	it	cc
 8004a86:	2100      	movcc	r1, #0
 8004a88:	440b      	add	r3, r1
 8004a8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004a8e:	b191      	cbz	r1, 8004ab6 <__mdiff+0x11a>
 8004a90:	6117      	str	r7, [r2, #16]
 8004a92:	e79d      	b.n	80049d0 <__mdiff+0x34>
 8004a94:	f854 1b04 	ldr.w	r1, [r4], #4
 8004a98:	46e6      	mov	lr, ip
 8004a9a:	0c08      	lsrs	r0, r1, #16
 8004a9c:	fa1c fc81 	uxtah	ip, ip, r1
 8004aa0:	4471      	add	r1, lr
 8004aa2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004aa6:	b289      	uxth	r1, r1
 8004aa8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004aac:	f846 1b04 	str.w	r1, [r6], #4
 8004ab0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004ab4:	e7dd      	b.n	8004a72 <__mdiff+0xd6>
 8004ab6:	3f01      	subs	r7, #1
 8004ab8:	e7e7      	b.n	8004a8a <__mdiff+0xee>
 8004aba:	bf00      	nop
 8004abc:	08005418 	.word	0x08005418
 8004ac0:	08005429 	.word	0x08005429

08004ac4 <__d2b>:
 8004ac4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004ac8:	460f      	mov	r7, r1
 8004aca:	2101      	movs	r1, #1
 8004acc:	ec59 8b10 	vmov	r8, r9, d0
 8004ad0:	4616      	mov	r6, r2
 8004ad2:	f7ff fccd 	bl	8004470 <_Balloc>
 8004ad6:	4604      	mov	r4, r0
 8004ad8:	b930      	cbnz	r0, 8004ae8 <__d2b+0x24>
 8004ada:	4602      	mov	r2, r0
 8004adc:	4b23      	ldr	r3, [pc, #140]	@ (8004b6c <__d2b+0xa8>)
 8004ade:	4824      	ldr	r0, [pc, #144]	@ (8004b70 <__d2b+0xac>)
 8004ae0:	f240 310f 	movw	r1, #783	@ 0x30f
 8004ae4:	f000 fae6 	bl	80050b4 <__assert_func>
 8004ae8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004aec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004af0:	b10d      	cbz	r5, 8004af6 <__d2b+0x32>
 8004af2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004af6:	9301      	str	r3, [sp, #4]
 8004af8:	f1b8 0300 	subs.w	r3, r8, #0
 8004afc:	d023      	beq.n	8004b46 <__d2b+0x82>
 8004afe:	4668      	mov	r0, sp
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	f7ff fd7c 	bl	80045fe <__lo0bits>
 8004b06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004b0a:	b1d0      	cbz	r0, 8004b42 <__d2b+0x7e>
 8004b0c:	f1c0 0320 	rsb	r3, r0, #32
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	430b      	orrs	r3, r1
 8004b16:	40c2      	lsrs	r2, r0
 8004b18:	6163      	str	r3, [r4, #20]
 8004b1a:	9201      	str	r2, [sp, #4]
 8004b1c:	9b01      	ldr	r3, [sp, #4]
 8004b1e:	61a3      	str	r3, [r4, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	bf0c      	ite	eq
 8004b24:	2201      	moveq	r2, #1
 8004b26:	2202      	movne	r2, #2
 8004b28:	6122      	str	r2, [r4, #16]
 8004b2a:	b1a5      	cbz	r5, 8004b56 <__d2b+0x92>
 8004b2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004b30:	4405      	add	r5, r0
 8004b32:	603d      	str	r5, [r7, #0]
 8004b34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004b38:	6030      	str	r0, [r6, #0]
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	b003      	add	sp, #12
 8004b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b42:	6161      	str	r1, [r4, #20]
 8004b44:	e7ea      	b.n	8004b1c <__d2b+0x58>
 8004b46:	a801      	add	r0, sp, #4
 8004b48:	f7ff fd59 	bl	80045fe <__lo0bits>
 8004b4c:	9b01      	ldr	r3, [sp, #4]
 8004b4e:	6163      	str	r3, [r4, #20]
 8004b50:	3020      	adds	r0, #32
 8004b52:	2201      	movs	r2, #1
 8004b54:	e7e8      	b.n	8004b28 <__d2b+0x64>
 8004b56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004b5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004b5e:	6038      	str	r0, [r7, #0]
 8004b60:	6918      	ldr	r0, [r3, #16]
 8004b62:	f7ff fd2d 	bl	80045c0 <__hi0bits>
 8004b66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004b6a:	e7e5      	b.n	8004b38 <__d2b+0x74>
 8004b6c:	08005418 	.word	0x08005418
 8004b70:	08005429 	.word	0x08005429

08004b74 <__sfputc_r>:
 8004b74:	6893      	ldr	r3, [r2, #8]
 8004b76:	3b01      	subs	r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	b410      	push	{r4}
 8004b7c:	6093      	str	r3, [r2, #8]
 8004b7e:	da08      	bge.n	8004b92 <__sfputc_r+0x1e>
 8004b80:	6994      	ldr	r4, [r2, #24]
 8004b82:	42a3      	cmp	r3, r4
 8004b84:	db01      	blt.n	8004b8a <__sfputc_r+0x16>
 8004b86:	290a      	cmp	r1, #10
 8004b88:	d103      	bne.n	8004b92 <__sfputc_r+0x1e>
 8004b8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b8e:	f000 b9df 	b.w	8004f50 <__swbuf_r>
 8004b92:	6813      	ldr	r3, [r2, #0]
 8004b94:	1c58      	adds	r0, r3, #1
 8004b96:	6010      	str	r0, [r2, #0]
 8004b98:	7019      	strb	r1, [r3, #0]
 8004b9a:	4608      	mov	r0, r1
 8004b9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <__sfputs_r>:
 8004ba2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba4:	4606      	mov	r6, r0
 8004ba6:	460f      	mov	r7, r1
 8004ba8:	4614      	mov	r4, r2
 8004baa:	18d5      	adds	r5, r2, r3
 8004bac:	42ac      	cmp	r4, r5
 8004bae:	d101      	bne.n	8004bb4 <__sfputs_r+0x12>
 8004bb0:	2000      	movs	r0, #0
 8004bb2:	e007      	b.n	8004bc4 <__sfputs_r+0x22>
 8004bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bb8:	463a      	mov	r2, r7
 8004bba:	4630      	mov	r0, r6
 8004bbc:	f7ff ffda 	bl	8004b74 <__sfputc_r>
 8004bc0:	1c43      	adds	r3, r0, #1
 8004bc2:	d1f3      	bne.n	8004bac <__sfputs_r+0xa>
 8004bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004bc8 <_vfiprintf_r>:
 8004bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bcc:	460d      	mov	r5, r1
 8004bce:	b09d      	sub	sp, #116	@ 0x74
 8004bd0:	4614      	mov	r4, r2
 8004bd2:	4698      	mov	r8, r3
 8004bd4:	4606      	mov	r6, r0
 8004bd6:	b118      	cbz	r0, 8004be0 <_vfiprintf_r+0x18>
 8004bd8:	6a03      	ldr	r3, [r0, #32]
 8004bda:	b90b      	cbnz	r3, 8004be0 <_vfiprintf_r+0x18>
 8004bdc:	f7fe fbee 	bl	80033bc <__sinit>
 8004be0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004be2:	07d9      	lsls	r1, r3, #31
 8004be4:	d405      	bmi.n	8004bf2 <_vfiprintf_r+0x2a>
 8004be6:	89ab      	ldrh	r3, [r5, #12]
 8004be8:	059a      	lsls	r2, r3, #22
 8004bea:	d402      	bmi.n	8004bf2 <_vfiprintf_r+0x2a>
 8004bec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004bee:	f7fe fcee 	bl	80035ce <__retarget_lock_acquire_recursive>
 8004bf2:	89ab      	ldrh	r3, [r5, #12]
 8004bf4:	071b      	lsls	r3, r3, #28
 8004bf6:	d501      	bpl.n	8004bfc <_vfiprintf_r+0x34>
 8004bf8:	692b      	ldr	r3, [r5, #16]
 8004bfa:	b99b      	cbnz	r3, 8004c24 <_vfiprintf_r+0x5c>
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	4630      	mov	r0, r6
 8004c00:	f000 f9e4 	bl	8004fcc <__swsetup_r>
 8004c04:	b170      	cbz	r0, 8004c24 <_vfiprintf_r+0x5c>
 8004c06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c08:	07dc      	lsls	r4, r3, #31
 8004c0a:	d504      	bpl.n	8004c16 <_vfiprintf_r+0x4e>
 8004c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c10:	b01d      	add	sp, #116	@ 0x74
 8004c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c16:	89ab      	ldrh	r3, [r5, #12]
 8004c18:	0598      	lsls	r0, r3, #22
 8004c1a:	d4f7      	bmi.n	8004c0c <_vfiprintf_r+0x44>
 8004c1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c1e:	f7fe fcd7 	bl	80035d0 <__retarget_lock_release_recursive>
 8004c22:	e7f3      	b.n	8004c0c <_vfiprintf_r+0x44>
 8004c24:	2300      	movs	r3, #0
 8004c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c28:	2320      	movs	r3, #32
 8004c2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c32:	2330      	movs	r3, #48	@ 0x30
 8004c34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004de4 <_vfiprintf_r+0x21c>
 8004c38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c3c:	f04f 0901 	mov.w	r9, #1
 8004c40:	4623      	mov	r3, r4
 8004c42:	469a      	mov	sl, r3
 8004c44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c48:	b10a      	cbz	r2, 8004c4e <_vfiprintf_r+0x86>
 8004c4a:	2a25      	cmp	r2, #37	@ 0x25
 8004c4c:	d1f9      	bne.n	8004c42 <_vfiprintf_r+0x7a>
 8004c4e:	ebba 0b04 	subs.w	fp, sl, r4
 8004c52:	d00b      	beq.n	8004c6c <_vfiprintf_r+0xa4>
 8004c54:	465b      	mov	r3, fp
 8004c56:	4622      	mov	r2, r4
 8004c58:	4629      	mov	r1, r5
 8004c5a:	4630      	mov	r0, r6
 8004c5c:	f7ff ffa1 	bl	8004ba2 <__sfputs_r>
 8004c60:	3001      	adds	r0, #1
 8004c62:	f000 80a7 	beq.w	8004db4 <_vfiprintf_r+0x1ec>
 8004c66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c68:	445a      	add	r2, fp
 8004c6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c6c:	f89a 3000 	ldrb.w	r3, [sl]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 809f 	beq.w	8004db4 <_vfiprintf_r+0x1ec>
 8004c76:	2300      	movs	r3, #0
 8004c78:	f04f 32ff 	mov.w	r2, #4294967295
 8004c7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c80:	f10a 0a01 	add.w	sl, sl, #1
 8004c84:	9304      	str	r3, [sp, #16]
 8004c86:	9307      	str	r3, [sp, #28]
 8004c88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c8e:	4654      	mov	r4, sl
 8004c90:	2205      	movs	r2, #5
 8004c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c96:	4853      	ldr	r0, [pc, #332]	@ (8004de4 <_vfiprintf_r+0x21c>)
 8004c98:	f7fb faaa 	bl	80001f0 <memchr>
 8004c9c:	9a04      	ldr	r2, [sp, #16]
 8004c9e:	b9d8      	cbnz	r0, 8004cd8 <_vfiprintf_r+0x110>
 8004ca0:	06d1      	lsls	r1, r2, #27
 8004ca2:	bf44      	itt	mi
 8004ca4:	2320      	movmi	r3, #32
 8004ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004caa:	0713      	lsls	r3, r2, #28
 8004cac:	bf44      	itt	mi
 8004cae:	232b      	movmi	r3, #43	@ 0x2b
 8004cb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8004cb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cba:	d015      	beq.n	8004ce8 <_vfiprintf_r+0x120>
 8004cbc:	9a07      	ldr	r2, [sp, #28]
 8004cbe:	4654      	mov	r4, sl
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	f04f 0c0a 	mov.w	ip, #10
 8004cc6:	4621      	mov	r1, r4
 8004cc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ccc:	3b30      	subs	r3, #48	@ 0x30
 8004cce:	2b09      	cmp	r3, #9
 8004cd0:	d94b      	bls.n	8004d6a <_vfiprintf_r+0x1a2>
 8004cd2:	b1b0      	cbz	r0, 8004d02 <_vfiprintf_r+0x13a>
 8004cd4:	9207      	str	r2, [sp, #28]
 8004cd6:	e014      	b.n	8004d02 <_vfiprintf_r+0x13a>
 8004cd8:	eba0 0308 	sub.w	r3, r0, r8
 8004cdc:	fa09 f303 	lsl.w	r3, r9, r3
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	46a2      	mov	sl, r4
 8004ce6:	e7d2      	b.n	8004c8e <_vfiprintf_r+0xc6>
 8004ce8:	9b03      	ldr	r3, [sp, #12]
 8004cea:	1d19      	adds	r1, r3, #4
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	9103      	str	r1, [sp, #12]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	bfbb      	ittet	lt
 8004cf4:	425b      	neglt	r3, r3
 8004cf6:	f042 0202 	orrlt.w	r2, r2, #2
 8004cfa:	9307      	strge	r3, [sp, #28]
 8004cfc:	9307      	strlt	r3, [sp, #28]
 8004cfe:	bfb8      	it	lt
 8004d00:	9204      	strlt	r2, [sp, #16]
 8004d02:	7823      	ldrb	r3, [r4, #0]
 8004d04:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d06:	d10a      	bne.n	8004d1e <_vfiprintf_r+0x156>
 8004d08:	7863      	ldrb	r3, [r4, #1]
 8004d0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d0c:	d132      	bne.n	8004d74 <_vfiprintf_r+0x1ac>
 8004d0e:	9b03      	ldr	r3, [sp, #12]
 8004d10:	1d1a      	adds	r2, r3, #4
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	9203      	str	r2, [sp, #12]
 8004d16:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d1a:	3402      	adds	r4, #2
 8004d1c:	9305      	str	r3, [sp, #20]
 8004d1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004df4 <_vfiprintf_r+0x22c>
 8004d22:	7821      	ldrb	r1, [r4, #0]
 8004d24:	2203      	movs	r2, #3
 8004d26:	4650      	mov	r0, sl
 8004d28:	f7fb fa62 	bl	80001f0 <memchr>
 8004d2c:	b138      	cbz	r0, 8004d3e <_vfiprintf_r+0x176>
 8004d2e:	9b04      	ldr	r3, [sp, #16]
 8004d30:	eba0 000a 	sub.w	r0, r0, sl
 8004d34:	2240      	movs	r2, #64	@ 0x40
 8004d36:	4082      	lsls	r2, r0
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	3401      	adds	r4, #1
 8004d3c:	9304      	str	r3, [sp, #16]
 8004d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d42:	4829      	ldr	r0, [pc, #164]	@ (8004de8 <_vfiprintf_r+0x220>)
 8004d44:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d48:	2206      	movs	r2, #6
 8004d4a:	f7fb fa51 	bl	80001f0 <memchr>
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d03f      	beq.n	8004dd2 <_vfiprintf_r+0x20a>
 8004d52:	4b26      	ldr	r3, [pc, #152]	@ (8004dec <_vfiprintf_r+0x224>)
 8004d54:	bb1b      	cbnz	r3, 8004d9e <_vfiprintf_r+0x1d6>
 8004d56:	9b03      	ldr	r3, [sp, #12]
 8004d58:	3307      	adds	r3, #7
 8004d5a:	f023 0307 	bic.w	r3, r3, #7
 8004d5e:	3308      	adds	r3, #8
 8004d60:	9303      	str	r3, [sp, #12]
 8004d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d64:	443b      	add	r3, r7
 8004d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d68:	e76a      	b.n	8004c40 <_vfiprintf_r+0x78>
 8004d6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d6e:	460c      	mov	r4, r1
 8004d70:	2001      	movs	r0, #1
 8004d72:	e7a8      	b.n	8004cc6 <_vfiprintf_r+0xfe>
 8004d74:	2300      	movs	r3, #0
 8004d76:	3401      	adds	r4, #1
 8004d78:	9305      	str	r3, [sp, #20]
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	f04f 0c0a 	mov.w	ip, #10
 8004d80:	4620      	mov	r0, r4
 8004d82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d86:	3a30      	subs	r2, #48	@ 0x30
 8004d88:	2a09      	cmp	r2, #9
 8004d8a:	d903      	bls.n	8004d94 <_vfiprintf_r+0x1cc>
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d0c6      	beq.n	8004d1e <_vfiprintf_r+0x156>
 8004d90:	9105      	str	r1, [sp, #20]
 8004d92:	e7c4      	b.n	8004d1e <_vfiprintf_r+0x156>
 8004d94:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d98:	4604      	mov	r4, r0
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e7f0      	b.n	8004d80 <_vfiprintf_r+0x1b8>
 8004d9e:	ab03      	add	r3, sp, #12
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	462a      	mov	r2, r5
 8004da4:	4b12      	ldr	r3, [pc, #72]	@ (8004df0 <_vfiprintf_r+0x228>)
 8004da6:	a904      	add	r1, sp, #16
 8004da8:	4630      	mov	r0, r6
 8004daa:	f7fd fec3 	bl	8002b34 <_printf_float>
 8004dae:	4607      	mov	r7, r0
 8004db0:	1c78      	adds	r0, r7, #1
 8004db2:	d1d6      	bne.n	8004d62 <_vfiprintf_r+0x19a>
 8004db4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004db6:	07d9      	lsls	r1, r3, #31
 8004db8:	d405      	bmi.n	8004dc6 <_vfiprintf_r+0x1fe>
 8004dba:	89ab      	ldrh	r3, [r5, #12]
 8004dbc:	059a      	lsls	r2, r3, #22
 8004dbe:	d402      	bmi.n	8004dc6 <_vfiprintf_r+0x1fe>
 8004dc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004dc2:	f7fe fc05 	bl	80035d0 <__retarget_lock_release_recursive>
 8004dc6:	89ab      	ldrh	r3, [r5, #12]
 8004dc8:	065b      	lsls	r3, r3, #25
 8004dca:	f53f af1f 	bmi.w	8004c0c <_vfiprintf_r+0x44>
 8004dce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004dd0:	e71e      	b.n	8004c10 <_vfiprintf_r+0x48>
 8004dd2:	ab03      	add	r3, sp, #12
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	462a      	mov	r2, r5
 8004dd8:	4b05      	ldr	r3, [pc, #20]	@ (8004df0 <_vfiprintf_r+0x228>)
 8004dda:	a904      	add	r1, sp, #16
 8004ddc:	4630      	mov	r0, r6
 8004dde:	f7fe f941 	bl	8003064 <_printf_i>
 8004de2:	e7e4      	b.n	8004dae <_vfiprintf_r+0x1e6>
 8004de4:	08005580 	.word	0x08005580
 8004de8:	0800558a 	.word	0x0800558a
 8004dec:	08002b35 	.word	0x08002b35
 8004df0:	08004ba3 	.word	0x08004ba3
 8004df4:	08005586 	.word	0x08005586

08004df8 <__sflush_r>:
 8004df8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e00:	0716      	lsls	r6, r2, #28
 8004e02:	4605      	mov	r5, r0
 8004e04:	460c      	mov	r4, r1
 8004e06:	d454      	bmi.n	8004eb2 <__sflush_r+0xba>
 8004e08:	684b      	ldr	r3, [r1, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	dc02      	bgt.n	8004e14 <__sflush_r+0x1c>
 8004e0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	dd48      	ble.n	8004ea6 <__sflush_r+0xae>
 8004e14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e16:	2e00      	cmp	r6, #0
 8004e18:	d045      	beq.n	8004ea6 <__sflush_r+0xae>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004e20:	682f      	ldr	r7, [r5, #0]
 8004e22:	6a21      	ldr	r1, [r4, #32]
 8004e24:	602b      	str	r3, [r5, #0]
 8004e26:	d030      	beq.n	8004e8a <__sflush_r+0x92>
 8004e28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e2a:	89a3      	ldrh	r3, [r4, #12]
 8004e2c:	0759      	lsls	r1, r3, #29
 8004e2e:	d505      	bpl.n	8004e3c <__sflush_r+0x44>
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	1ad2      	subs	r2, r2, r3
 8004e34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004e36:	b10b      	cbz	r3, 8004e3c <__sflush_r+0x44>
 8004e38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e3a:	1ad2      	subs	r2, r2, r3
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e40:	6a21      	ldr	r1, [r4, #32]
 8004e42:	4628      	mov	r0, r5
 8004e44:	47b0      	blx	r6
 8004e46:	1c43      	adds	r3, r0, #1
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	d106      	bne.n	8004e5a <__sflush_r+0x62>
 8004e4c:	6829      	ldr	r1, [r5, #0]
 8004e4e:	291d      	cmp	r1, #29
 8004e50:	d82b      	bhi.n	8004eaa <__sflush_r+0xb2>
 8004e52:	4a2a      	ldr	r2, [pc, #168]	@ (8004efc <__sflush_r+0x104>)
 8004e54:	410a      	asrs	r2, r1
 8004e56:	07d6      	lsls	r6, r2, #31
 8004e58:	d427      	bmi.n	8004eaa <__sflush_r+0xb2>
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	6062      	str	r2, [r4, #4]
 8004e5e:	04d9      	lsls	r1, r3, #19
 8004e60:	6922      	ldr	r2, [r4, #16]
 8004e62:	6022      	str	r2, [r4, #0]
 8004e64:	d504      	bpl.n	8004e70 <__sflush_r+0x78>
 8004e66:	1c42      	adds	r2, r0, #1
 8004e68:	d101      	bne.n	8004e6e <__sflush_r+0x76>
 8004e6a:	682b      	ldr	r3, [r5, #0]
 8004e6c:	b903      	cbnz	r3, 8004e70 <__sflush_r+0x78>
 8004e6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004e70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004e72:	602f      	str	r7, [r5, #0]
 8004e74:	b1b9      	cbz	r1, 8004ea6 <__sflush_r+0xae>
 8004e76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004e7a:	4299      	cmp	r1, r3
 8004e7c:	d002      	beq.n	8004e84 <__sflush_r+0x8c>
 8004e7e:	4628      	mov	r0, r5
 8004e80:	f7ff f9f6 	bl	8004270 <_free_r>
 8004e84:	2300      	movs	r3, #0
 8004e86:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e88:	e00d      	b.n	8004ea6 <__sflush_r+0xae>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	47b0      	blx	r6
 8004e90:	4602      	mov	r2, r0
 8004e92:	1c50      	adds	r0, r2, #1
 8004e94:	d1c9      	bne.n	8004e2a <__sflush_r+0x32>
 8004e96:	682b      	ldr	r3, [r5, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d0c6      	beq.n	8004e2a <__sflush_r+0x32>
 8004e9c:	2b1d      	cmp	r3, #29
 8004e9e:	d001      	beq.n	8004ea4 <__sflush_r+0xac>
 8004ea0:	2b16      	cmp	r3, #22
 8004ea2:	d11e      	bne.n	8004ee2 <__sflush_r+0xea>
 8004ea4:	602f      	str	r7, [r5, #0]
 8004ea6:	2000      	movs	r0, #0
 8004ea8:	e022      	b.n	8004ef0 <__sflush_r+0xf8>
 8004eaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eae:	b21b      	sxth	r3, r3
 8004eb0:	e01b      	b.n	8004eea <__sflush_r+0xf2>
 8004eb2:	690f      	ldr	r7, [r1, #16]
 8004eb4:	2f00      	cmp	r7, #0
 8004eb6:	d0f6      	beq.n	8004ea6 <__sflush_r+0xae>
 8004eb8:	0793      	lsls	r3, r2, #30
 8004eba:	680e      	ldr	r6, [r1, #0]
 8004ebc:	bf08      	it	eq
 8004ebe:	694b      	ldreq	r3, [r1, #20]
 8004ec0:	600f      	str	r7, [r1, #0]
 8004ec2:	bf18      	it	ne
 8004ec4:	2300      	movne	r3, #0
 8004ec6:	eba6 0807 	sub.w	r8, r6, r7
 8004eca:	608b      	str	r3, [r1, #8]
 8004ecc:	f1b8 0f00 	cmp.w	r8, #0
 8004ed0:	dde9      	ble.n	8004ea6 <__sflush_r+0xae>
 8004ed2:	6a21      	ldr	r1, [r4, #32]
 8004ed4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004ed6:	4643      	mov	r3, r8
 8004ed8:	463a      	mov	r2, r7
 8004eda:	4628      	mov	r0, r5
 8004edc:	47b0      	blx	r6
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	dc08      	bgt.n	8004ef4 <__sflush_r+0xfc>
 8004ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eea:	81a3      	strh	r3, [r4, #12]
 8004eec:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ef4:	4407      	add	r7, r0
 8004ef6:	eba8 0800 	sub.w	r8, r8, r0
 8004efa:	e7e7      	b.n	8004ecc <__sflush_r+0xd4>
 8004efc:	dfbffffe 	.word	0xdfbffffe

08004f00 <_fflush_r>:
 8004f00:	b538      	push	{r3, r4, r5, lr}
 8004f02:	690b      	ldr	r3, [r1, #16]
 8004f04:	4605      	mov	r5, r0
 8004f06:	460c      	mov	r4, r1
 8004f08:	b913      	cbnz	r3, 8004f10 <_fflush_r+0x10>
 8004f0a:	2500      	movs	r5, #0
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	bd38      	pop	{r3, r4, r5, pc}
 8004f10:	b118      	cbz	r0, 8004f1a <_fflush_r+0x1a>
 8004f12:	6a03      	ldr	r3, [r0, #32]
 8004f14:	b90b      	cbnz	r3, 8004f1a <_fflush_r+0x1a>
 8004f16:	f7fe fa51 	bl	80033bc <__sinit>
 8004f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0f3      	beq.n	8004f0a <_fflush_r+0xa>
 8004f22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004f24:	07d0      	lsls	r0, r2, #31
 8004f26:	d404      	bmi.n	8004f32 <_fflush_r+0x32>
 8004f28:	0599      	lsls	r1, r3, #22
 8004f2a:	d402      	bmi.n	8004f32 <_fflush_r+0x32>
 8004f2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f2e:	f7fe fb4e 	bl	80035ce <__retarget_lock_acquire_recursive>
 8004f32:	4628      	mov	r0, r5
 8004f34:	4621      	mov	r1, r4
 8004f36:	f7ff ff5f 	bl	8004df8 <__sflush_r>
 8004f3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f3c:	07da      	lsls	r2, r3, #31
 8004f3e:	4605      	mov	r5, r0
 8004f40:	d4e4      	bmi.n	8004f0c <_fflush_r+0xc>
 8004f42:	89a3      	ldrh	r3, [r4, #12]
 8004f44:	059b      	lsls	r3, r3, #22
 8004f46:	d4e1      	bmi.n	8004f0c <_fflush_r+0xc>
 8004f48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f4a:	f7fe fb41 	bl	80035d0 <__retarget_lock_release_recursive>
 8004f4e:	e7dd      	b.n	8004f0c <_fflush_r+0xc>

08004f50 <__swbuf_r>:
 8004f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f52:	460e      	mov	r6, r1
 8004f54:	4614      	mov	r4, r2
 8004f56:	4605      	mov	r5, r0
 8004f58:	b118      	cbz	r0, 8004f62 <__swbuf_r+0x12>
 8004f5a:	6a03      	ldr	r3, [r0, #32]
 8004f5c:	b90b      	cbnz	r3, 8004f62 <__swbuf_r+0x12>
 8004f5e:	f7fe fa2d 	bl	80033bc <__sinit>
 8004f62:	69a3      	ldr	r3, [r4, #24]
 8004f64:	60a3      	str	r3, [r4, #8]
 8004f66:	89a3      	ldrh	r3, [r4, #12]
 8004f68:	071a      	lsls	r2, r3, #28
 8004f6a:	d501      	bpl.n	8004f70 <__swbuf_r+0x20>
 8004f6c:	6923      	ldr	r3, [r4, #16]
 8004f6e:	b943      	cbnz	r3, 8004f82 <__swbuf_r+0x32>
 8004f70:	4621      	mov	r1, r4
 8004f72:	4628      	mov	r0, r5
 8004f74:	f000 f82a 	bl	8004fcc <__swsetup_r>
 8004f78:	b118      	cbz	r0, 8004f82 <__swbuf_r+0x32>
 8004f7a:	f04f 37ff 	mov.w	r7, #4294967295
 8004f7e:	4638      	mov	r0, r7
 8004f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	6922      	ldr	r2, [r4, #16]
 8004f86:	1a98      	subs	r0, r3, r2
 8004f88:	6963      	ldr	r3, [r4, #20]
 8004f8a:	b2f6      	uxtb	r6, r6
 8004f8c:	4283      	cmp	r3, r0
 8004f8e:	4637      	mov	r7, r6
 8004f90:	dc05      	bgt.n	8004f9e <__swbuf_r+0x4e>
 8004f92:	4621      	mov	r1, r4
 8004f94:	4628      	mov	r0, r5
 8004f96:	f7ff ffb3 	bl	8004f00 <_fflush_r>
 8004f9a:	2800      	cmp	r0, #0
 8004f9c:	d1ed      	bne.n	8004f7a <__swbuf_r+0x2a>
 8004f9e:	68a3      	ldr	r3, [r4, #8]
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	60a3      	str	r3, [r4, #8]
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	6022      	str	r2, [r4, #0]
 8004faa:	701e      	strb	r6, [r3, #0]
 8004fac:	6962      	ldr	r2, [r4, #20]
 8004fae:	1c43      	adds	r3, r0, #1
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d004      	beq.n	8004fbe <__swbuf_r+0x6e>
 8004fb4:	89a3      	ldrh	r3, [r4, #12]
 8004fb6:	07db      	lsls	r3, r3, #31
 8004fb8:	d5e1      	bpl.n	8004f7e <__swbuf_r+0x2e>
 8004fba:	2e0a      	cmp	r6, #10
 8004fbc:	d1df      	bne.n	8004f7e <__swbuf_r+0x2e>
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	f7ff ff9d 	bl	8004f00 <_fflush_r>
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	d0d9      	beq.n	8004f7e <__swbuf_r+0x2e>
 8004fca:	e7d6      	b.n	8004f7a <__swbuf_r+0x2a>

08004fcc <__swsetup_r>:
 8004fcc:	b538      	push	{r3, r4, r5, lr}
 8004fce:	4b29      	ldr	r3, [pc, #164]	@ (8005074 <__swsetup_r+0xa8>)
 8004fd0:	4605      	mov	r5, r0
 8004fd2:	6818      	ldr	r0, [r3, #0]
 8004fd4:	460c      	mov	r4, r1
 8004fd6:	b118      	cbz	r0, 8004fe0 <__swsetup_r+0x14>
 8004fd8:	6a03      	ldr	r3, [r0, #32]
 8004fda:	b90b      	cbnz	r3, 8004fe0 <__swsetup_r+0x14>
 8004fdc:	f7fe f9ee 	bl	80033bc <__sinit>
 8004fe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fe4:	0719      	lsls	r1, r3, #28
 8004fe6:	d422      	bmi.n	800502e <__swsetup_r+0x62>
 8004fe8:	06da      	lsls	r2, r3, #27
 8004fea:	d407      	bmi.n	8004ffc <__swsetup_r+0x30>
 8004fec:	2209      	movs	r2, #9
 8004fee:	602a      	str	r2, [r5, #0]
 8004ff0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ff4:	81a3      	strh	r3, [r4, #12]
 8004ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8004ffa:	e033      	b.n	8005064 <__swsetup_r+0x98>
 8004ffc:	0758      	lsls	r0, r3, #29
 8004ffe:	d512      	bpl.n	8005026 <__swsetup_r+0x5a>
 8005000:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005002:	b141      	cbz	r1, 8005016 <__swsetup_r+0x4a>
 8005004:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005008:	4299      	cmp	r1, r3
 800500a:	d002      	beq.n	8005012 <__swsetup_r+0x46>
 800500c:	4628      	mov	r0, r5
 800500e:	f7ff f92f 	bl	8004270 <_free_r>
 8005012:	2300      	movs	r3, #0
 8005014:	6363      	str	r3, [r4, #52]	@ 0x34
 8005016:	89a3      	ldrh	r3, [r4, #12]
 8005018:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800501c:	81a3      	strh	r3, [r4, #12]
 800501e:	2300      	movs	r3, #0
 8005020:	6063      	str	r3, [r4, #4]
 8005022:	6923      	ldr	r3, [r4, #16]
 8005024:	6023      	str	r3, [r4, #0]
 8005026:	89a3      	ldrh	r3, [r4, #12]
 8005028:	f043 0308 	orr.w	r3, r3, #8
 800502c:	81a3      	strh	r3, [r4, #12]
 800502e:	6923      	ldr	r3, [r4, #16]
 8005030:	b94b      	cbnz	r3, 8005046 <__swsetup_r+0x7a>
 8005032:	89a3      	ldrh	r3, [r4, #12]
 8005034:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005038:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800503c:	d003      	beq.n	8005046 <__swsetup_r+0x7a>
 800503e:	4621      	mov	r1, r4
 8005040:	4628      	mov	r0, r5
 8005042:	f000 f8c1 	bl	80051c8 <__smakebuf_r>
 8005046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800504a:	f013 0201 	ands.w	r2, r3, #1
 800504e:	d00a      	beq.n	8005066 <__swsetup_r+0x9a>
 8005050:	2200      	movs	r2, #0
 8005052:	60a2      	str	r2, [r4, #8]
 8005054:	6962      	ldr	r2, [r4, #20]
 8005056:	4252      	negs	r2, r2
 8005058:	61a2      	str	r2, [r4, #24]
 800505a:	6922      	ldr	r2, [r4, #16]
 800505c:	b942      	cbnz	r2, 8005070 <__swsetup_r+0xa4>
 800505e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005062:	d1c5      	bne.n	8004ff0 <__swsetup_r+0x24>
 8005064:	bd38      	pop	{r3, r4, r5, pc}
 8005066:	0799      	lsls	r1, r3, #30
 8005068:	bf58      	it	pl
 800506a:	6962      	ldrpl	r2, [r4, #20]
 800506c:	60a2      	str	r2, [r4, #8]
 800506e:	e7f4      	b.n	800505a <__swsetup_r+0x8e>
 8005070:	2000      	movs	r0, #0
 8005072:	e7f7      	b.n	8005064 <__swsetup_r+0x98>
 8005074:	20000018 	.word	0x20000018

08005078 <_sbrk_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4d06      	ldr	r5, [pc, #24]	@ (8005094 <_sbrk_r+0x1c>)
 800507c:	2300      	movs	r3, #0
 800507e:	4604      	mov	r4, r0
 8005080:	4608      	mov	r0, r1
 8005082:	602b      	str	r3, [r5, #0]
 8005084:	f7fc f9ec 	bl	8001460 <_sbrk>
 8005088:	1c43      	adds	r3, r0, #1
 800508a:	d102      	bne.n	8005092 <_sbrk_r+0x1a>
 800508c:	682b      	ldr	r3, [r5, #0]
 800508e:	b103      	cbz	r3, 8005092 <_sbrk_r+0x1a>
 8005090:	6023      	str	r3, [r4, #0]
 8005092:	bd38      	pop	{r3, r4, r5, pc}
 8005094:	20000380 	.word	0x20000380

08005098 <memcpy>:
 8005098:	440a      	add	r2, r1
 800509a:	4291      	cmp	r1, r2
 800509c:	f100 33ff 	add.w	r3, r0, #4294967295
 80050a0:	d100      	bne.n	80050a4 <memcpy+0xc>
 80050a2:	4770      	bx	lr
 80050a4:	b510      	push	{r4, lr}
 80050a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050ae:	4291      	cmp	r1, r2
 80050b0:	d1f9      	bne.n	80050a6 <memcpy+0xe>
 80050b2:	bd10      	pop	{r4, pc}

080050b4 <__assert_func>:
 80050b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80050b6:	4614      	mov	r4, r2
 80050b8:	461a      	mov	r2, r3
 80050ba:	4b09      	ldr	r3, [pc, #36]	@ (80050e0 <__assert_func+0x2c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4605      	mov	r5, r0
 80050c0:	68d8      	ldr	r0, [r3, #12]
 80050c2:	b954      	cbnz	r4, 80050da <__assert_func+0x26>
 80050c4:	4b07      	ldr	r3, [pc, #28]	@ (80050e4 <__assert_func+0x30>)
 80050c6:	461c      	mov	r4, r3
 80050c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80050cc:	9100      	str	r1, [sp, #0]
 80050ce:	462b      	mov	r3, r5
 80050d0:	4905      	ldr	r1, [pc, #20]	@ (80050e8 <__assert_func+0x34>)
 80050d2:	f000 f841 	bl	8005158 <fiprintf>
 80050d6:	f000 f8d5 	bl	8005284 <abort>
 80050da:	4b04      	ldr	r3, [pc, #16]	@ (80050ec <__assert_func+0x38>)
 80050dc:	e7f4      	b.n	80050c8 <__assert_func+0x14>
 80050de:	bf00      	nop
 80050e0:	20000018 	.word	0x20000018
 80050e4:	080055d6 	.word	0x080055d6
 80050e8:	080055a8 	.word	0x080055a8
 80050ec:	0800559b 	.word	0x0800559b

080050f0 <_calloc_r>:
 80050f0:	b570      	push	{r4, r5, r6, lr}
 80050f2:	fba1 5402 	umull	r5, r4, r1, r2
 80050f6:	b93c      	cbnz	r4, 8005108 <_calloc_r+0x18>
 80050f8:	4629      	mov	r1, r5
 80050fa:	f7ff f92d 	bl	8004358 <_malloc_r>
 80050fe:	4606      	mov	r6, r0
 8005100:	b928      	cbnz	r0, 800510e <_calloc_r+0x1e>
 8005102:	2600      	movs	r6, #0
 8005104:	4630      	mov	r0, r6
 8005106:	bd70      	pop	{r4, r5, r6, pc}
 8005108:	220c      	movs	r2, #12
 800510a:	6002      	str	r2, [r0, #0]
 800510c:	e7f9      	b.n	8005102 <_calloc_r+0x12>
 800510e:	462a      	mov	r2, r5
 8005110:	4621      	mov	r1, r4
 8005112:	f7fe f9de 	bl	80034d2 <memset>
 8005116:	e7f5      	b.n	8005104 <_calloc_r+0x14>

08005118 <__ascii_mbtowc>:
 8005118:	b082      	sub	sp, #8
 800511a:	b901      	cbnz	r1, 800511e <__ascii_mbtowc+0x6>
 800511c:	a901      	add	r1, sp, #4
 800511e:	b142      	cbz	r2, 8005132 <__ascii_mbtowc+0x1a>
 8005120:	b14b      	cbz	r3, 8005136 <__ascii_mbtowc+0x1e>
 8005122:	7813      	ldrb	r3, [r2, #0]
 8005124:	600b      	str	r3, [r1, #0]
 8005126:	7812      	ldrb	r2, [r2, #0]
 8005128:	1e10      	subs	r0, r2, #0
 800512a:	bf18      	it	ne
 800512c:	2001      	movne	r0, #1
 800512e:	b002      	add	sp, #8
 8005130:	4770      	bx	lr
 8005132:	4610      	mov	r0, r2
 8005134:	e7fb      	b.n	800512e <__ascii_mbtowc+0x16>
 8005136:	f06f 0001 	mvn.w	r0, #1
 800513a:	e7f8      	b.n	800512e <__ascii_mbtowc+0x16>

0800513c <__ascii_wctomb>:
 800513c:	4603      	mov	r3, r0
 800513e:	4608      	mov	r0, r1
 8005140:	b141      	cbz	r1, 8005154 <__ascii_wctomb+0x18>
 8005142:	2aff      	cmp	r2, #255	@ 0xff
 8005144:	d904      	bls.n	8005150 <__ascii_wctomb+0x14>
 8005146:	228a      	movs	r2, #138	@ 0x8a
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	f04f 30ff 	mov.w	r0, #4294967295
 800514e:	4770      	bx	lr
 8005150:	700a      	strb	r2, [r1, #0]
 8005152:	2001      	movs	r0, #1
 8005154:	4770      	bx	lr
	...

08005158 <fiprintf>:
 8005158:	b40e      	push	{r1, r2, r3}
 800515a:	b503      	push	{r0, r1, lr}
 800515c:	4601      	mov	r1, r0
 800515e:	ab03      	add	r3, sp, #12
 8005160:	4805      	ldr	r0, [pc, #20]	@ (8005178 <fiprintf+0x20>)
 8005162:	f853 2b04 	ldr.w	r2, [r3], #4
 8005166:	6800      	ldr	r0, [r0, #0]
 8005168:	9301      	str	r3, [sp, #4]
 800516a:	f7ff fd2d 	bl	8004bc8 <_vfiprintf_r>
 800516e:	b002      	add	sp, #8
 8005170:	f85d eb04 	ldr.w	lr, [sp], #4
 8005174:	b003      	add	sp, #12
 8005176:	4770      	bx	lr
 8005178:	20000018 	.word	0x20000018

0800517c <__swhatbuf_r>:
 800517c:	b570      	push	{r4, r5, r6, lr}
 800517e:	460c      	mov	r4, r1
 8005180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005184:	2900      	cmp	r1, #0
 8005186:	b096      	sub	sp, #88	@ 0x58
 8005188:	4615      	mov	r5, r2
 800518a:	461e      	mov	r6, r3
 800518c:	da0d      	bge.n	80051aa <__swhatbuf_r+0x2e>
 800518e:	89a3      	ldrh	r3, [r4, #12]
 8005190:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005194:	f04f 0100 	mov.w	r1, #0
 8005198:	bf14      	ite	ne
 800519a:	2340      	movne	r3, #64	@ 0x40
 800519c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80051a0:	2000      	movs	r0, #0
 80051a2:	6031      	str	r1, [r6, #0]
 80051a4:	602b      	str	r3, [r5, #0]
 80051a6:	b016      	add	sp, #88	@ 0x58
 80051a8:	bd70      	pop	{r4, r5, r6, pc}
 80051aa:	466a      	mov	r2, sp
 80051ac:	f000 f848 	bl	8005240 <_fstat_r>
 80051b0:	2800      	cmp	r0, #0
 80051b2:	dbec      	blt.n	800518e <__swhatbuf_r+0x12>
 80051b4:	9901      	ldr	r1, [sp, #4]
 80051b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80051ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80051be:	4259      	negs	r1, r3
 80051c0:	4159      	adcs	r1, r3
 80051c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051c6:	e7eb      	b.n	80051a0 <__swhatbuf_r+0x24>

080051c8 <__smakebuf_r>:
 80051c8:	898b      	ldrh	r3, [r1, #12]
 80051ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051cc:	079d      	lsls	r5, r3, #30
 80051ce:	4606      	mov	r6, r0
 80051d0:	460c      	mov	r4, r1
 80051d2:	d507      	bpl.n	80051e4 <__smakebuf_r+0x1c>
 80051d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	6123      	str	r3, [r4, #16]
 80051dc:	2301      	movs	r3, #1
 80051de:	6163      	str	r3, [r4, #20]
 80051e0:	b003      	add	sp, #12
 80051e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051e4:	ab01      	add	r3, sp, #4
 80051e6:	466a      	mov	r2, sp
 80051e8:	f7ff ffc8 	bl	800517c <__swhatbuf_r>
 80051ec:	9f00      	ldr	r7, [sp, #0]
 80051ee:	4605      	mov	r5, r0
 80051f0:	4639      	mov	r1, r7
 80051f2:	4630      	mov	r0, r6
 80051f4:	f7ff f8b0 	bl	8004358 <_malloc_r>
 80051f8:	b948      	cbnz	r0, 800520e <__smakebuf_r+0x46>
 80051fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051fe:	059a      	lsls	r2, r3, #22
 8005200:	d4ee      	bmi.n	80051e0 <__smakebuf_r+0x18>
 8005202:	f023 0303 	bic.w	r3, r3, #3
 8005206:	f043 0302 	orr.w	r3, r3, #2
 800520a:	81a3      	strh	r3, [r4, #12]
 800520c:	e7e2      	b.n	80051d4 <__smakebuf_r+0xc>
 800520e:	89a3      	ldrh	r3, [r4, #12]
 8005210:	6020      	str	r0, [r4, #0]
 8005212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005216:	81a3      	strh	r3, [r4, #12]
 8005218:	9b01      	ldr	r3, [sp, #4]
 800521a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800521e:	b15b      	cbz	r3, 8005238 <__smakebuf_r+0x70>
 8005220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005224:	4630      	mov	r0, r6
 8005226:	f000 f81d 	bl	8005264 <_isatty_r>
 800522a:	b128      	cbz	r0, 8005238 <__smakebuf_r+0x70>
 800522c:	89a3      	ldrh	r3, [r4, #12]
 800522e:	f023 0303 	bic.w	r3, r3, #3
 8005232:	f043 0301 	orr.w	r3, r3, #1
 8005236:	81a3      	strh	r3, [r4, #12]
 8005238:	89a3      	ldrh	r3, [r4, #12]
 800523a:	431d      	orrs	r5, r3
 800523c:	81a5      	strh	r5, [r4, #12]
 800523e:	e7cf      	b.n	80051e0 <__smakebuf_r+0x18>

08005240 <_fstat_r>:
 8005240:	b538      	push	{r3, r4, r5, lr}
 8005242:	4d07      	ldr	r5, [pc, #28]	@ (8005260 <_fstat_r+0x20>)
 8005244:	2300      	movs	r3, #0
 8005246:	4604      	mov	r4, r0
 8005248:	4608      	mov	r0, r1
 800524a:	4611      	mov	r1, r2
 800524c:	602b      	str	r3, [r5, #0]
 800524e:	f7fc f8df 	bl	8001410 <_fstat>
 8005252:	1c43      	adds	r3, r0, #1
 8005254:	d102      	bne.n	800525c <_fstat_r+0x1c>
 8005256:	682b      	ldr	r3, [r5, #0]
 8005258:	b103      	cbz	r3, 800525c <_fstat_r+0x1c>
 800525a:	6023      	str	r3, [r4, #0]
 800525c:	bd38      	pop	{r3, r4, r5, pc}
 800525e:	bf00      	nop
 8005260:	20000380 	.word	0x20000380

08005264 <_isatty_r>:
 8005264:	b538      	push	{r3, r4, r5, lr}
 8005266:	4d06      	ldr	r5, [pc, #24]	@ (8005280 <_isatty_r+0x1c>)
 8005268:	2300      	movs	r3, #0
 800526a:	4604      	mov	r4, r0
 800526c:	4608      	mov	r0, r1
 800526e:	602b      	str	r3, [r5, #0]
 8005270:	f7fc f8de 	bl	8001430 <_isatty>
 8005274:	1c43      	adds	r3, r0, #1
 8005276:	d102      	bne.n	800527e <_isatty_r+0x1a>
 8005278:	682b      	ldr	r3, [r5, #0]
 800527a:	b103      	cbz	r3, 800527e <_isatty_r+0x1a>
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	bd38      	pop	{r3, r4, r5, pc}
 8005280:	20000380 	.word	0x20000380

08005284 <abort>:
 8005284:	b508      	push	{r3, lr}
 8005286:	2006      	movs	r0, #6
 8005288:	f000 f82c 	bl	80052e4 <raise>
 800528c:	2001      	movs	r0, #1
 800528e:	f7fc f86f 	bl	8001370 <_exit>

08005292 <_raise_r>:
 8005292:	291f      	cmp	r1, #31
 8005294:	b538      	push	{r3, r4, r5, lr}
 8005296:	4605      	mov	r5, r0
 8005298:	460c      	mov	r4, r1
 800529a:	d904      	bls.n	80052a6 <_raise_r+0x14>
 800529c:	2316      	movs	r3, #22
 800529e:	6003      	str	r3, [r0, #0]
 80052a0:	f04f 30ff 	mov.w	r0, #4294967295
 80052a4:	bd38      	pop	{r3, r4, r5, pc}
 80052a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80052a8:	b112      	cbz	r2, 80052b0 <_raise_r+0x1e>
 80052aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80052ae:	b94b      	cbnz	r3, 80052c4 <_raise_r+0x32>
 80052b0:	4628      	mov	r0, r5
 80052b2:	f000 f831 	bl	8005318 <_getpid_r>
 80052b6:	4622      	mov	r2, r4
 80052b8:	4601      	mov	r1, r0
 80052ba:	4628      	mov	r0, r5
 80052bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052c0:	f000 b818 	b.w	80052f4 <_kill_r>
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d00a      	beq.n	80052de <_raise_r+0x4c>
 80052c8:	1c59      	adds	r1, r3, #1
 80052ca:	d103      	bne.n	80052d4 <_raise_r+0x42>
 80052cc:	2316      	movs	r3, #22
 80052ce:	6003      	str	r3, [r0, #0]
 80052d0:	2001      	movs	r0, #1
 80052d2:	e7e7      	b.n	80052a4 <_raise_r+0x12>
 80052d4:	2100      	movs	r1, #0
 80052d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80052da:	4620      	mov	r0, r4
 80052dc:	4798      	blx	r3
 80052de:	2000      	movs	r0, #0
 80052e0:	e7e0      	b.n	80052a4 <_raise_r+0x12>
	...

080052e4 <raise>:
 80052e4:	4b02      	ldr	r3, [pc, #8]	@ (80052f0 <raise+0xc>)
 80052e6:	4601      	mov	r1, r0
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	f7ff bfd2 	b.w	8005292 <_raise_r>
 80052ee:	bf00      	nop
 80052f0:	20000018 	.word	0x20000018

080052f4 <_kill_r>:
 80052f4:	b538      	push	{r3, r4, r5, lr}
 80052f6:	4d07      	ldr	r5, [pc, #28]	@ (8005314 <_kill_r+0x20>)
 80052f8:	2300      	movs	r3, #0
 80052fa:	4604      	mov	r4, r0
 80052fc:	4608      	mov	r0, r1
 80052fe:	4611      	mov	r1, r2
 8005300:	602b      	str	r3, [r5, #0]
 8005302:	f7fc f825 	bl	8001350 <_kill>
 8005306:	1c43      	adds	r3, r0, #1
 8005308:	d102      	bne.n	8005310 <_kill_r+0x1c>
 800530a:	682b      	ldr	r3, [r5, #0]
 800530c:	b103      	cbz	r3, 8005310 <_kill_r+0x1c>
 800530e:	6023      	str	r3, [r4, #0]
 8005310:	bd38      	pop	{r3, r4, r5, pc}
 8005312:	bf00      	nop
 8005314:	20000380 	.word	0x20000380

08005318 <_getpid_r>:
 8005318:	f7fc b812 	b.w	8001340 <_getpid>

0800531c <_init>:
 800531c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531e:	bf00      	nop
 8005320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005322:	bc08      	pop	{r3}
 8005324:	469e      	mov	lr, r3
 8005326:	4770      	bx	lr

08005328 <_fini>:
 8005328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800532a:	bf00      	nop
 800532c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800532e:	bc08      	pop	{r3}
 8005330:	469e      	mov	lr, r3
 8005332:	4770      	bx	lr
