{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673200856995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673200856995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 02:00:56 2023 " "Processing started: Mon Jan 09 02:00:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673200856995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673200856995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Color -c Color " "Command: quartus_map --read_settings_files=on --write_settings_files=off Color -c Color" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673200856995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1673200857522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.v 2 2 " "Found 2 design units, including 2 entities, in source file color.v" { { "Info" "ISGN_ENTITY_NAME" "1 Color " "Found entity 1: Color" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200857641 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq1000HZ " "Found entity 2: divfreq1000HZ" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200857641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200857641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div Color.v(35) " "Verilog HDL Implicit Net warning at Color.v(35): created implicit net for \"CLK_div\"" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673200857642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Color " "Elaborating entity \"Color\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673200857931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color.v(48) " "Verilog HDL assignment warning at Color.v(48): truncated value with size 32 to match size of target (3)" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673200857972 "|Color"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Color.v(57) " "Verilog HDL Case Statement warning at Color.v(57): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 57 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1673200857972 "|Color"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq1000HZ divfreq1000HZ:F0 " "Elaborating entity \"divfreq1000HZ\" for hierarchy \"divfreq1000HZ:F0\"" {  } { { "Color.v" "F0" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673200857975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Color.v" "Mod0" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673200858572 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1673200858572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673200858664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673200858664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673200858664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673200858664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673200858664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673200858664 ""}  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673200858664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hno " "Found entity 1: lpm_divide_hno" {  } { { "db/lpm_divide_hno.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/lpm_divide_hno.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200858780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200858780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/abs_divider_ibg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200858821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200858821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200858922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200858922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200859088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200859088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200859229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200859229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nt9 " "Found entity 1: lpm_abs_nt9" {  } { { "db/lpm_abs_nt9.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/lpm_abs_nt9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200859273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200859273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/LAB305/Desktop/Demo/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673200859306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673200859306 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "3 " "Ignored 3 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1673200859736 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1673200859736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data_R\[7\] VCC " "Pin \"Data_R\[7\]\" is stuck at VCC" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673200859862 "|Color|Data_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_G\[7\] VCC " "Pin \"Data_G\[7\]\" is stuck at VCC" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673200859862 "|Color|Data_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_B\[7\] VCC " "Pin \"Data_B\[7\]\" is stuck at VCC" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673200859862 "|Color|Data_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E VCC " "Pin \"E\" is stuck at VCC" {  } { { "Color.v" "" { Text "C:/Users/LAB305/Desktop/Demo/Color.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673200859862 "|Color|E"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1673200859862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1673200860026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673200860477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673200860477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673200860570 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673200860570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673200860570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673200860570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673200860619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 02:01:00 2023 " "Processing ended: Mon Jan 09 02:01:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673200860619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673200860619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673200860619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673200860619 ""}
