--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf
System.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   26.221(R)|      SLOW  |   -4.616(R)|      FAST  |clk_25M           |   0.000|
            |   28.636(R)|      SLOW  |   -2.789(R)|      FAST  |clk_50M           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hSync       |         5.994(R)|      SLOW  |         3.940(R)|      FAST  |clk_25M           |   0.000|
latch       |         8.259(R)|      SLOW  |         4.251(R)|      FAST  |clk_50M           |   0.000|
leds<0>     |         5.764(R)|      SLOW  |         3.771(R)|      FAST  |clk_50M           |   0.000|
leds<1>     |         5.764(R)|      SLOW  |         3.771(R)|      FAST  |clk_50M           |   0.000|
leds<2>     |         5.579(R)|      SLOW  |         3.665(R)|      FAST  |clk_50M           |   0.000|
leds<3>     |         5.579(R)|      SLOW  |         3.665(R)|      FAST  |clk_50M           |   0.000|
leds<4>     |         5.964(R)|      SLOW  |         3.847(R)|      FAST  |clk_50M           |   0.000|
leds<5>     |         5.964(R)|      SLOW  |         3.847(R)|      FAST  |clk_50M           |   0.000|
leds<6>     |         5.575(R)|      SLOW  |         3.646(R)|      FAST  |clk_50M           |   0.000|
leds<7>     |         5.575(R)|      SLOW  |         3.646(R)|      FAST  |clk_50M           |   0.000|
pulse       |        15.010(R)|      SLOW  |         4.683(R)|      FAST  |clk_50M           |   0.000|
rgb<0>      |        29.581(R)|      SLOW  |         4.474(R)|      FAST  |clk_25M           |   0.000|
rgb<1>      |        29.457(R)|      SLOW  |         4.342(R)|      FAST  |clk_25M           |   0.000|
rgb<4>      |        28.652(R)|      SLOW  |         4.627(R)|      FAST  |clk_25M           |   0.000|
rgb<5>      |        28.443(R)|      SLOW  |         4.582(R)|      FAST  |clk_25M           |   0.000|
rgb<7>      |        28.438(R)|      SLOW  |         4.306(R)|      FAST  |clk_25M           |   0.000|
vSync       |         5.913(R)|      SLOW  |         3.856(R)|      FAST  |clk_25M           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.837|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 03 19:40:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 298 MB



