# Reading pref.tcl
# OpenFile C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/mux4_test.sv
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:42 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:39:42 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux4_test.sv
# OpenFile mux4_test.sv
vam mux4_test.sv
# invalid command name "vam"
vsim mux4_test.sv
# OpenFile mux4_test.sv
OpenFile mux4_test
# Error opening C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/mux4_test
# Path name 'C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/mux4_test' doesn't exist.

ls
# README.md                libcells     mux2.sv.bak   
# Untitled Diagram.drawio  libtest.sv   mux4.sv       
# alu1bit.sv               mux2.cr.mti  mux4.sv.bak   
# alu64bit.sv              mux2.jpg     mux4_test.sv  
# alu64bit_test.sv         mux2.mpf     transcript    
# fas.sv                   mux2.png     work          
# fas_test.sv              mux2.sv                    
vsim mux4_test
# vsim mux4_test 
# Start time: 18:41:10 on Dec 18,2021
# Loading sv_std.std
# Loading work.mux4_test
# Loading work.mux4
# Loading work.mux2
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 11
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 17
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 23
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 29
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 36
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 43
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 49
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 55
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 11
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 17
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 23
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 29
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 36
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 43
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 49
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 55
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 11
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 17
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 23
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 29
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 36
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 43
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 49
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 55
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Error loading design
# End time: 18:41:10 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
vsim mux4_test.sv
# OpenFile mux4_test.sv
OpenFile mux4_test.sv
vsim mux4_test.sv
# OpenFile mux4_test.sv
# Load canceled
# Load canceled
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
vlog mux4.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:32 on Dec 18,2021
# vlog -reportprogress 300 mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 18:42:33 on Dec 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog mux2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:40 on Dec 18,2021
# vlog -reportprogress 300 mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:42:40 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:47 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:42:47 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux4_test
# vsim mux4_test 
# Start time: 18:42:59 on Dec 18,2021
# Loading sv_std.std
# Loading work.mux4_test
# Loading work.mux4
# Loading work.mux2
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 11
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 17
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 23
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 29
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 36
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 43
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 49
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m0 File: mux2.sv Line: 55
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 11
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 17
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 23
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 29
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 36
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 43
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 49
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m1 File: mux2.sv Line: 55
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 11
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 17
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 23
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 29
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 36
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 43
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'NOT' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 49
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'OR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_test/mux4_tb/m2 File: mux2.sv Line: 55
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Error loading design
# End time: 18:42:59 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
vlog libcells/NOT.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:41 on Dec 18,2021
# vlog -reportprogress 300 libcells/NOT.sv 
# -- Compiling module NOT
# 
# Top level modules:
# 	NOT
# End time: 18:43:41 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog libcells/OR2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 18,2021
# vlog -reportprogress 300 libcells/OR2.sv 
# -- Compiling module OR2
# 
# Top level modules:
# 	OR2
# End time: 18:43:47 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux4_test
# vsim mux4_test 
# Start time: 18:43:50 on Dec 18,2021
# Loading sv_std.std
# Loading work.mux4_test
# Loading work.mux4
# Loading work.mux2
# Loading work.NOT
# Loading work.OR2
add wave -position insertpoint  \
sim:/mux4_test/d0 \
sim:/mux4_test/d1 \
sim:/mux4_test/d2 \
sim:/mux4_test/d3 \
sim:/mux4_test/z \
sim:/mux4_test/sel
run 100
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:12 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:54:13 on Dec 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim mux4_test
# End time: 18:54:21 on Dec 18,2021, Elapsed time: 0:10:31
# Errors: 0, Warnings: 0
# vsim mux4_test 
# Start time: 18:54:21 on Dec 18,2021
# Loading sv_std.std
# Loading work.mux4_test
# Loading work.mux4
# Loading work.mux2
# Loading work.NOT
# Loading work.OR2
run 100
add wave -position end  sim:/mux4_test/d0
add wave -position end  sim:/mux4_test/d1
add wave -position end  sim:/mux4_test/d2
add wave -position end  sim:/mux4_test/d3
add wave -position end  sim:/mux4_test/z
add wave -position end  sim:/mux4_test/sel
run 100
reload
# invalid command name "reload"
restart
run 100
run 300
vlog mux4_test
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:35 on Dec 18,2021
# vlog -reportprogress 300 mux4_test 
# ** Error: (vlog-7) Failed to open design unit file "mux4_test" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:57:35 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:37 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:57:37 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:43 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:57:43 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
run 200
restart
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:27 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:58:27 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:44 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:58:44 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:13 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 18:59:13 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:51 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 19:00:51 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:02:04 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 19:02:04 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
run 200
restart
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:57:24 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 19:57:24 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:58:44 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 19:58:44 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
run 200
restart
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:01:22 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 20:01:22 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:03:48 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 20:03:48 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:07:39 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 20:07:39 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
run 200
restart
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:08:42 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 20:08:42 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 200
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:12:33 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 20:12:33 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mux4_test
run 200
vlog mux2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:45 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 20:49:45 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux2_tb.sv
# OpenFile mux2_tb.sv
restart
# Loading work.mux4_test
exit
stop
vsim sop
# End time: 20:51:00 on Dec 18,2021, Elapsed time: 1:56:39
# Errors: 0, Warnings: 0
# vsim sop 
# Start time: 20:51:00 on Dec 18,2021
# ** Error: (vsim-3170) Could not find 'sop'.
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Error loading design
# End time: 20:51:00 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim mux2_tb
# vsim mux2_tb 
# Start time: 20:51:09 on Dec 18,2021
# ** Error: (vsim-3170) Could not find 'mux2_tb'.
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Error loading design
# End time: 20:51:09 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim mux2_tb
# vsim mux2_tb 
# Start time: 20:51:37 on Dec 18,2021
# ** Error: (vsim-3170) Could not find 'mux2_tb'.
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Error loading design
# End time: 20:51:37 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
ls
# README.md                libtest.sv   mux2_tb.sv.bak    
# Untitled Diagram.drawio  mux2.cr.mti  mux4.sv           
# alu1bit.sv               mux2.jpg     mux4.sv.bak       
# alu64bit.sv              mux2.mpf     mux4_test.sv      
# alu64bit_test.sv         mux2.png     mux4_test.sv.bak  
# fas.sv                   mux2.sv      transcript        
# fas_test.sv              mux2.sv.bak  vsim.wlf          
# libcells                 mux2_tb.sv   work              
vlog mux2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:53 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 20:52:53 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux2_tb
# vsim mux2_tb 
# Start time: 20:52:56 on Dec 18,2021
# Loading sv_std.std
# Loading work.mux2_tb
# Loading work.mux2
# Loading work.NOT
# Loading work.OR2
add wave -position end  sim:/mux2_tb/d0
add wave -position end  sim:/mux2_tb/d1
add wave -position end  sim:/mux2_tb/sel
add wave -position end  sim:/mux2_tb/z
run 200
vlog mux2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:28 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 21:00:28 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog mux2_tb.sv ; restart; run 200
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:00 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 21:01:00 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.mux2_tb
vlog mux2_tb.sv ; restart; run 200
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:59 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 21:01:59 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.mux2_tb
vlog mux2_tb.sv ; restart; run 200
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:35 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 21:10:35 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.mux2_tb
vlib mux2.sv
# ** Error: (vlib-35) Failed to create directory "mux2.sv".
# File exists. (errno = EEXIST)
vlib mux2.sv
# ** Error: (vlib-35) Failed to create directory "mux2.sv".
# File exists. (errno = EEXIST)
vlog mux2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:38 on Dec 18,2021
# vlog -reportprogress 300 mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 21:11:38 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog mux2_tb.sv ; restart; run 200
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:42 on Dec 18,2021
# vlog -reportprogress 300 mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 21:11:42 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.mux2_tb
# Loading work.mux2
vlog mux4_test.sv ; restart; run 200
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:47 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 21:14:47 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog mux4_test.sv ; restart; run 200
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:20:57 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 21:20:57 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux4_test.sv
# OpenFile mux4_test.sv
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:46 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 21:21:46 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mux4_test
# End time: 21:21:50 on Dec 18,2021, Elapsed time: 0:28:54
# Errors: 0, Warnings: 0
# vsim mux4_test 
# Start time: 21:21:50 on Dec 18,2021
# Loading sv_std.std
# Loading work.mux4_test
# Loading work.mux4
# Loading work.mux2
# Loading work.NOT
# Loading work.OR2
add wave -position end  sim:/mux4_test/d0
add wave -position end  sim:/mux4_test/d1
add wave -position end  sim:/mux4_test/d2
add wave -position end  sim:/mux4_test/d3
add wave -position end  sim:/mux4_test/z
add wave -position end  sim:/mux4_test/sel
run 300
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:11 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 21:26:11 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart; run 300
# Loading work.mux4_test
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog mux4_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:16 on Dec 18,2021
# vlog -reportprogress 300 mux4_test.sv 
# -- Compiling module mux4_test
# 
# Top level modules:
# 	mux4_test
# End time: 21:27:16 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart; run 300
# Loading work.mux4_test
add wave -position end  sim:/mux4_test/sel[1]
add wave -position end  sim:/mux4_test/sel[0]
run -continue
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
