// Seed: 528969645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout uwire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = id_5;
  rtran (id_7, -1, 1'b0, 1'd0, -1'b0);
  assign id_3 = -1;
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wor id_2,
    output tri id_3,
    input wand id_4,
    input supply0 id_5
    , id_7
);
  logic id_8;
  wire  id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7,
      id_8
  );
  wire id_10 = id_8;
endmodule
