-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\smartCart3\head_ip_src_SinglePortRAM_Wrapper_32x8b.vhd
-- Created: 2016-07-12 09:39:09
-- 
-- Generated by MATLAB 9.0 and HDL Coder 3.8
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: head_ip_src_SinglePortRAM_Wrapper_32x8b
-- Source Path: smartCart3/head/Reciver/SinglePortRAM_Wrapper_32x8b
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY head_ip_src_SinglePortRAM_Wrapper_32x8b IS
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        addr                              :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
        );
END head_ip_src_SinglePortRAM_Wrapper_32x8b;


ARCHITECTURE rtl OF head_ip_src_SinglePortRAM_Wrapper_32x8b IS

  -- Component Declarations
  COMPONENT head_ip_src_SinglePortRAM_32x8b
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          din                             :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          addr                            :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
          we                              :   IN    std_logic;  -- ufix1
          dout                            :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : head_ip_src_SinglePortRAM_32x8b
    USE ENTITY work.head_ip_src_SinglePortRAM_32x8b(rtl);

  -- Signals
  SIGNAL dout_tmp                         : std_logic_vector(7 DOWNTO 0);  -- ufix8

BEGIN
  u_SinglePortRAM_32x8b : head_ip_src_SinglePortRAM_32x8b
    PORT MAP( clk => clk,
              enb => enb,
              din => din,  -- uint8
              addr => addr,  -- ufix5
              we => we,  -- ufix1
              dout => dout_tmp  -- uint8
              );

  dout <= dout_tmp;

END rtl;

