# FPGA Primitives

How the major **7-series FPGA primitives** are structured and connected inside the device fabric.

---

## ðŸ§± **Text Hierarchy Overview**

```
FPGA (7-Series)
â”‚
â”œâ”€â”€ Configuration & Control
â”‚   â”œâ”€â”€ ICAP, FRAME_ECC, STARTUPE2, BSCAN, DNA_PORT
â”‚   â””â”€â”€ Clock Managers: MMCM, PLL, BUFG/BUFH/BUFR/BUFIO
â”‚
â”œâ”€â”€ Logic Fabric (CLB Columns)
â”‚   â”œâ”€â”€ Slice (LUTs + FFs + Carry + MUXes)
â”‚   â”‚   â”œâ”€â”€ LUT6, LUT5, LUT3
â”‚   â”‚   â”œâ”€â”€ FDRE / FDCE (Flip-Flops)
â”‚   â”‚   â”œâ”€â”€ CARRY4
â”‚   â”‚   â”œâ”€â”€ MUXF7 / MUXF8
â”‚   â”‚   â””â”€â”€ SRL16E / SRLC32E (Distributed RAM / Shift Reg)
â”‚   â””â”€â”€ Connected by Routing Switch Matrices (PIPs)
â”‚
â”œâ”€â”€ Memory Columns
â”‚   â”œâ”€â”€ Block RAM Tiles
â”‚   â”‚   â”œâ”€â”€ RAMB18E1 / RAMB36E1
â”‚   â”‚   â””â”€â”€ FIFO36E1
â”‚   â””â”€â”€ Optional BRAM controllers (soft AXI or native)
â”‚
â”œâ”€â”€ DSP Columns
â”‚   â””â”€â”€ DSP48E1 (MAC, multiplier, ALU, preadder)
â”‚
â”œâ”€â”€ I/O Columns
â”‚   â”œâ”€â”€ IOB33S / IOB33M (Single-ended/Differential I/O)
â”‚   â”œâ”€â”€ IBUF / OBUF / IOBUF / OBUFDS / IBUFDS
â”‚   â”œâ”€â”€ ISERDESE2 / OSERDESE2 / IDDR / ODDR
â”‚   â””â”€â”€ IDELAYE2 / ODELAYE2
â”‚
â”œâ”€â”€ Clocking Network
â”‚   â”œâ”€â”€ BUFGs (Global clock buffers)
â”‚   â”œâ”€â”€ BUFH / BUFR / BUFIO (Regional / local)
â”‚   â””â”€â”€ Clock routing spine connects to every tile column
â”‚
â”œâ”€â”€ Transceiver Columns (optional, on high-end devices)
â”‚   â”œâ”€â”€ GTXE2_CHANNEL / GTXE2_COMMON
â”‚   â”œâ”€â”€ GTHE2_CHANNEL / GTHE2_COMMON
â”‚   â””â”€â”€ IBUFDS_GTE2 / OBUFDS_GTE2 (refclk interfaces)
â”‚
â”œâ”€â”€ Analog Block
â”‚   â””â”€â”€ XADC (on-chip ADC and sensors)
â”‚
â””â”€â”€ Embedded Processor (Zynq-7000 only)
    â”œâ”€â”€ PS7 (ARM Cortex-A9 dual-core)
    â””â”€â”€ AXI interconnect bridges (PSâ†”PL)
```

---

## ðŸ§­ **Mermaid Flowchart Representation**

```mermaid
graph LR
    A@{ shape: procs, label: "FPGA Device (7-Series)" }
    B@{ shape: procs, label: "Configuration & Control" }
    C@{ shape: procs, label: "Logic Fabric (CLBs)" }
    D@{ shape: procs, label: "Block RAM Columns" }
    E@{ shape: procs, label: "DSP Columns" }
    F@{ shape: procs, label: "I/O Columns" }
    G@{ shape: procs, label: "Clocking Network" }
    H@{ shape: procs, label: "Transceiver Columns" }
    I@{ shape: procs, label: "Analog Block" }
    J@{ shape: procs, label: "Embedded Processor (Zynq only)" }

    %% Top-level structure
    A --> B
    A --> C
    A --> D
    A --> E
    A --> F
    A --> G
    A --> H
    A --> I
    A --> J

    %% Subnodes for Configuration & Control
    B1@{ shape: rect, label: "ICAP / FRAME_ECC / DNA_PORT" }
    B2@{ shape: rect, label: "STARTUPE2 / BSCAN" }
    B3@{ shape: rect, label: "MMCM / PLL / BUFG / BUFR" }
    B --> B1 --> B2 --> B3

    %% Subnodes for Logic Fabric
    C1@{ shape: rect, label: "LUT6 / LUT5" }
    C2@{ shape: rect, label: "FDRE / FDCE (Flip-Flops)" }
    C3@{ shape: rect, label: "CARRY4 / MUXF7 / MUXF8" }
    C4@{ shape: rect, label: "SRL16E / SRLC32E" }
    C5@{ shape: rect, label: "PIPs & Routing Switches" }
    C --> C1 --> C2 --> C3 --> C4 --> C5

    %% Subnodes for BRAM
    D1@{ shape: rect, label: "RAMB18E1 / RAMB36E1" }
    D2@{ shape: rect, label: "FIFO36E1" }
    D --> D1 --> D2

    %% Subnodes for DSP
    E1@{ shape: rect, label: "DSP48E1 Blocks" }
    E --> E1

    %% Subnodes for IO
    F1@{ shape: rect, label: "IOB33S / IOB33M" }
    F2@{ shape: rect, label: "IBUF / OBUF / IOBUF / OBUFDS" }
    F3@{ shape: rect, label: "ISERDESE2 / OSERDESE2" }
    F4@{ shape: rect, label: "IDDR / ODDR / IDELAYE2 / ODELAYE2" }
    F --> F1 --> F2 --> F3 --> F4

    %% Subnodes for Clocking
    G1@{ shape: rect, label: "BUFG (Global)" }
    G2@{ shape: rect, label: "BUFH / BUFR / BUFIO (Regional)" }
    G --> G1 --> G2

    %% Subnodes for Transceivers
    H1@{ shape: rect, label: "GTXE2 / GTHE2 Channels" }
    H2@{ shape: rect, label: "IBUFDS_GTE2 / OBUFDS_GTE2" }
    H --> H1 --> H2

    %% Analog
    I1@{ shape: rect, label: "XADC Sensors" }
    I --> I1

    %% Processor
    J1@{ shape: rect, label: "PS7 ARM Cortex-A9" }
    J2@{ shape: rect, label: "AXI Interconnect" }
    J --> J1 --> J2
```

---

## ðŸ’¡ Summary

Think of the **7-series architecture** as a **columnar grid**:

* [**CLBs**](CLBs) (logic) form most of the fabric.
* **BRAMs**, **DSPs**, [**IOBs**](IOBs), and **GTXs** form vertical **columns** interleaved with CLBs.
* The **clocking network** and **routing matrices** interconnect everything.
* On **Zynq**, a **Processing System (PS7)** block connects via **AXI** to the programmable logic (PL).

