;-------------------------------------------------------------------------------
;
;
;   PEEDI target configuration file for Freescale MAC7100 processor
;
;   Ronetix
;
;   Supported devices   : MAC7100
;
;   Revision            : 1.5
;
;   Date                : March 23, 2007
;
; The software is delivered "AS IS" without warranty or condition of any
; kind, either express, implied or statutory. This includes without
; limitation any warranty or condition with respect to merchantability or
; fitness for any particular purpose, or against the infringements of
; intellectual property rights of others.
;
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; The following section contains licenses that are required for PEEDI to operate.
;
; These licenses must be filled before using this file.
;
;   Example:
;       [LICENSE]
;       KEY         = UPDATE_24MAY2007, 1111-1111-1111-1
;       KEY         = ARM7,             2222-2222-2222-2
;
; The minimum reqired licenses are provided when PEEDI is purchased and are printed
; on the bottom side of PEEDI.
;

[LICENSE]
KEY = UPDATE_13SEP2006, 1111-1111-1111-1
KEY = ARM7_ARM9,        2222-2222-2222-2
KEY = GDB_REMOTE,       3333-3333-3333-3
KEY = ARM_ADP,          4444-4444-4444-4
;-------------------------------------------------------------------------------

[DEBUGGER]
PROTOCOL            = gdb_remote            ; gdb remote
REMOTE_PORT         = 2000                  ; TCP/IP port
GDB_READ_INGNORE_TIME = 3000

[TARGET]
PLATFORM            = ARM                   ; platform is ARM

[PLATFORM_ARM]
JTAG_CHAIN          = 4                     ; list of IR length of all TAP controller in JTAG chain
JTAG_CLOCK          = 20, 4000              ; JTAG Clock in [kHz] - 10kHz jtag clock for init operations and 4MHz for normal work
                                            ; Freescale recommends max JTAG_CLOCK 1/6 of the system clock
TRST_TYPE           = OPENDRAIN             ; type of TRST output: OPENDRAIN or PUSHPULL
RESET_TIME          = 20                    ; 20ms reset pulse, 0 means no reset
WAKEUP_TIME         = 100                   ; time between releasing the reset and starting the jtag communication
CORE0               = MAC7100               ; TAP is Freescale MAC71xx  CPU
CORE0_STARTUP_MODE  = RESET                 ; startup mode after reset:
                                            ;   if RESET than no code is executed after reset
                                            ;   if STOP,XX then the target executes code for XX period in ms.
                                            ;   if RUN then the target executes code until stopped by the telnet "halt" command

CORE0_BREAKMODE         = soft              ; breakpoint mode:
                                            ; soft - software breakpiont
                                            ; hard - use hardware breakpoints instead of software
CORE0_BREAK_PATTERN     = 0xDFFFDFFF        ; software breakpoint pattern

CORE0_INIT              = INIT_MAC7100      ; init section for MAC7100 board
CORE0_FLASH0            = FLASH_PROG        ; PROGRAM flash section parameters
CORE0_ENDIAN            = BIG               ; core is big endian
CORE0_WORKSPACE_ADDR    = 0x40000100        ; start address of workspace for flash programmer
CORE0_WORKSPACE_LEN     = 0x4000            ; length of workspace in bytes

CORE0_LOCKOUT_RECOVERY  = 19                ; If this parameter is present, PEEDI automatically executes a
                                            ; "JTAG Lockout Recovery" procedure during reset processing
                                            ; if the MAC7100 flash is secured
                                            ; Fsys 4MHz CLKD=9; Fsys 8MHz CLKD=19
CORE0_FILE              = "myfile.bin", BIN, 0x40000100 ; default file
CORE0_PATH              = "tftp://192.168.1.1" ; default path

[INIT_MAC7100]
memory write8  0xfc088004 0     ; CRGINT Disable clock interrupts

; Speed-up to fsys = 50MHz, Fsys = 2*Fosc*(mul/div)
; Quartz is 8.00 MHz
;--------------------------------------------------
memory write8  0xfc088001 0x07          ; REFDV - CRG Reference Divider register - divide by 8
memory write8  0xfc088000 0x18          ; SYNR - CRG synthesizer Register - multiply by 25
wait 10
memory write8  0xfc088005 0x80          ; CLKSEL - Select fsys=PLLCLK
memory write8  0xFC088003 0x72          ; clear the flags

memory write8  0xfc088008 0x00          ; BDMCTL - SWT and RTI keep running in debug mode
memory write16 0xfc0e80c4 0x0080        ; output CLKOUT on PD2

set pc 0x40000000                       ; set PC to RAM memory base

[FLASH_PROG]
CHIP                = MAC7100           ; flash chip
CPU_CLOCK           = 50000             ; PLL clock
CHECK_ID            = YES
FILE                = "myprog.bin", BIN, 0xFC100000 ; file to program
AUTO_ERASE          = NO               ; erase before program



[SERIAL]                                ; serial port configuration
BAUD                = 115200
STOP_BITS           = 1
PARITY              = NONE
TCP_PORT            = 0                 ; enable CLI over RS232
;TCP_PORT           = 2023              ; enable serial over TCP/IP

[TELNET]
PROMPT              = "MAC7100> "       ; telnet prompt
;BACKSPACE          = 127               ; comment out for autodetect

[DISPLAY]
BRIGHTNESS          = 20                ; LED indicator brightness
VOLUME              = 25                ; zummer volume

[ACTIONS]                               ; user defined scripts
1 = erase
2 = prog
3 = dump_ram
4 = dump_flash

[erase]                                 ; erase flash
flash erase

[prog]                                  ; program flash
flash prog

[dump_ram]                              ; dump part ot RAM
memory dump 0x02000000 0x01000 tftp:ram.bin

[dump_flash]                            ; dump part of FLASH
memory dump 0x01000000 0x10000 tftp:flash.bin
