$date
	Tue Dec 10 06:08:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 32 " ALUResult [31:0] $end
$var reg 3 # ALUControl [2:0] $end
$var reg 32 $ SrcA [31:0] $end
$var reg 32 % SrcB [31:0] $end
$scope module dut $end
$var wire 3 & ALUControl [2:0] $end
$var wire 32 ' SrcA [31:0] $end
$var wire 32 ( SrcB [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ) ALUResult [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10001 )
b10001 (
b10001 '
b10 &
b10001 %
b10001 $
b10 #
b10001 "
0!
$end
#20000
b11 #
b11 &
#40000
b100010 "
b100010 )
b0 #
b0 &
#60000
1!
b0 "
b0 )
b1 #
b1 &
#80000
b101 #
b101 &
b100010001 $
b100010001 '
#100000
