Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Oct  9 18:35:31 2021
| Host         : LAPTOP-2ON61OUB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task3_control_sets_placed.rpt
| Design       : task3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------+----------------------------------+------------------+----------------+--------------+
|          Clock Signal          |      Enable Signal     |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------+----------------------------------+------------------+----------------+--------------+
|  nolabel_line53/clock_out_OBUF |                        |                                  |                1 |              1 |         1.00 |
|  nolabel_line53/clock_out_OBUF | state[0]_i_1_n_0       | state[0]_i_3_n_0                 |                1 |              1 |         1.00 |
|  state_reg[2]_LDC_i_1_n_0      |                        | reset_IBUF                       |                1 |              1 |         1.00 |
|  nolabel_line53/clock_out_OBUF |                        | reset_IBUF                       |                1 |              2 |         2.00 |
|  nolabel_line53/clock_out_OBUF | state[0]_i_1_n_0       | state_reg[2]_LDC_i_1_n_0         |                1 |              2 |         2.00 |
|  nolabel_line45/inst/clk_out1  |                        |                                  |                3 |              3 |         1.00 |
|  nolabel_line53/clock_out_OBUF | count_green[1]_i_1_n_0 | reset_IBUF                       |                1 |              4 |         4.00 |
|  nolabel_line45/inst/clk_out1  |                        | nolabel_line53/count[31]_i_1_n_0 |                8 |             31 |         3.88 |
+--------------------------------+------------------------+----------------------------------+------------------+----------------+--------------+


