#-----------------------------------------------------------
# Vivado v2015.1_sda (64-bit)
# SW Build 1244246 on Sat May 30 07:18:05 MDT 2015
# IP Build 1236664 on Wed May 20 22:57:03 MDT 2015
# Start of session at: Wed Dec  9 19:01:30 2015
# Process ID: 11350
# Log file: /home/rz252/tjp79/ece5775-final/audio_lab/vivado.log
# Journal file: /home/rz252/tjp79/ece5775-final/audio_lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/audio_lab/fir.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/tools/Xilinx/SDAccel/2015.1/Vivado/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_xbar_0
system_processing_system7_0_0
system_auto_pc_0
system_rst_processing_system7_0_100M_0
system_axi_gpio_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5884.406 ; gain = 111.723 ; free physical = 151 ; free virtual = 7034
open_bd_design {/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:hls:voicerec:1.0 - voicerec_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/rz252/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/audio_lab/fir.prj/solution1/impl/ip'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {system_processing_system7_0_0 system_axi_gpio_0_0 system_rst_processing_system7_0_100M_0 system_voicerec_0_0 system_processing_system7_0_axi_periph_0}]
Upgrading '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 5 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.upgrade_log'.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
WARNING: [IP_Flow 19-3501] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.4 to ZYNQ7 Processing System 5.5, with warnings. Please review the upgrade log '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_processing_system7_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log'.
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 5 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_voicerec_0_0 (Voicerec 1.0) from revision 1512091851 to revision 1512091959
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_voicerec_0_0'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_voicerec_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_voicerec_0_0/system_voicerec_0_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'system_voicerec_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_voicerec_0_0/system_voicerec_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 6025.176 ; gain = 47.180 ; free physical = 370 ; free virtual = 6836
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins voicerec_0/s_axi_voicerec_io]
</voicerec_0/s_axi_voicerec_io/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library work [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v:1]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/voicerec_0/inSound_q0

Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_zed_audio_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_voicerec_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/voicerec_0/inSound_q0

Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_voicerec_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Dec  9 20:27:10 2015] Launched synth_1...
Run output will be captured here: /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 6108.812 ; gain = 35.004 ; free physical = 182 ; free virtual = 6709
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/rz252/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rz252/tjp79/ece5775-final/audio_lab/fir.prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:voicerec:1.0 [get_ips  system_voicerec_0_0]
Upgrading '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_voicerec_0_0 (Voicerec 1.0) from revision 1512091959 to revision 1512092225
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_voicerec_0_0'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_voicerec_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_voicerec_0_0/system_voicerec_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-1165] The interface pin 's_axi_voicerec_io' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/voicerec_0'. Its connection to the interface net 'processing_system7_0_axi_periph_M02_AXI' has been removed. 
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </voicerec_0/s_axi_voicerec_io/Reg> to create segment <SEG_voicerec_0_Reg> 
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'system_voicerec_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/ip/system_voicerec_0_0/system_voicerec_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins voicerec_0/s_axi_voicerec_ctrl]
</voicerec_0/s_axi_voicerec_ctrl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/voicerec_0/m_axi_voicerec_inSound" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0xC0000000[ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
set_property location {2 658 165} [get_bd_cells processing_system7_0]
set_property location {3 1203 269} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 1250 214} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 754 847} [get_bd_cells voicerec_0]
set_property location {3 1241 818} [get_bd_cells axi_mem_intercon]
set_property location {3.5 1663 544} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1671 482} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1652 566} [get_bd_cells axi_bram_ctrl_0]
set_property location {4.5 1914 586} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {2 788 605} [get_bd_cells processing_system7_0]
set_property location {3 1209 423} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 1189 -17} [get_bd_cells processing_system7_0]
set_property location {2 874 942} [get_bd_cells voicerec_0]
set_property location {2 789 547} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 807 274} [get_bd_cells processing_system7_0]
set_property location {3 1242 97} [get_bd_cells voicerec_0]
set_property location {4 1648 103} [get_bd_cells voicerec_0]
set_property location {4 1762 274} [get_bd_cells zed_audio_ctrl_0]
set_property location {4 1651 418} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 648 739} [get_bd_cells rst_processing_system7_0_100M]
set_property location {2 814 287} [get_bd_cells axi_gpio_0]
set_property location {2 824 505} [get_bd_cells axi_mem_intercon]
set_property location {3 1331 572} [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP '/axi_bram_ctrl_0'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {3 1331 572} [get_bd_cells axi_bram_ctrl_0_bram]'
undo
INFO: [Common 17-17] undo 'set_property location {2 824 505} [get_bd_cells axi_mem_intercon]'
redo
INFO: [Common 17-16] redo 'set_property location {2 824 505} [get_bd_cells axi_mem_intercon]'
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets voicerec_0_m_axi_voicerec_inSound] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000[ 8K ]>
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/S01_AXI] [get_bd_intf_pins voicerec_0/m_axi_voicerec_inSound]
set_property location {1.5 729 66} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1 356 116} [get_bd_cells processing_system7_0]
set_property location {4 1224 305} [get_bd_cells voicerec_0]
startgroup
copy_bd_objs /  [get_bd_cells {voicerec_0}]
set_property location {4 1460 313} [get_bd_cells voicerec_1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {4 1460 313} [get_bd_cells voicerec_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {voicerec_0}]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1 335 336} [get_bd_cells voicerec_0]
set_property location {3 1125 117} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1152 314} [get_bd_cells axi_gpio_0]
set_property location {3 1151 -3} [get_bd_cells axi_gpio_0]
set_property location {3 1119 364} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 760 717} [get_bd_cells voicerec_0]
set_property location {2 823 767} [get_bd_cells voicerec_0]
set_property location {2 825 742} [get_bd_cells voicerec_0]
set_property location {1 389 461} [get_bd_cells processing_system7_0]
set_property location {1 375 354} [get_bd_cells processing_system7_0]
set_property location {3 1249 517} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 1263 324} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1270 196} [get_bd_cells axi_gpio_0]
set_property location {1496 149} [get_bd_ports BCLK]
set_property location {3 1239 572} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {3 1279 501} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {3 1268 476} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {1439 378} [get_bd_ports FCLK_CLK1]
set_property location {1441 348} [get_bd_ports FCLK_CLK1]
set_property location {1 351 565} [get_bd_cells rst_processing_system7_0_100M]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x40000000[ 8K ]>
set_property offset 0x00000000 [get_bd_addr_segs {voicerec_0/Data_m_axi_voicerec_inSound/SEG_axi_bram_ctrl_0_Mem0}]
set_property LOCATION {} [get_bd_intf_pins m_axi_voicerec_inSound]
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins voicerec_0/interrupt]
set_property location {72 17} [get_bd_ports SDATA_I]
set_property location {75 -7} [get_bd_ports SDATA_I]
set_property location {3 1263 85} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1239 -57} [get_bd_cells axi_gpio_0]
set_property location {3 1246 -54} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1254 480} [get_bd_cells axi_gpio_0]
set_property location {3 1277 342} [get_bd_cells zed_audio_ctrl_0]
set_property location {1489 72} [get_bd_ports SDATA_O]
set_property location {1497 125} [get_bd_ports SDATA_O]
set_property location {3 1299 27} [get_bd_cells zed_audio_ctrl_0]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0_axi_periph/S01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '134218752' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell '/axi_bram_ctrl_0' . Valid values are - 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144
INFO: [IP_Flow 19-3438] Customization errors found on '/axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 27
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x40000000[ 8K ]> and in master </voicerec_0/Data_m_axi_voicerec_inSound/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000[ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apetures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1356] Address block </voicerec_0/s_axi_voicerec_ctrl/Reg> is not mapped into </voicerec_0/Data_m_axi_voicerec_inSound>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </voicerec_0/Data_m_axi_voicerec_inSound>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </zed_audio_ctrl_0/S_AXI/reg0> is not mapped into </voicerec_0/Data_m_axi_voicerec_inSound>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6203.961 ; gain = 0.000 ; free physical = 751 ; free virtual = 6404
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exclude_bd_addr_seg [get_bd_addr_segs voicerec_0/s_axi_voicerec_ctrl/Reg] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
</voicerec_0/s_axi_voicerec_ctrl/Reg> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x43C10000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </voicerec_0/s_axi_voicerec_ctrl/Reg> does not match the usage <memory> of master </voicerec_0/Data_m_axi_voicerec_inSound> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </voicerec_0/s_axi_voicerec_ctrl/Reg> from </voicerec_0/Data_m_axi_voicerec_inSound>
ERROR: [BD 41-1599] /voicerec_0/s_axi_voicerec_ctrl/Reg is already excluded.
ERROR: [BD 5-294] Error excluding segment 
exclude_bd_addr_seg [get_bd_addr_segs zed_audio_ctrl_0/S_AXI/reg0] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
</zed_audio_ctrl_0/S_AXI/reg0> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x43C00000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </zed_audio_ctrl_0/S_AXI/reg0> does not match the usage <memory> of master </voicerec_0/Data_m_axi_voicerec_inSound> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </zed_audio_ctrl_0/S_AXI/reg0> from </voicerec_0/Data_m_axi_voicerec_inSound>
ERROR: [BD 41-1599] /zed_audio_ctrl_0/S_AXI/reg0 is already excluded.
ERROR: [BD 5-294] Error excluding segment 
exclude_bd_addr_seg [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
</axi_gpio_0/S_AXI/Reg> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x41200000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_gpio_0/S_AXI/Reg> does not match the usage <memory> of master </voicerec_0/Data_m_axi_voicerec_inSound> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_gpio_0/S_AXI/Reg> from </voicerec_0/Data_m_axi_voicerec_inSound>
ERROR: [BD 41-1599] /axi_gpio_0/S_AXI/Reg is already excluded.
ERROR: [BD 5-294] Error excluding segment 
delete_bd_objs [get_bd_addr_segs voicerec_0/Data_m_axi_voicerec_inSound/SEG_axi_bram_ctrl_0_Mem0]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x40000000[ 8K ]>
startgroup
set_property -dict [list CONFIG.C_M_AXI_VOICEREC_INSOUND_TARGET_ADDR {0x40000000}] [get_bd_cells voicerec_0]
endgroup
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6203.961 ; gain = 0.000 ; free physical = 735 ; free virtual = 6392
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/axi_bram_ctrl_0_bram' is ignored
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6222.922 ; gain = 18.961 ; free physical = 696 ; free virtual = 6353
open_bd_design {/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
save_bd_design
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library work [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v" into library work [/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v:1]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_zed_audio_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_voicerec_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_voicerec_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_bram_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_ds_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_ds_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_ds_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_us_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Dec  9 23:38:00 2015] Launched synth_1...
Run output will be captured here: /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 6239.805 ; gain = 14.883 ; free physical = 608 ; free virtual = 6328
make_wrapper -files [get_files /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd] -top
add_files -fileset constrs_1 -norecurse /home/rz252/tjp79/ece5775-final/audio_lab/zed_audio_constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 10 00:01:05 2015] Launched synth_1...
Run output will be captured here: /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.runs/synth_1/runme.log
[Thu Dec 10 00:01:05 2015] Launched impl_1...
Run output will be captured here: /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.runs/impl_1/runme.log
open_hw
close_hw
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1_sda
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/.Xil/Vivado-11350-alpha/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/.Xil/Vivado-11350-alpha/dcp/system_wrapper_early.xdc]
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/.Xil/Vivado-11350-alpha/dcp/system_wrapper.xdc]
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/.Xil/Vivado-11350-alpha/dcp/system_wrapper.xdc]
Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/.Xil/Vivado-11350-alpha/dcp/system_wrapper_late.xdc]
Finished Parsing XDC File [/home/rz252/tjp79/ece5775-final/audio_lab/.Xil/Vivado-11350-alpha/dcp/system_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6681.582 ; gain = 59.066 ; free physical = 99 ; free virtual = 5746
Restored from archive | CPU: 3.780000 secs | Memory: 44.041740 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6681.582 ; gain = 59.066 ; free physical = 99 ; free virtual = 5746
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 6840.730 ; gain = 575.578 ; free physical = 114 ; free virtual = 5641
startgroup 
set_property is_bel_fixed true [get_cells [list system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP]]
set_property is_loc_fixed true [get_cells [list system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP]]
endgroup
startgroup 
set_property is_bel_fixed false [get_cells [list system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP]]
set_property is_loc_fixed false [get_cells [list system_i/voicerec_0/inst/grp_voicerec_classifySound_fu_131/grp_voicerec_feedForward_fu_160/voicerec_dexp_64ns_64ns_64_18_full_dsp_U39/voicerec_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP]]
endgroup
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 01:57:49 2015...
