A!NET_NAME!REFDES!PIN_NUMBER!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!PIN_CDS_PINID!PIN_TERMINATION!PIN_TERM_IDENT!PIN_NET_SHORT!PIN_XNET_PINS!
J!F:/3-MyLaptopDIR/DPU_PoE_Version/PCB/DPU_PoE_A1_Oct-9-25.brd!Fri Oct 10 09:52:39 2025!-993.3420!-721.1548!2158.7580!1380.9452!0.0001!millimeters!DPU!65.600000 mil!8!OUT OF DATE!
S!CENTER12!J12!1!@dpu.schematic1(sch_1):ins3330030@library1.\conn-1x2p.normal\(chips)!CONN-1X2P_CONN-1X2P-2D54_CONN-1X2P!!!F146!!!!!!
S!CENTER56!J12!2!@dpu.schematic1(sch_1):ins3330030@library1.\conn-1x2p.normal\(chips)!CONN-1X2P_CONN-1X2P-2D54_CONN-1X2P!!!F146!!!!!!
S!SPARE7!J13!1!@dpu.schematic1(sch_1):ins3330088@library1.\conn-1x2p.normal\(chips)!CONN-1X2P_CONN-1X2P-2D54_CONN-1X2P!!!F145!!!!!!
S!SPARE8!J13!2!@dpu.schematic1(sch_1):ins3330088@library1.\conn-1x2p.normal\(chips)!CONN-1X2P_CONN-1X2P-2D54_CONN-1X2P!!!F145!!!!!!
S!P5V0!J11!1!@dpu.schematic1(sch_1):ins3323079@library1.\conn-1x3p.normal\(chips)!CONN-1X3P_CONN-1X3P-2D54_CONN-1X3P!!!F147!!!!!!
S!!J11!2!@dpu.schematic1(sch_1):ins3323079@library1.\conn-1x3p.normal\(chips)!CONN-1X3P_CONN-1X3P-2D54_CONN-1X3P!!!F147!!!!!!
S!GND!J11!3!@dpu.schematic1(sch_1):ins3323079@library1.\conn-1x3p.normal\(chips)!CONN-1X3P_CONN-1X3P-2D54_CONN-1X3P!!!F147!!!!!!
S!P5V0!J10!1!@dpu.schematic1(sch_1):ins3322607@library1.\conn-1x3p.normal\(chips)!CONN-1X3P_CONN-1X3P-2D54_CONN-1X3P!!!F148!!!!!!
S!!J10!2!@dpu.schematic1(sch_1):ins3322607@library1.\conn-1x3p.normal\(chips)!CONN-1X3P_CONN-1X3P-2D54_CONN-1X3P!!!F148!!!!!!
S!GND!J10!3!@dpu.schematic1(sch_1):ins3322607@library1.\conn-1x3p.normal\(chips)!CONN-1X3P_CONN-1X3P-2D54_CONN-1X3P!!!F148!!!!!!
S!PWR_EN2!R91!1!@dpu.schematic1(sch_1):ins3296067@discrete.\r.normal\(chips)!R_R0402_SMT_1K!!!F36!!!!!!
S!BIO-7_3296077!R91!2!@dpu.schematic1(sch_1):ins3296067@discrete.\r.normal\(chips)!R_R0402_SMT_1K!!!F36!!!!!!
S!PWR_EN1!R92!1!@dpu.schematic1(sch_1):ins3296093@discrete.\r.normal\(chips)!R_R0402_SMT_1K!!!F35!!!!!!
S!BIO-7_3296077!R92!2!@dpu.schematic1(sch_1):ins3296093@discrete.\r.normal\(chips)!R_R0402_SMT_1K!!!F35!!!!!!
S!!TP15!1!@dpu.schematic1(sch_1):ins3295961@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-845!!!!!!
S!!TP16!1!@dpu.schematic1(sch_1):ins3295983@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-844!!!!!!
S!!TP10!1!@dpu.schematic1(sch_1):ins3295829@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-843!!!!!!
S!!TP11!1!@dpu.schematic1(sch_1):ins3295873@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-842!!!!!!
S!!TP12!1!@dpu.schematic1(sch_1):ins3295895@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-841!!!!!!
S!!TP13!1!@dpu.schematic1(sch_1):ins3295917@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-840!!!!!!
S!!TP14!1!@dpu.schematic1(sch_1):ins3295939@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-839!!!!!!
S!!TP9!1!@dpu.schematic1(sch_1):ins3295807@discrete.\t point f.normal\(chips)!T POINT F_TP_THR_CIR_0D8_1D2_T POINT F!!!TF-838!!!!!!
S!GND!J8!1!@dpu.schematic1(sch_1):ins3282223@library1.\sip-1x4.normal\(chips)!SIP-1X4_SMD-1D25-4P-DEG0_HC-1.25-4PWT!!!F138!!!!!!
S!PWR_EN1!J8!2!@dpu.schematic1(sch_1):ins3282223@library1.\sip-1x4.normal\(chips)!SIP-1X4_SMD-1D25-4P-DEG0_HC-1.25-4PWT!!!F138!!!!!!
S!PWR_EN2!J8!3!@dpu.schematic1(sch_1):ins3282223@library1.\sip-1x4.normal\(chips)!SIP-1X4_SMD-1D25-4P-DEG0_HC-1.25-4PWT!!!F138!!!!!!
S!P5V0!J8!4!@dpu.schematic1(sch_1):ins3282223@library1.\sip-1x4.normal\(chips)!SIP-1X4_SMD-1D25-4P-DEG0_HC-1.25-4PWT!!!F138!!!!!!
S!GND!J8!5!@dpu.schematic1(sch_1):ins3282223@library1.\sip-1x4.normal\(chips)!SIP-1X4_SMD-1D25-4P-DEG0_HC-1.25-4PWT!!!F138!!!!!!
S!GND!J8!6!@dpu.schematic1(sch_1):ins3282223@library1.\sip-1x4.normal\(chips)!SIP-1X4_SMD-1D25-4P-DEG0_HC-1.25-4PWT!!!F138!!!!!!
S!GND!D20!1!@dpu.schematic1(sch_1):ins3282893@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F165!!!!!!
S!P5V0!D20!2!@dpu.schematic1(sch_1):ins3282893@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F165!!!!!!
S!GND!D21!1!@dpu.schematic1(sch_1):ins3283058@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F164!!!!!!
S!PWR_EN2!D21!2!@dpu.schematic1(sch_1):ins3283058@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F164!!!!!!
S!GND!D22!1!@dpu.schematic1(sch_1):ins3283084@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F163!!!!!!
S!PWR_EN1!D22!2!@dpu.schematic1(sch_1):ins3283084@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F163!!!!!!
S!GND!D3!1!@dpu.schematic1(sch_1):ins3246290@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F162!!!!!!
S!EIO-1!D3!2!@dpu.schematic1(sch_1):ins3246290@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F162!!!!!!
S!GND!D2!1!@dpu.schematic1(sch_1):ins3246306@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F166!!!!!!
S!EIO-5!D2!2!@dpu.schematic1(sch_1):ins3246306@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F166!!!!!!
S!GND!D4!1!@dpu.schematic1(sch_1):ins3246322@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F161!!!!!!
S!EIO-8!D4!2!@dpu.schematic1(sch_1):ins3246322@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F161!!!!!!
S!GND!D5!1!@dpu.schematic1(sch_1):ins3246338@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F160!!!!!!
S!EIO-7!D5!2!@dpu.schematic1(sch_1):ins3246338@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F160!!!!!!
S!GND!D1!1!@dpu.schematic1(sch_1):ins3246354@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F174!!!!!!
S!EIO-3!D1!2!@dpu.schematic1(sch_1):ins3246354@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F174!!!!!!
S!GND!D6!1!@dpu.schematic1(sch_1):ins3246370@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F159!!!!!!
S!EIO-4!D6!2!@dpu.schematic1(sch_1):ins3246370@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F159!!!!!!
S!GND!D10!1!@dpu.schematic1(sch_1):ins3226900@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F173!!!!!!
S!BIO-2!D10!2!@dpu.schematic1(sch_1):ins3226900@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F173!!!!!!
S!GND!D8!1!@dpu.schematic1(sch_1):ins3225281@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F158!!!!!!
S!BIO-8!D8!2!@dpu.schematic1(sch_1):ins3225281@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F158!!!!!!
S!GND!D9!1!@dpu.schematic1(sch_1):ins3226092@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F157!!!!!!
S!BIO-9!D9!2!@dpu.schematic1(sch_1):ins3226092@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F157!!!!!!
S!GND!D16!1!@dpu.schematic1(sch_1):ins3217573@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F167!!!!!!
S!BIO-1!D16!2!@dpu.schematic1(sch_1):ins3217573@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F167!!!!!!
S!GND!D15!1!@dpu.schematic1(sch_1):ins3217589@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F168!!!!!!
S!BIO-3!D15!2!@dpu.schematic1(sch_1):ins3217589@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F168!!!!!!
S!GND!D13!1!@dpu.schematic1(sch_1):ins3213532@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F170!!!!!!
S!BIO-4!D13!2!@dpu.schematic1(sch_1):ins3213532@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F170!!!!!!
S!GND!D14!1!@dpu.schematic1(sch_1):ins3213516@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F169!!!!!!
S!BIO-5!D14!2!@dpu.schematic1(sch_1):ins3213516@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F169!!!!!!
S!GND!D11!1!@dpu.schematic1(sch_1):ins3213564@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F172!!!!!!
S!BIO-7!D11!2!@dpu.schematic1(sch_1):ins3213564@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F172!!!!!!
S!GND!D12!1!@dpu.schematic1(sch_1):ins3213548@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F171!!!!!!
S!BIO-6!D12!2!@dpu.schematic1(sch_1):ins3213548@discrete.\diode tvs bi-dir.normal\(chips)!DIODE TVS BI-DIR_DSN0603-2_PESD2V0Y1BSF!!!F171!!!!!!
S!N3195213!Q2!1!@dpu.schematic1(sch_1):ins3194991@library1.\2sc1815.normal\(chips)!2SC1815_SOT23-3_BFR93AWH6327!!!F130!!!!!!
S!N3195021!Q2!3!@dpu.schematic1(sch_1):ins3194991@library1.\2sc1815.normal\(chips)!2SC1815_SOT23-3_BFR93AWH6327!!!F130!!!!!!
S!GND!Q2!2!@dpu.schematic1(sch_1):ins3194991@library1.\2sc1815.normal\(chips)!2SC1815_SOT23-3_BFR93AWH6327!!!F130!!!!!!
S!N3194743!Q1!1!@dpu.schematic1(sch_1):ins3194420@library1.\2sc1815.normal\(chips)!2SC1815_SOT23-3_BFR93AWH6327!!!F131!!!!!!
S!N3194519!Q1!3!@dpu.schematic1(sch_1):ins3194420@library1.\2sc1815.normal\(chips)!2SC1815_SOT23-3_BFR93AWH6327!!!F131!!!!!!
S!GND!Q1!2!@dpu.schematic1(sch_1):ins3194420@library1.\2sc1815.normal\(chips)!2SC1815_SOT23-3_BFR93AWH6327!!!F131!!!!!!
S!N3194934!R60!1!@dpu.schematic1(sch_1):ins3194918@discrete.\r.normal\(chips)!R_R0402_SMT_100R!!!F63!!!!!!
S!P3V3!R60!2!@dpu.schematic1(sch_1):ins3194918@discrete.\r.normal\(chips)!R_R0402_SMT_100R!!!F63!!!!!!
S!N3194698!R6!1!@dpu.schematic1(sch_1):ins3194682@discrete.\r.normal\(chips)!R_R0402_SMT_100R!!!F64!!!!!!
S!P3V3!R6!2!@dpu.schematic1(sch_1):ins3194682@discrete.\r.normal\(chips)!R_R0402_SMT_100R!!!F64!!!!!!
S!GND!C107!1!@dpu.schematic1(sch_1):ins3183735@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_22UF/25V!!!F238!!!!!!
S!P5V0!C107!2!@dpu.schematic1(sch_1):ins3183735@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_22UF/25V!!!F238!!!!!!
S!GND!C122!1!@dpu.schematic1(sch_1):ins3183771@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_22UF/25V!!!F237!!!!!!
S!P5V0!C122!2!@dpu.schematic1(sch_1):ins3183771@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_22UF/25V!!!F237!!!!!!
S!GND!D7!2!@dpu.schematic1(sch_1):ins3184600@discrete.\diode zener.normal\(chips)!DIODE ZENER_SOD-123_BZT52C5V6-7-F!!!F153!!!!!!
S!P5V0!D7!1!@dpu.schematic1(sch_1):ins3184600@discrete.\diode zener.normal\(chips)!DIODE ZENER_SOD-123_BZT52C5V6-7-F!!!F153!!!!!!
S!GND!C58!1!@dpu.schematic1(sch_1):ins2406306@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_470NF!!!F175!!!!!!
S!PROGRAM_N!C58!2!@dpu.schematic1(sch_1):ins2406306@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_470NF!!!F175!!!!!!
S!N1593329!Q3!1!@dpu.schematic1(sch_1):ins1593295@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F129!!!!!!
S!N1593241!Q3!3!@dpu.schematic1(sch_1):ins1593295@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F129!!!!!!
S!GND!Q3!2!@dpu.schematic1(sch_1):ins1593295@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F129!!!!!!
S!N1593325!Q4!1!@dpu.schematic1(sch_1):ins1593277@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F128!!!!!!
S!N1593237!Q4!3!@dpu.schematic1(sch_1):ins1593277@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F128!!!!!!
S!GND!Q4!2!@dpu.schematic1(sch_1):ins1593277@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F128!!!!!!
S!N1593321!Q5!1!@dpu.schematic1(sch_1):ins1593259@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F127!!!!!!
S!N1593233!Q5!3!@dpu.schematic1(sch_1):ins1593259@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F127!!!!!!
S!GND!Q5!2!@dpu.schematic1(sch_1):ins1593259@transistor.\mmbt2222al.normal\(chips)!MMBT2222AL_DFN-3-1X0D6_BC847BMB,315!!!F127!!!!!!
S!N1593233!R83!1!@dpu.schematic1(sch_1):ins1593183@discrete.\r.normal\(chips)!R_R0201_SMT_20K!!!F38!!!!!!
S!N1593173!R83!2!@dpu.schematic1(sch_1):ins1593183@discrete.\r.normal\(chips)!R_R0201_SMT_20K!!!F38!!!!!!
S!N1593241!R81!1!@dpu.schematic1(sch_1):ins1593215@discrete.\r.normal\(chips)!R_R0201_SMT_20K!!!F40!!!!!!
S!N1593181!R81!2!@dpu.schematic1(sch_1):ins1593215@discrete.\r.normal\(chips)!R_R0201_SMT_20K!!!F40!!!!!!
S!N1593237!R82!1!@dpu.schematic1(sch_1):ins1593199@discrete.\r.normal\(chips)!R_R0201_SMT_20K!!!F39!!!!!!
S!N1593177!R82!2!@dpu.schematic1(sch_1):ins1593199@discrete.\r.normal\(chips)!R_R0201_SMT_20K!!!F39!!!!!!
S!P1V8!R89!1!@dpu.schematic1(sch_1):ins814999@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F42!!!!!!
S!JTAG_EN!R89!2!@dpu.schematic1(sch_1):ins814999@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F42!!!!!!
S!IO_LED_1!R80!1!@dpu.schematic1(sch_1):ins1593243@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F43!!!!!!
S!N1593321!R80!2!@dpu.schematic1(sch_1):ins1593243@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F43!!!!!!
S!IO_LED_3!R78!1!@dpu.schematic1(sch_1):ins1593373@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F45!!!!!!
S!N1593329!R78!2!@dpu.schematic1(sch_1):ins1593373@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F45!!!!!!
S!IO_LED_2!R79!1!@dpu.schematic1(sch_1):ins1593331@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F44!!!!!!
S!N1593325!R79!2!@dpu.schematic1(sch_1):ins1593331@discrete.\r.normal\(chips)!R_R0201_SMT_1K!!!F44!!!!!!
S!IO-1!Y1!1!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-15!Y1!10!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3115101!Y1!11!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-14!Y1!12!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3115124!Y1!13!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3309472!Y1!14!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!15!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-13!Y1!16!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!17!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-12!Y1!18!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!19!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!2!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-11!Y1!20!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!21!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-10!Y1!22!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3115963!Y1!23!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-9!Y1!24!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!25!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-8!Y1!26!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!27!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-7!Y1!28!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!29!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-2!Y1!3!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-6!Y1!30!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!31!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-5!Y1!32!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!33!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-4!Y1!34!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!35!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO-3!Y1!36!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!37!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!38!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!P1V8!Y1!39!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!P3V3!Y1!4!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!GND!Y1!40!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!GND!Y1!41!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3115032!Y1!5!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!6!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3115055!Y1!7!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!!Y1!8!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!N3115078!Y1!9!@dpu.schematic1(sch_1):ins3114870@library1.\fh35c-39s-0dshw.normal\(chips)!FH35C-39S-0DSHW_FH35C-39S-0D3SHW_HIROSE FH35C-39S-0.3SHW!!!F3!!!!!!
S!IO_T4!J2!1!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-6!J2!10!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!IO_T9!J2!11!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-4!J2!12!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!IO_R2!J2!13!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!14!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!15!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!16!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!17!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-7!J2!18!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!19!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-3!J2!2!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-8!J2!20!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!21!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!22!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!P1V8!J2!23!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!24!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!P1V8!J2!25!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-1!J2!26!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!P1V8!J2!27!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-5!J2!28!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!P1V8!J2!29!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!IO_T3!J2!3!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!30!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!EIO-2!J2!4!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!IO_T2!J2!5!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!6!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!IO_R1!J2!7!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J2!8!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!IO_P1!J2!9!@dpu.schematic1(sch_1):ins3113239@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F144!!!!!!
S!!J4!1!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!GND!J4!10!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!11!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!GND!J4!12!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!13!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!14!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!IO_E10!J4!15!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P2V8!J4!16!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!IO_F10!J4!17!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P2V8!J4!18!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!19!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!2!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P2V8!J4!20!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!21!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P2V8!J4!22!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!IO_G12!J4!23!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P3V3!J4!24!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!IO_G13!J4!25!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P3V3!J4!26!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!27!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P3V3!J4!28!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!PWR_EN_EXT!J4!29!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!3!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P3V3!J4!30!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!4!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!!J4!5!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!GND!J4!6!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!IO_H14!J4!7!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!GND!J4!8!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!IO_G14!J4!9!@dpu.schematic1(sch_1):ins3113377@library1.\conn-2x15p.normal\(chips)!CONN-2X15P_DF40HC_3D0_30DS_0D4_CONN-2X15P!!!F143!!!!!!
S!P3V3!FB2!1!@dpu.schematic1(sch_1):ins2967098@discrete.\inductor.normal\(chips)!INDUCTOR_L0201_SMT_BLM15PD121SN1D!!!F150!!!!!!
S!P3V3A!FB2!2!@dpu.schematic1(sch_1):ins2967098@discrete.\inductor.normal\(chips)!INDUCTOR_L0201_SMT_BLM15PD121SN1D!!!F150!!!!!!
S!P2V8!FB3!1!@dpu.schematic1(sch_1):ins760477@discrete.\inductor.normal\(chips)!INDUCTOR_L0201_SMT_BLM15PD121SN1D!!!F149!!!!!!
S!N760503!FB3!2!@dpu.schematic1(sch_1):ins760477@discrete.\inductor.normal\(chips)!INDUCTOR_L0201_SMT_BLM15PD121SN1D!!!F149!!!!!!
S!P2V8!FB1!1!@dpu.schematic1(sch_1):ins759758@discrete.\inductor.normal\(chips)!INDUCTOR_L0201_SMT_BLM15PD121SN1D!!!F151!!!!!!
S!N760129!FB1!2!@dpu.schematic1(sch_1):ins759758@discrete.\inductor.normal\(chips)!INDUCTOR_L0201_SMT_BLM15PD121SN1D!!!F151!!!!!!
S!TCK!R86!1!@dpu.schematic1(sch_1):ins907859@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F58!!!!!!
S!GND!R86!2!@dpu.schematic1(sch_1):ins907859@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F58!!!!!!
S!P1V8!R61!1!@dpu.schematic1(sch_1):ins2456536@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F62!!!!!!
S!H1_RST!R61!2!@dpu.schematic1(sch_1):ins2456536@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F62!!!!!!
S!H1_CS!R62!1!@dpu.schematic1(sch_1):ins2467043@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F61!!!!!!
S!P1V8!R62!2!@dpu.schematic1(sch_1):ins2467043@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F61!!!!!!
S!P1V8!R63!1!@dpu.schematic1(sch_1):ins2471610@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F60!!!!!!
S!H2_RST!R63!2!@dpu.schematic1(sch_1):ins2471610@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F60!!!!!!
S!H2_CS!R64!1!@dpu.schematic1(sch_1):ins2471096@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F59!!!!!!
S!P1V8!R64!2!@dpu.schematic1(sch_1):ins2471096@discrete.\r.normal\(chips)!R_R0201_SMT_2.2K!!!F59!!!!!!
S!IR_5V0!R75!1!@dpu.schematic1(sch_1):ins2861436@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F46!!!!!!
S!IR_3V3_EN!R75!2!@dpu.schematic1(sch_1):ins2861436@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F46!!!!!!
S!IR_3V3!R74!1!@dpu.schematic1(sch_1):ins2863883@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F47!!!!!!
S!IR_1V8_EN!R74!2!@dpu.schematic1(sch_1):ins2863883@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F47!!!!!!
S!GND!R71!1!@dpu.schematic1(sch_1):ins3057305@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F50!!!!!!
S!IR_1V8_EN!R71!2!@dpu.schematic1(sch_1):ins3057305@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F50!!!!!!
S!GND!R70!1!@dpu.schematic1(sch_1):ins3056473@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F51!!!!!!
S!LD_3V3_EN!R70!2!@dpu.schematic1(sch_1):ins3056473@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F51!!!!!!
S!GND!R73!1!@dpu.schematic1(sch_1):ins2826036@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F48!!!!!!
S!IR_PWR_EN!R73!2!@dpu.schematic1(sch_1):ins2826036@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F48!!!!!!
S!GND!R72!1!@dpu.schematic1(sch_1):ins2859824@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F49!!!!!!
S!IR_3V3_EN!R72!2!@dpu.schematic1(sch_1):ins2859824@discrete.\r.normal\(chips)!R_R0201_SMT_100K!!!F49!!!!!!
S!PROGRAM_N!R50!1!@dpu.schematic1(sch_1):ins2397311@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F74!!!!!!
S!P1V8!R50!2!@dpu.schematic1(sch_1):ins2397311@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F74!!!!!!
S!P1V8!R88!1!@dpu.schematic1(sch_1):ins909825@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F67!!!!!!
S!TDI!R88!2!@dpu.schematic1(sch_1):ins909825@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F67!!!!!!
S!P1V8!R87!1!@dpu.schematic1(sch_1):ins902457@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F68!!!!!!
S!TMS!R87!2!@dpu.schematic1(sch_1):ins902457@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F68!!!!!!
S!P1V8!R85!1!@dpu.schematic1(sch_1):ins909851@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F69!!!!!!
S!TDO!R85!2!@dpu.schematic1(sch_1):ins909851@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F69!!!!!!
S!DONE!R53!1!@dpu.schematic1(sch_1):ins2398716@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F71!!!!!!
S!P1V8!R53!2!@dpu.schematic1(sch_1):ins2398716@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F71!!!!!!
S!P1V8!R48!1!@dpu.schematic1(sch_1):ins2405328@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F75!!!!!!
S!INIT_N!R48!2!@dpu.schematic1(sch_1):ins2405328@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F75!!!!!!
S!MCSN!R51!1!@dpu.schematic1(sch_1):ins902040@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F73!!!!!!
S!P1V8!R51!2!@dpu.schematic1(sch_1):ins902040@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F73!!!!!!
S!MD3!R52!1!@dpu.schematic1(sch_1):ins2442223@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F72!!!!!!
S!P1V8!R52!2!@dpu.schematic1(sch_1):ins2442223@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F72!!!!!!
S!MD2!R55!1!@dpu.schematic1(sch_1):ins2443593@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F70!!!!!!
S!P1V8!R55!2!@dpu.schematic1(sch_1):ins2443593@discrete.\r.normal\(chips)!R_R0201_SMT_4.7K!!!F70!!!!!!
S!MCSN!U9!1!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!GND!U9!EP!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!GND!U9!4!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!MD3!U9!7!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!N900708!U9!6!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!MD0!U9!5!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!MD1!U9!2!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!P1V8!U9!8!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!MD2!U9!3!@dpu.schematic1(sch_1):ins3041857@library1.\gd25q128esigr.normal\(chips)!GD25Q128ESIGR_WSON-8-EP-6X5MM_ W25Q32JWZPIQ_TR!!!F4!!!!!!
S!GND!C43!1!@dpu.schematic1(sch_1):ins2922726@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_10NF!!!F179!!!!!!
S!N2922742!C43!2!@dpu.schematic1(sch_1):ins2922726@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_10NF!!!F179!!!!!!
S!GND!C38!1!@dpu.schematic1(sch_1):ins2938905@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_12PF!!!F181!!!!!!
S!N2934366!C38!2!@dpu.schematic1(sch_1):ins2938905@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_12PF!!!F181!!!!!!
S!GND!C32!1!@dpu.schematic1(sch_1):ins2951729@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_12PF!!!F182!!!!!!
S!N2933507!C32!2!@dpu.schematic1(sch_1):ins2951729@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_12PF!!!F182!!!!!!
S!P1V8!R14!1!@dpu.schematic1(sch_1):ins1026825@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F115!!!!!!
S!N1026851!R14!2!@dpu.schematic1(sch_1):ins1026825@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F115!!!!!!
S!P1V8!R11!1!@dpu.schematic1(sch_1):ins1024358@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F117!!!!!!
S!SPI_CS!R11!2!@dpu.schematic1(sch_1):ins1024358@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F117!!!!!!
S!P1V8!R12!1!@dpu.schematic1(sch_1):ins1026799@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F116!!!!!!
S!N1026841!R12!2!@dpu.schematic1(sch_1):ins1026799@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F116!!!!!!
S!P1V8!R17!1!@dpu.schematic1(sch_1):ins759294@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F113!!!!!!
S!DVP_SCL!R17!2!@dpu.schematic1(sch_1):ins759294@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F113!!!!!!
S!P1V8!R16!1!@dpu.schematic1(sch_1):ins759268@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F114!!!!!!
S!DVP_SDA!R16!2!@dpu.schematic1(sch_1):ins759268@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F114!!!!!!
S!P3V3!R10!1!@dpu.schematic1(sch_1):ins2906009@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F118!!!!!!
S!ETH_RST!R10!2!@dpu.schematic1(sch_1):ins2906009@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F118!!!!!!
S!ETH_INT!R21!1!@dpu.schematic1(sch_1):ins2928209@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F112!!!!!!
S!P3V3!R21!2!@dpu.schematic1(sch_1):ins2928209@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F112!!!!!!
S!ETH_CSN!R24!1!@dpu.schematic1(sch_1):ins2928372@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F111!!!!!!
S!P3V3!R24!2!@dpu.schematic1(sch_1):ins2928372@discrete.\r.normal\(chips)!R_R0201_SMT_10K!!!F111!!!!!!
S!N2910858!R33!1!@dpu.schematic1(sch_1):ins2910838@discrete.\r.normal\(chips)!R_R0201_SMT_12.4K,1%!!!F80!!!!!!
S!GND!R33!2!@dpu.schematic1(sch_1):ins2910838@discrete.\r.normal\(chips)!R_R0201_SMT_12.4K,1%!!!F80!!!!!!
S!N2934366!R29!1!@dpu.schematic1(sch_1):ins2934274@discrete.\r.normal\(chips)!R_R0201_SMT_1M!!!F83!!!!!!
S!N2933507!R29!2!@dpu.schematic1(sch_1):ins2934274@discrete.\r.normal\(chips)!R_R0201_SMT_1M!!!F83!!!!!!
S!IR_UART_RX!R69!1!@dpu.schematic1(sch_1):ins2822354@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F84!!!!!!
S!N2822398!R69!2!@dpu.schematic1(sch_1):ins2822354@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F84!!!!!!
S!IR_UART_TX!R68!1!@dpu.schematic1(sch_1):ins2822380@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F85!!!!!!
S!N2822416!R68!2!@dpu.schematic1(sch_1):ins2822380@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F85!!!!!!
S!N762812!R28!1!@dpu.schematic1(sch_1):ins762770@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F87!!!!!!
S!P1V8!R28!2!@dpu.schematic1(sch_1):ins762770@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F87!!!!!!
S!N990170!R39!1!@dpu.schematic1(sch_1):ins990088@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F86!!!!!!
S!P1V8!R39!2!@dpu.schematic1(sch_1):ins990088@discrete.\r.normal\(chips)!R_R0201_SMT_0R!!!F86!!!!!!
S!GND!R90!1!@dpu.schematic1(sch_1):ins815023@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F105!!!!!!
S!JTAG_EN!R90!2!@dpu.schematic1(sch_1):ins815023@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F105!!!!!!
S!N1026851!R15!1!@dpu.schematic1(sch_1):ins1466623@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F109!!!!!!
S!GND!R15!2!@dpu.schematic1(sch_1):ins1466623@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F109!!!!!!
S!N1026841!R13!1!@dpu.schematic1(sch_1):ins1466597@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F110!!!!!!
S!GND!R13!2!@dpu.schematic1(sch_1):ins1466597@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F110!!!!!!
S!N900708!R56!1!@dpu.schematic1(sch_1):ins2502925@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F106!!!!!!
S!GND!R56!2!@dpu.schematic1(sch_1):ins2502925@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F106!!!!!!
S!N762812!R32!1!@dpu.schematic1(sch_1):ins762796@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F108!!!!!!
S!GND!R32!2!@dpu.schematic1(sch_1):ins762796@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F108!!!!!!
S!N990170!R37!1!@dpu.schematic1(sch_1):ins990152@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F107!!!!!!
S!GND!R37!2!@dpu.schematic1(sch_1):ins990152@discrete.\r.normal\(chips)!R_R0201_SMT_DNP!!!F107!!!!!!
S!TN!R20!1!@dpu.schematic1(sch_1):ins2918445@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F98!!!!!!
S!N2902183!R20!2!@dpu.schematic1(sch_1):ins2918445@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F98!!!!!!
S!TP!R22!1!@dpu.schematic1(sch_1):ins2918471@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F97!!!!!!
S!N2902195!R22!2!@dpu.schematic1(sch_1):ins2918471@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F97!!!!!!
S!RN!R25!1!@dpu.schematic1(sch_1):ins2918777@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F96!!!!!!
S!N2902207!R25!2!@dpu.schematic1(sch_1):ins2918777@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F96!!!!!!
S!RP!R27!1!@dpu.schematic1(sch_1):ins2918793@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F95!!!!!!
S!N2902219!R27!2!@dpu.schematic1(sch_1):ins2918793@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F95!!!!!!
S!MCLK!R54!1!@dpu.schematic1(sch_1):ins903651@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F92!!!!!!
S!N900708!R54!2!@dpu.schematic1(sch_1):ins903651@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F92!!!!!!
S!N763219!R30!1!@dpu.schematic1(sch_1):ins970726@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F94!!!!!!
S!DVP_MCLK!R30!2!@dpu.schematic1(sch_1):ins970726@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F94!!!!!!
S!N990230!R38!1!@dpu.schematic1(sch_1):ins990204@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F93!!!!!!
S!SYS_CLK!R38!2!@dpu.schematic1(sch_1):ins990204@discrete.\r.normal\(chips)!R_R0201_SMT_33R!!!F93!!!!!!
S!N762812!Y3!1!@dpu.schematic1(sch_1):ins762348@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_24.0MHZ!!!F1!!!!!!
S!GND!Y3!2!@dpu.schematic1(sch_1):ins762348@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_24.0MHZ!!!F1!!!!!!
S!N763219!Y3!3!@dpu.schematic1(sch_1):ins762348@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_24.0MHZ!!!F1!!!!!!
S!P1V8!Y3!4!@dpu.schematic1(sch_1):ins762348@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_24.0MHZ!!!F1!!!!!!
S!N990170!Y4!1!@dpu.schematic1(sch_1):ins990104@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_25.0MHZ!!!F0!!!!!!
S!GND!Y4!2!@dpu.schematic1(sch_1):ins990104@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_25.0MHZ!!!F0!!!!!!
S!N990230!Y4!3!@dpu.schematic1(sch_1):ins990104@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_25.0MHZ!!!F0!!!!!!
S!P1V8!Y4!4!@dpu.schematic1(sch_1):ins990104@library1.\oscillator.normal\(chips)!OSCILLATOR_SMD2016-4P_25.0MHZ!!!F0!!!!!!
S!N2920519!C44!1!@dpu.schematic1(sch_1):ins2920503@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_4.7UF!!!F178!!!!!!
S!GND!C44!2!@dpu.schematic1(sch_1):ins2920503@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_4.7UF!!!F178!!!!!!
S!N29811470!C28!1!@dpu.schematic1(sch_1):ins2981137@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F186!!!!!!
S!CENTER12!C28!2!@dpu.schematic1(sch_1):ins2981137@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F186!!!!!!
S!N29812170!C33!1!@dpu.schematic1(sch_1):ins2981207@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F185!!!!!!
S!CENTER56!C33!2!@dpu.schematic1(sch_1):ins2981207@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F185!!!!!!
S!N29812430!C39!1!@dpu.schematic1(sch_1):ins2981233@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F184!!!!!!
S!SPARE7!C39!2!@dpu.schematic1(sch_1):ins2981233@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F184!!!!!!
S!N29812690!C42!1!@dpu.schematic1(sch_1):ins2981259@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F183!!!!!!
S!SPARE8!C42!2!@dpu.schematic1(sch_1):ins2981259@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_10NF/100V!!!F183!!!!!!
S!GND_EARTH!C35!1!@dpu.schematic1(sch_1):ins2982688@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_1000PF/2KV!!!F180!!!!!!
S!N2982594!C35!2!@dpu.schematic1(sch_1):ins2982688@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_1000PF/2KV!!!F180!!!!!!
S!N2071821!C16!1!@dpu.schematic1(sch_1):ins2072015@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_16PF!!!F193!!!!!!
S!P2V8!C16!2!@dpu.schematic1(sch_1):ins2072015@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_16PF!!!F193!!!!!!
S!IR_5V0!J7!1!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_1V8!J7!10!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!11!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_1V8!J7!12!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_3V3!J7!13!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!14!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_3V3!J7!15!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!16!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!17!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D0!J7!18!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D1!J7!19!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_5V0!J7!2!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D2!J7!20!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D3!J7!21!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D4!J7!22!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D5!J7!23!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D6!J7!24!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D7!J7!25!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D8!J7!26!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D9!J7!27!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D10!J7!28!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D11!J7!29!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_5V0!J7!3!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D12!J7!30!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D13!J7!31!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D14!J7!32!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_D15!J7!33!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_HSYNC!J7!34!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_VSYNC!J7!35!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_PCLK!J7!36!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!37!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!38!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!39!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_5V0!J7!4!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!40!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!41!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!42!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!43!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!44!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!45!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!46!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!47!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!48!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!49!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!5!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!N2822398!J7!50!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!51!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!N2822416!J7!52!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!53!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!54!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!55!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!56!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!57!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!58!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!59!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!6!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!60!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!61!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!62!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!63!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!64!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!65!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!66!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!67!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!68!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!69!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!7!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!!J7!70!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!GND!J7!8!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!IR_1V8!J7!9!@dpu.schematic1(sch_1):ins2821946@library1.\header2x35.normal\(chips)!HEADER2X35_DF40HC-70DS__DF40HC(3.0)-70DS-0.4V(51)!!!F139!!!!!!
S!N29812690!R34!1!@dpu.schematic1(sch_1):ins2981725@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F88!!!!!!
S!N2982594!R34!2!@dpu.schematic1(sch_1):ins2981725@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F88!!!!!!
S!N29811470!R23!1!@dpu.schematic1(sch_1):ins2981635@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F91!!!!!!
S!N2982594!R23!2!@dpu.schematic1(sch_1):ins2981635@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F91!!!!!!
S!N29812170!R26!1!@dpu.schematic1(sch_1):ins2981669@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F90!!!!!!
S!N2982594!R26!2!@dpu.schematic1(sch_1):ins2981669@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F90!!!!!!
S!N29812430!R31!1!@dpu.schematic1(sch_1):ins2981697@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F89!!!!!!
S!N2982594!R31!2!@dpu.schematic1(sch_1):ins2981697@discrete.\r.normal\(chips)!R_R0603_SMT_75!!!F89!!!!!!
S!GND!R4!1!@dpu.schematic1(sch_1):ins2071899@discrete.\r.normal\(chips)!R_R0402_SMT_49.9K!!!F79!!!!!!
S!N2071821!R4!2!@dpu.schematic1(sch_1):ins2071899@discrete.\r.normal\(chips)!R_R0402_SMT_49.9K!!!F79!!!!!!
S!N2071821!R9!1!@dpu.schematic1(sch_1):ins2071915@discrete.\r.normal\(chips)!R_R0402_SMT_154K!!!F37!!!!!!
S!P2V8!R9!2!@dpu.schematic1(sch_1):ins2071915@discrete.\r.normal\(chips)!R_R0402_SMT_154K!!!F37!!!!!!
S!N2966270!R7!1!@dpu.schematic1(sch_1):ins2966224@discrete.\r.normal\(chips)!R_R0402_SMT_330R!!!F65!!!!!!
S!P3V3!R7!2!@dpu.schematic1(sch_1):ins2966224@discrete.\r.normal\(chips)!R_R0402_SMT_330R!!!F65!!!!!!
S!N2966266!R49!1!@dpu.schematic1(sch_1):ins2966250@discrete.\r.normal\(chips)!R_R0402_SMT_330R!!!F66!!!!!!
S!P3V3!R49!2!@dpu.schematic1(sch_1):ins2966250@discrete.\r.normal\(chips)!R_R0402_SMT_330R!!!F66!!!!!!
S!N2837557!U5!12!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!N2837561!U5!10!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!GND!U5!EP!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!GND!U5!11!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!IR_1V8_EN!U5!3!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!IR_PWR_EN!U5!5!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!P5V0!U5!4!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!P1V8!U5!1!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!P1V8!U5!2!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!P5V0!U5!6!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!P5V0!U5!7!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!IR_1V8!U5!13!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!IR_1V8!U5!14!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!IR_5V0!U5!8!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!IR_5V0!U5!9!@dpu.schematic1(sch_1):ins2823877@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F21!!!!!!
S!N2851475!U6!12!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!N2851539!U6!10!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!GND!U6!EP!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!GND!U6!11!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!LD_3V3_EN!U6!3!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!IR_3V3_EN!U6!5!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!P5V0!U6!4!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!P3V3!U6!1!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!P3V3!U6!2!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!P3V3!U6!6!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!P3V3!U6!7!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!LD_3V3!U6!13!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!LD_3V3!U6!14!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!IR_3V3!U6!8!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!IR_3V3!U6!9!@dpu.schematic1(sch_1):ins2851353@library1.\tps22976dpur.normal\(chips)!TPS22976DPUR_WSON-14-EP_TPS22976DPUR!!!F20!!!!!!
S!N2922742!U12!22!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ACTLED!U12!27!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!14!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!16!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!19!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!3!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!48!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!9!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3A!U12!11!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3A!U12!15!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3A!U12!17!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3A!U12!21!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3A!U12!4!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3A!U12!8!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!7!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!26!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2910858!U12!10!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!GND!U12!29!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ETH_INT!U12!36!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!LINKLED!U12!25!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ETH_MISO!U12!34!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ETH_MOSI!U12!35!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!NC.12!U12!12!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!13!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!46!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!47!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3!U12!45!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3!U12!44!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3!U12!43!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ETH_RST!U12!37!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!23!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!38!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!39!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!40!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!41!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!42!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2902207!U12!5!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2902219!U12!6!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ETH_SCLK!U12!33!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!ETH_CSN!U12!32!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!24!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2920519!U12!20!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2902183!U12!1!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2902195!U12!2!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!!U12!18!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!P3V3!U12!28!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2934366!U12!30!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!N2933507!U12!31!@dpu.schematic1(sch_1):ins2898169@library1.\w5500.normal\(chips)!W5500_LQFP-48_W5500!!!F25!!!!!!
S!TP!U13!1!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!SPARE8!U13!10!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!N2966270!U13!11!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!ACTLED!U13!12!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!N2966266!U13!13!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!LINKLED!U13!14!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!TN!U13!2!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!CENTER12!U13!3!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!CENTER56!U13!4!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!RP!U13!5!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!RN!U13!6!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!!U13!7!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!!U13!8!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!SPARE7!U13!9!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!GND!U13!GND1!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!GND!U13!GND2!@dpu.schematic1(sch_1):ins2988418@library1.\hy931147c.normal\(chips)!HY931147C_RJ-45-POE_HY931147C!!!F24!!!!!!
S!N2934366!Y2!1!@dpu.schematic1(sch_1):ins2929768@library1.\cry2016-4p.normal\(chips)!CRY2016-4P_SMD2016-4P_XRCGB-25MHZ!!!F2!!!!!!
S!N2933507!Y2!3!@dpu.schematic1(sch_1):ins2929768@library1.\cry2016-4p.normal\(chips)!CRY2016-4P_SMD2016-4P_XRCGB-25MHZ!!!F2!!!!!!
S!GND!Y2!2!@dpu.schematic1(sch_1):ins2929768@library1.\cry2016-4p.normal\(chips)!CRY2016-4P_SMD2016-4P_XRCGB-25MHZ!!!F2!!!!!!
S!GND!Y2!4!@dpu.schematic1(sch_1):ins2929768@library1.\cry2016-4p.normal\(chips)!CRY2016-4P_SMD2016-4P_XRCGB-25MHZ!!!F2!!!!!!
S!GND!C20!1!@dpu.schematic1(sch_1):ins2072267@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F192!!!!!!
S!P5V0!C20!2!@dpu.schematic1(sch_1):ins2072267@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F192!!!!!!
S!GND!C21!1!@dpu.schematic1(sch_1):ins2071831@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F191!!!!!!
S!P5V0!C21!2!@dpu.schematic1(sch_1):ins2071831@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F191!!!!!!
S!GND!C63!1!@dpu.schematic1(sch_1):ins1374248@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F187!!!!!!
S!P1V8!C63!2!@dpu.schematic1(sch_1):ins1374248@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F187!!!!!!
S!P1V8!C54!1!@dpu.schematic1(sch_1):ins2230546@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F190!!!!!!
S!GND!C54!2!@dpu.schematic1(sch_1):ins2230546@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F190!!!!!!
S!GND!C61!1!@dpu.schematic1(sch_1):ins1606612@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F189!!!!!!
S!P5V0!C61!2!@dpu.schematic1(sch_1):ins1606612@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F189!!!!!!
S!GND!C62!1!@dpu.schematic1(sch_1):ins1604948@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F188!!!!!!
S!P5V0!C62!2!@dpu.schematic1(sch_1):ins1604948@discrete.\cap np.normal\(chips)!CAP NP_C0603_SMT_22UF!!!F188!!!!!!
S!P5V0_IN!F1!1!@dpu.schematic1(sch_1):ins3183308@discrete.\fuse.normal\(chips)!FUSE_R0805_1AMP!!!F152!!!!!!
S!P5V0!F1!2!@dpu.schematic1(sch_1):ins3183308@discrete.\fuse.normal\(chips)!FUSE_R0805_1AMP!!!F152!!!!!!
S!N1609517!R84!1!@dpu.schematic1(sch_1):ins1608976@discrete.\r.normal\(chips)!R_R0402_SMT_10R!!!F52!!!!!!
S!P5V0!R84!2!@dpu.schematic1(sch_1):ins1608976@discrete.\r.normal\(chips)!R_R0402_SMT_10R!!!F52!!!!!!
S!N2072037!R67!1!@dpu.schematic1(sch_1):ins2071995@discrete.\r.normal\(chips)!R_R0402_SMT_10R!!!F53!!!!!!
S!P5V0!R67!2!@dpu.schematic1(sch_1):ins2071995@discrete.\r.normal\(chips)!R_R0402_SMT_10R!!!F53!!!!!!
S!INIT_N!U7!D11!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!PROGRAM_N!U7!C12!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!MCLK!U7!C16!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!DONE!U7!B16!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!MCSN!U7!C15!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!MD0!U7!C14!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!MD1!U7!D16!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!MD2!U7!D15!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!MD3!U7!D12!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!C13!U7!C13!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!IR_D0!U7!E15!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!IO-15!U7!E16!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!P1V8!U7!D13!@dpu.schematic1(sch_1):ins795660@latticeplds.\lifcl-40-bg256a.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F19!!!!!!
S!JTAG_EN!U7!D10!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D3!U7!E13!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!TDO!U7!E14!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D8!U7!G9!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D4!U7!G10!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!TCK!U7!F14!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D5!U7!F15!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!BIO-3!U7!G11!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO_G12!U7!G12!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO_G13!U7!G13!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO_G14!U7!G14!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO-14!U7!F16!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO-12!U7!G16!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO-13!U7!G15!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D2!U7!F9!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D6!U7!E9!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO_E10!U7!E10!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IR_D1!U7!E12!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!TMS!U7!E11!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO_F10!U7!F10!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!TDI!U7!F11!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!P1V8!U7!F13!@dpu.schematic1(sch_1):ins795772@latticeplds.\lifcl-40-bg256b.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F18!!!!!!
S!IO-11!U7!H16!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IR_D7!U7!H15!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IO_H14!U7!H14!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!BIO-9!U7!H11!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!BIO-8!U7!H10!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IO-10!U7!H13!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IO_LED_3!U7!H12!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IO-9!U7!J16!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IR_D9!U7!J15!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IR_D12!U7!J11!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IO_LED_2!U7!J12!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IR_D14!U7!K11!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!IR_D11!U7!K12!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!P1V8!U7!J13!@dpu.schematic1(sch_1):ins795916@latticeplds.\lifcl-40-bg256c.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F17!!!!!!
S!H2_RWDS0!U7!R11!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D2!U7!P11!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_RST!U7!P10!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_CS!U7!R10!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!SPI_CS!U7!T12!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IR_UART_RX!U7!T11!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D3!U7!R12!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!SPI_SO!U7!T13!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D5!U7!R13!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D6!U7!R14!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D0!U7!N12!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D4!U7!N11!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_CKP!U7!T14!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_CKN!U7!T15!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IO-3!U7!R16!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D11!U7!R15!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D7!U7!P14!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D1!U7!N13!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D13!U7!P15!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IO-4!U7!P16!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IR_PCLK!U7!M14!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D15!U7!N14!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IR_VSYNC!U7!N16!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D9!U7!N15!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D12!U7!M12!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_D8!U7!M11!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IO_LED_1!U7!L11!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H1_D8!U7!L10!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!H2_RWDS1!U7!M13!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IR_D13!U7!L12!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IR_D15!U7!M16!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IR_HSYNC!U7!M15!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!P1V8!U7!P12!@dpu.schematic1(sch_1):ins796030@latticeplds.\lifcl-40-bg256d.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F16!!!!!!
S!IO_R1!U7!R1!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!IO_R2!U7!R2!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_RWDS0!U7!R3!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!IO_T2!U7!T2!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!IO_T3!U7!T3!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!IO_T4!U7!T4!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D5!U7!R5!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_CS!U7!P5!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D3!U7!R4!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D4!U7!P4!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!SPI_SI!U7!T5!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D6!U7!R6!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!SPI_SCK!U7!T6!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D7!U7!R7!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_CKP!U7!T7!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_CKN!U7!T8!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_RST!U7!P6!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D0!U7!P7!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D10!U7!L8!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D14!U7!L9!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_RWDS1!U7!N8!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D15!U7!N9!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D12!U7!M9!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!FP_LED1!U7!M8!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!IO_T9!U7!T9!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!IR_UART_TX!U7!T10!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D1!U7!R8!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D11!U7!P8!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D9!U7!R9!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H1_D13!U7!P9!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H2_D14!U7!M10!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!H2_D10!U7!N10!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!P1V8!U7!N6!@dpu.schematic1(sch_1):ins805737@latticeplds.\lifcl-40-bg256e.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F15!!!!!!
S!EIO-1!U7!L6!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!IR_D10!U7!K7!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!IO_P1!U7!P1!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!TP_P2!U7!P2!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!H1_D2!U7!P3!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!!U7!N3!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!!U7!N4!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!IR_PWR_EN!U7!M4!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!!U7!L7!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!FP_LED0!U7!M7!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!P1V8!U7!N5!@dpu.schematic1(sch_1):ins804173@latticeplds.\lifcl-40-bg256f.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F14!!!!!!
S!EIO-3!U7!H6!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!EIO-2!U7!H5!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_VSYNC!U7!H4!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_HSYNC!U7!H3!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!E_CSN!U7!H1!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_D7!U7!H2!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!EIO-5!U7!J6!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_RST!U7!J5!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!E_SCLK!U7!J1!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_PWDN!U7!J2!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!E_MISO!U7!K1!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!K2!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!K4!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!K3!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!EIO-7!U7!K6!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!EIO-8!U7!K5!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!E_MOSI!U7!L1!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!L2!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!E_INT!U7!M1!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_SDA!U7!M2!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!UPLD_TXD2!U7!L4!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!L5!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!M3!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_SCL!U7!L3!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!!U7!N2!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!E_RST!U7!N1!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!P1V8!U7!J4!@dpu.schematic1(sch_1):ins807321@latticeplds.\lifcl-40-bg256g.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F13!!!!!!
S!DVP_D5!U7!F6!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!EIO-4!U7!G6!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_PCLK!U7!F4!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!EIO-6!U7!G4!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_D6!U7!G3!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!SYS_CLK!U7!D4!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_D4!U7!D5!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_D2!U7!D6!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_D1!U7!E6!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_D0!U7!E4!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!DVP_D3!U7!E5!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!P1V8!U7!F5!@dpu.schematic1(sch_1):ins807800@latticeplds.\lifcl-40-bg256h.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F12!!!!!!
S!MIPI1_CLK-!U7!D2!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!MIPI1_CLK+!U7!D1!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!MIPI1_D0-!U7!E2!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!MIPI1_D1-!U7!C2!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!!U7!F2!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!!U7!B2!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!MIPI1_D0+!U7!E1!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!MIPI1_D1+!U7!C1!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!!U7!F1!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!!U7!B1!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!P1V8!U7!E3!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!P1V0!U7!C4!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!P1V0!U7!A2!@dpu.schematic1(sch_1):ins808279@latticeplds.\lifcl-40-bg256i.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F11!!!!!!
S!MIPI2_CLK-!U7!B5!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!MIPI2_CLK+!U7!A5!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!MIPI2_D0-!U7!B4!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!MIPI2_D1-!U7!B6!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!!U7!B3!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!!U7!B7!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!MIPI2_D0+!U7!A4!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!MIPI2_D1+!U7!A6!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!!U7!A3!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!!U7!A7!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!P1V8!U7!C8!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!P1V0!U7!C7!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!P1V0!U7!C5!@dpu.schematic1(sch_1):ins808633@latticeplds.\lifcl-40-bg256j.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F10!!!!!!
S!!U7!K13!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!IO-8!U7!K16!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!!U7!K14!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!IO-7!U7!K15!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!IO-5!U7!L15!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!IO-6!U7!L16!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!P1V8!U7!L14!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!GND!U7!L13!@dpu.schematic1(sch_1):ins808705@latticeplds.\lifcl-40-bg256k.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F9!!!!!!
S!!U7!B12!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!C11!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!A14!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!A15!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!A11!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!A12!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!B9!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!!U7!A9!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!P1V8!U7!B11!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!P1V8!U7!B13!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!P1V0!U7!B15!@dpu.schematic1(sch_1):ins809525@latticeplds.\lifcl-40-bg256l.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F8!!!!!!
S!P1V0!U7!D7!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V0!U7!D9!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V0!U7!H7!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V0!U7!J10!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V0!U7!K9!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V8!U7!F8!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V8!U7!G7!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V8!U7!F7!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V8!U7!K10!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V8!U7!K8!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!P1V8!U7!M6!@dpu.schematic1(sch_1):ins809589@latticeplds.\lifcl-40-bg256m.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F7!!!!!!
S!GND!U7!C10!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!C9!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!D14!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!D8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!E7!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!E8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!F12!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!G2!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!G5!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!G8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!H8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!H9!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!J14!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!J3!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!J7!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!J8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!J9!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!M5!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!N7!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!P13!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!T1!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!T16!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!A1!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!A8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!B8!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!C3!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!C6!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!D3!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!F3!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!G1!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!A10!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!A13!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!A16!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!B10!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!GND!U7!B14!@dpu.schematic1(sch_1):ins809723@latticeplds.\lifcl-40-bg256n.normal\(chips)!LIFCL-40-BG256_CABGA-256_(S1+S2+S3+S4+S5+S6+S7+S8+S9+S10+S11+S12+S13+S14)_LIFCL-40-7BG256I!!!F6!!!!!!
S!N3194934!LD2!1!@dpu.schematic1(sch_1):ins3194888@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F132!!!!!!
S!N3195021!LD2!2!@dpu.schematic1(sch_1):ins3194888@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F132!!!!!!
S!!LD2!4!@dpu.schematic1(sch_1):ins3194888@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F132!!!!!!
S!!LD2!3!@dpu.schematic1(sch_1):ins3194888@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F132!!!!!!
S!N3194698!LD1!1!@dpu.schematic1(sch_1):ins2897889@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F133!!!!!!
S!N3194519!LD1!2!@dpu.schematic1(sch_1):ins2897889@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F133!!!!!!
S!!LD1!4!@dpu.schematic1(sch_1):ins2897889@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F133!!!!!!
S!!LD1!3!@dpu.schematic1(sch_1):ins2897889@psu.\laserdiode_0.normal\(chips)!LASERDIODE_0_LD_CIR_THR_4P_LASERDIODE!!!F133!!!!!!
S!!U3!1!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!!U3!3!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!E_RST!U3!4!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!E_INT!U3!5!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!E_MOSI!U3!6!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!E_MISO!U3!7!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!E_SCLK!U3!8!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!E_CSN!U3!9!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!!U3!20!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!!U3!18!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!ETH_RST!U3!17!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!ETH_INT!U3!16!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!ETH_MOSI!U3!15!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!ETH_MISO!U3!14!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!ETH_SCLK!U3!13!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!ETH_CSN!U3!12!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!GND!U3!EPAD!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!GND!U3!11!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!P1V8!U3!10!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!P1V8!U3!2!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!P3V3!U3!19!@dpu.schematic1(sch_1):ins3098146@library1.\txs0108ergyr.normal\(chips)!TXS0108ERGYR_VQFN-20_TXS0108ERGYR!!!F23!!!!!!
S!GND!SW1!1!@dpu.schematic1(sch_1):ins2580586@discrete.\sw key-spst.normal\(chips)!SW KEY-SPST_SW_SMD_2P_L3D9_W3D0_P4D5_SW KEY-SPST!!!F34!!!!!!
S!PROGRAM_N!SW1!2!@dpu.schematic1(sch_1):ins2580586@discrete.\sw key-spst.normal\(chips)!SW KEY-SPST_SW_SMD_2P_L3D9_W3D0_P4D5_SW KEY-SPST!!!F34!!!!!!
S!H1_CKP!U2!B3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_CKN!U2!B2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_CS!U2!A4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D0!U2!D4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D1!U2!D3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D10!U2!F7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D11!U2!F2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D12!U2!G5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D13!U2!G1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D14!U2!G7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D15!U2!G2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D2!U2!C5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D3!U2!D5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D4!U2!D6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D5!U2!E4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D6!U2!E3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D7!U2!E2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D8!U2!F5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_D9!U2!F1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_RST!U2!A5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!A1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!E7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!G4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!A2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!A3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!A6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!B1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!B6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!C3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!C6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!!U2!D7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_RWDS0!U2!C4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H1_RWDS1!U2!F4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!B5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!C1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!C7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!D2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!E1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!E5!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!F3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!P1V8!U2!F6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!A7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!B4!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!B7!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!C2!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!D1!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!E6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!G3!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!GND!U2!G6!@dpu.schematic1(sch_1):ins2455586@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F28!!!!!!
S!H2_CKP!U1!B3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_CKN!U1!B2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_CS!U1!A4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D0!U1!D4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D1!U1!D3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D10!U1!F7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D11!U1!F2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D12!U1!G5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D13!U1!G1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D14!U1!G7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D15!U1!G2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D2!U1!C5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D3!U1!D5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D4!U1!D6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D5!U1!E4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D6!U1!E3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D7!U1!E2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D8!U1!F5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_D9!U1!F1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_RST!U1!A5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!A1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!E7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!G4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!A2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!A3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!A6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!B1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!B6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!C3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!C6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!!U1!D7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_RWDS0!U1!C4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!H2_RWDS1!U1!F4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!B5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!C1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!C7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!D2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!E1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!E5!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!F3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!P1V8!U1!F6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!A7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!B4!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!B7!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!C2!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!D1!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!E6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!G3!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!GND!U1!G6!@dpu.schematic1(sch_1):ins2471132@library1.\w958d6nbkx4i.normal\(chips)!W958D6NBKX4I_WFBGA-49_W958D6NBKX4I!!!F29!!!!!!
S!N2690332!TP7!1!@dpu.schematic1(sch_1):ins2690320@discrete.\t point f.normal\(chips)!T POINT F_TP_SMD_1D0_NP_T POINT F!!!F31!!!!!!
S!C13!TP8!1!@dpu.schematic1(sch_1):ins2591130@discrete.\t point f.normal\(chips)!T POINT F_TP_SMD_1D0_NP_T POINT F!!!F30!!!!!!
S!INIT_N!TP2!1!@dpu.schematic1(sch_1):ins2406260@discrete.\t point f.normal\(chips)!T POINT F_TP_SMD_1D0_NP_T POINT F!!!F33!!!!!!
S!DONE!TP4!1!@dpu.schematic1(sch_1):ins2405280@discrete.\t point f.normal\(chips)!T POINT F_TP_SMD_1D0_NP_T POINT F!!!F32!!!!!!
S!N2072229!C15!1!@dpu.schematic1(sch_1):ins2072411@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_200PF!!!F194!!!!!!
S!P3V3!C15!2!@dpu.schematic1(sch_1):ins2072411@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_200PF!!!F194!!!!!!
S!N2072229!R8!1!@dpu.schematic1(sch_1):ins2072335@discrete.\r.normal\(chips)!R_R0402_SMT_24.9K!!!F41!!!!!!
S!P3V3!R8!2!@dpu.schematic1(sch_1):ins2072335@discrete.\r.normal\(chips)!R_R0402_SMT_24.9K!!!F41!!!!!!
S!P3V3!C119!1!@dpu.schematic1(sch_1):ins3069424@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F250!!!!!!
S!GND!C119!2!@dpu.schematic1(sch_1):ins3069424@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F250!!!!!!
S!P1V8!C104!1!@dpu.schematic1(sch_1):ins2824373@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F252!!!!!!
S!GND!C104!2!@dpu.schematic1(sch_1):ins2824373@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F252!!!!!!
S!GND!C103!1!@dpu.schematic1(sch_1):ins2835224@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F253!!!!!!
S!IR_1V8!C103!2!@dpu.schematic1(sch_1):ins2835224@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F253!!!!!!
S!P5V0!C121!1!@dpu.schematic1(sch_1):ins2831012@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F248!!!!!!
S!GND!C121!2!@dpu.schematic1(sch_1):ins2831012@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F248!!!!!!
S!GND!C120!1!@dpu.schematic1(sch_1):ins2845839@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F249!!!!!!
S!IR_5V0!C120!2!@dpu.schematic1(sch_1):ins2845839@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F249!!!!!!
S!P3V3!C102!1!@dpu.schematic1(sch_1):ins2851285@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F254!!!!!!
S!GND!C102!2!@dpu.schematic1(sch_1):ins2851285@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F254!!!!!!
S!GND!C101!1!@dpu.schematic1(sch_1):ins2851309@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F255!!!!!!
S!LD_3V3!C101!2!@dpu.schematic1(sch_1):ins2851309@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F255!!!!!!
S!GND!C118!1!@dpu.schematic1(sch_1):ins2851629@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F251!!!!!!
S!IR_3V3!C118!2!@dpu.schematic1(sch_1):ins2851629@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F251!!!!!!
S!GND!C134!1!@dpu.schematic1(sch_1):ins1509755@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F245!!!!!!
S!P1V0!C134!2!@dpu.schematic1(sch_1):ins1509755@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F245!!!!!!
S!GND!C130!1!@dpu.schematic1(sch_1):ins1509729@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F246!!!!!!
S!P1V0!C130!2!@dpu.schematic1(sch_1):ins1509729@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F246!!!!!!
S!GND!C96!1!@dpu.schematic1(sch_1):ins775015@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F240!!!!!!
S!P1V8!C96!2!@dpu.schematic1(sch_1):ins775015@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F240!!!!!!
S!GND!C10!1!@dpu.schematic1(sch_1):ins813393@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F256!!!!!!
S!P1V8!C10!2!@dpu.schematic1(sch_1):ins813393@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F256!!!!!!
S!GND!C18!1!@dpu.schematic1(sch_1):ins817733@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F242!!!!!!
S!P1V8!C18!2!@dpu.schematic1(sch_1):ins817733@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F242!!!!!!
S!GND!C139!1!@dpu.schematic1(sch_1):ins921069@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F243!!!!!!
S!P1V8!C139!2!@dpu.schematic1(sch_1):ins921069@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F243!!!!!!
S!GND!C125!1!@dpu.schematic1(sch_1):ins776091@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F247!!!!!!
S!P1V8!C125!2!@dpu.schematic1(sch_1):ins776091@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F247!!!!!!
S!GND!C47!1!@dpu.schematic1(sch_1):ins777719@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F241!!!!!!
S!P1V8!C47!2!@dpu.schematic1(sch_1):ins777719@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F241!!!!!!
S!GND!C137!1!@dpu.schematic1(sch_1):ins804272@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F244!!!!!!
S!P1V8!C137!2!@dpu.schematic1(sch_1):ins804272@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F244!!!!!!
S!GND!C99!1!@dpu.schematic1(sch_1):ins776598@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F239!!!!!!
S!P1V8!C99!2!@dpu.schematic1(sch_1):ins776598@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_4.7UF!!!F239!!!!!!
S!GND!C91!1!@dpu.schematic1(sch_1):ins3190351@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F258!!!!!!
S!P3V3!C91!2!@dpu.schematic1(sch_1):ins3190351@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F258!!!!!!
S!GND!C112!1!@dpu.schematic1(sch_1):ins2861452@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F312!!!!!!
S!IR_3V3_EN!C112!2!@dpu.schematic1(sch_1):ins2861452@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F312!!!!!!
S!GND!C108!1!@dpu.schematic1(sch_1):ins2863913@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F316!!!!!!
S!IR_1V8_EN!C108!2!@dpu.schematic1(sch_1):ins2863913@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F316!!!!!!
S!GND!C73!1!@dpu.schematic1(sch_1):ins3177980@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F274!!!!!!
S!P3V3!C73!2!@dpu.schematic1(sch_1):ins3177980@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F274!!!!!!
S!GND!C27!1!@dpu.schematic1(sch_1):ins2962504@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F289!!!!!!
S!P3V3!C27!2!@dpu.schematic1(sch_1):ins2962504@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F289!!!!!!
S!GND!C37!1!@dpu.schematic1(sch_1):ins2967538@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F285!!!!!!
S!P3V3A!C37!2!@dpu.schematic1(sch_1):ins2967538@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F285!!!!!!
S!GND!C41!1!@dpu.schematic1(sch_1):ins2970246@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F284!!!!!!
S!P3V3A!C41!2!@dpu.schematic1(sch_1):ins2970246@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F284!!!!!!
S!GND!C46!1!@dpu.schematic1(sch_1):ins2970272@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F283!!!!!!
S!P3V3A!C46!2!@dpu.schematic1(sch_1):ins2970272@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F283!!!!!!
S!P3V3!C2!1!@dpu.schematic1(sch_1):ins3101827@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F293!!!!!!
S!GND!C2!2!@dpu.schematic1(sch_1):ins3101827@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F293!!!!!!
S!GND!C1!1!@dpu.schematic1(sch_1):ins3100809@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F320!!!!!!
S!P1V8!C1!2!@dpu.schematic1(sch_1):ins3100809@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F320!!!!!!
S!GND!C22!1!@dpu.schematic1(sch_1):ins1022597@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F292!!!!!!
S!P1V8!C22!2!@dpu.schematic1(sch_1):ins1022597@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F292!!!!!!
S!GND!C56!1!@dpu.schematic1(sch_1):ins760513@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F281!!!!!!
S!N760503!C56!2!@dpu.schematic1(sch_1):ins760513@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F281!!!!!!
S!P1V8!C31!1!@dpu.schematic1(sch_1):ins2149517@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F286!!!!!!
S!GND!C31!2!@dpu.schematic1(sch_1):ins2149517@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F286!!!!!!
S!P1V5!C29!1!@dpu.schematic1(sch_1):ins2146787@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F288!!!!!!
S!GND!C29!2!@dpu.schematic1(sch_1):ins2146787@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F288!!!!!!
S!GND!C26!1!@dpu.schematic1(sch_1):ins760113@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F290!!!!!!
S!N760129!C26!2!@dpu.schematic1(sch_1):ins760113@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F290!!!!!!
S!P1V8!C57!1!@dpu.schematic1(sch_1):ins1374232@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F280!!!!!!
S!GND!C57!2!@dpu.schematic1(sch_1):ins1374232@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F280!!!!!!
S!ETH_RST!C25!1!@dpu.schematic1(sch_1):ins2906045@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F291!!!!!!
S!GND!C25!2!@dpu.schematic1(sch_1):ins2906045@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F291!!!!!!
S!P1V8!C30!1!@dpu.schematic1(sch_1):ins762457@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F287!!!!!!
S!GND!C30!2!@dpu.schematic1(sch_1):ins762457@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F287!!!!!!
S!P1V8!C49!1!@dpu.schematic1(sch_1):ins990128@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F282!!!!!!
S!GND!C49!2!@dpu.schematic1(sch_1):ins990128@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F282!!!!!!
S!GND!C110!1!@dpu.schematic1(sch_1):ins2837525@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F314!!!!!!
S!N2837557!C110!2!@dpu.schematic1(sch_1):ins2837525@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F314!!!!!!
S!GND!C115!1!@dpu.schematic1(sch_1):ins2837541@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F309!!!!!!
S!N2837561!C115!2!@dpu.schematic1(sch_1):ins2837541@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F309!!!!!!
S!GND!C109!1!@dpu.schematic1(sch_1):ins2851439@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F315!!!!!!
S!N2851475!C109!2!@dpu.schematic1(sch_1):ins2851439@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F315!!!!!!
S!GND!C114!1!@dpu.schematic1(sch_1):ins2851493@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F310!!!!!!
S!N2851539!C114!2!@dpu.schematic1(sch_1):ins2851493@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F310!!!!!!
S!GND!C75!1!@dpu.schematic1(sch_1):ins2569778@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F272!!!!!!
S!P1V8!C75!2!@dpu.schematic1(sch_1):ins2569778@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F272!!!!!!
S!GND!C77!1!@dpu.schematic1(sch_1):ins2571357@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F270!!!!!!
S!P1V8!C77!2!@dpu.schematic1(sch_1):ins2571357@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F270!!!!!!
S!GND!C81!1!@dpu.schematic1(sch_1):ins2571373@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F266!!!!!!
S!P1V8!C81!2!@dpu.schematic1(sch_1):ins2571373@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F266!!!!!!
S!GND!C76!1!@dpu.schematic1(sch_1):ins2571389@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F271!!!!!!
S!P1V8!C76!2!@dpu.schematic1(sch_1):ins2571389@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F271!!!!!!
S!GND!C83!1!@dpu.schematic1(sch_1):ins2571405@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F265!!!!!!
S!P1V8!C83!2!@dpu.schematic1(sch_1):ins2571405@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F265!!!!!!
S!GND!C85!1!@dpu.schematic1(sch_1):ins2571421@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F263!!!!!!
S!P1V8!C85!2!@dpu.schematic1(sch_1):ins2571421@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F263!!!!!!
S!GND!C80!1!@dpu.schematic1(sch_1):ins2571437@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F267!!!!!!
S!P1V8!C80!2!@dpu.schematic1(sch_1):ins2571437@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F267!!!!!!
S!GND!C79!1!@dpu.schematic1(sch_1):ins2571453@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F268!!!!!!
S!P1V8!C79!2!@dpu.schematic1(sch_1):ins2571453@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F268!!!!!!
S!GND!C84!1!@dpu.schematic1(sch_1):ins2571469@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F264!!!!!!
S!P1V8!C84!2!@dpu.schematic1(sch_1):ins2571469@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F264!!!!!!
S!GND!C72!1!@dpu.schematic1(sch_1):ins2564571@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F275!!!!!!
S!P1V8!C72!2!@dpu.schematic1(sch_1):ins2564571@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F275!!!!!!
S!GND!C87!1!@dpu.schematic1(sch_1):ins2562403@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F261!!!!!!
S!P1V8!C87!2!@dpu.schematic1(sch_1):ins2562403@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F261!!!!!!
S!GND!C88!1!@dpu.schematic1(sch_1):ins2562429@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F260!!!!!!
S!P1V8!C88!2!@dpu.schematic1(sch_1):ins2562429@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F260!!!!!!
S!GND!C78!1!@dpu.schematic1(sch_1):ins2562455@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F269!!!!!!
S!P1V8!C78!2!@dpu.schematic1(sch_1):ins2562455@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F269!!!!!!
S!GND!C86!1!@dpu.schematic1(sch_1):ins2562481@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F262!!!!!!
S!P1V8!C86!2!@dpu.schematic1(sch_1):ins2562481@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F262!!!!!!
S!GND!C71!1!@dpu.schematic1(sch_1):ins2562507@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F276!!!!!!
S!P1V8!C71!2!@dpu.schematic1(sch_1):ins2562507@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F276!!!!!!
S!GND!C70!1!@dpu.schematic1(sch_1):ins2562533@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F277!!!!!!
S!P1V8!C70!2!@dpu.schematic1(sch_1):ins2562533@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F277!!!!!!
S!GND!C132!1!@dpu.schematic1(sch_1):ins1982077@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F300!!!!!!
S!P1V8!C132!2!@dpu.schematic1(sch_1):ins1982077@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F300!!!!!!
S!P1V8!C94!1!@dpu.schematic1(sch_1):ins830786@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F257!!!!!!
S!GND!C94!2!@dpu.schematic1(sch_1):ins830786@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F257!!!!!!
S!GND!C135!1!@dpu.schematic1(sch_1):ins835423@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F298!!!!!!
S!P1V0!C135!2!@dpu.schematic1(sch_1):ins835423@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F298!!!!!!
S!P1V0!C136!1!@dpu.schematic1(sch_1):ins919737@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F297!!!!!!
S!GND!C136!2!@dpu.schematic1(sch_1):ins919737@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F297!!!!!!
S!GND!C9!1!@dpu.schematic1(sch_1):ins813377@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F259!!!!!!
S!P1V8!C9!2!@dpu.schematic1(sch_1):ins813377@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F259!!!!!!
S!GND!C123!1!@dpu.schematic1(sch_1):ins776582@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F306!!!!!!
S!P1V8!C123!2!@dpu.schematic1(sch_1):ins776582@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F306!!!!!!
S!GND!C140!1!@dpu.schematic1(sch_1):ins776075@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F296!!!!!!
S!P1V8!C140!2!@dpu.schematic1(sch_1):ins776075@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F296!!!!!!
S!GND!C64!1!@dpu.schematic1(sch_1):ins834163@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F278!!!!!!
S!P1V8!C64!2!@dpu.schematic1(sch_1):ins834163@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F278!!!!!!
S!GND!C113!1!@dpu.schematic1(sch_1):ins824925@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F311!!!!!!
S!P1V0!C113!2!@dpu.schematic1(sch_1):ins824925@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F311!!!!!!
S!GND!C124!1!@dpu.schematic1(sch_1):ins824899@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F305!!!!!!
S!P1V8!C124!2!@dpu.schematic1(sch_1):ins824899@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F305!!!!!!
S!GND!C74!1!@dpu.schematic1(sch_1):ins817717@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F273!!!!!!
S!P1V8!C74!2!@dpu.schematic1(sch_1):ins817717@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F273!!!!!!
S!GND!C141!1!@dpu.schematic1(sch_1):ins858957@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F295!!!!!!
S!P1V8!C141!2!@dpu.schematic1(sch_1):ins858957@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F295!!!!!!
S!GND!C126!1!@dpu.schematic1(sch_1):ins774989@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F304!!!!!!
S!P1V8!C126!2!@dpu.schematic1(sch_1):ins774989@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F304!!!!!!
S!GND!C59!1!@dpu.schematic1(sch_1):ins819744@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F279!!!!!!
S!P1V8!C59!2!@dpu.schematic1(sch_1):ins819744@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F279!!!!!!
S!GND!C100!1!@dpu.schematic1(sch_1):ins819728@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F319!!!!!!
S!P1V8!C100!2!@dpu.schematic1(sch_1):ins819728@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F319!!!!!!
S!GND!C133!1!@dpu.schematic1(sch_1):ins819712@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F299!!!!!!
S!P1V8!C133!2!@dpu.schematic1(sch_1):ins819712@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F299!!!!!!
S!GND!C19!1!@dpu.schematic1(sch_1):ins804256@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F294!!!!!!
S!P1V8!C19!2!@dpu.schematic1(sch_1):ins804256@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F294!!!!!!
S!P1V0!C129!1!@dpu.schematic1(sch_1):ins992243@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F302!!!!!!
S!GND!C129!2!@dpu.schematic1(sch_1):ins992243@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F302!!!!!!
S!P1V0!C131!1!@dpu.schematic1(sch_1):ins994097@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F301!!!!!!
S!GND!C131!2!@dpu.schematic1(sch_1):ins994097@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F301!!!!!!
S!P1V0!C105!1!@dpu.schematic1(sch_1):ins1480413@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F318!!!!!!
S!GND!C105!2!@dpu.schematic1(sch_1):ins1480413@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F318!!!!!!
S!P1V0!C116!1!@dpu.schematic1(sch_1):ins1480387@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F308!!!!!!
S!GND!C116!2!@dpu.schematic1(sch_1):ins1480387@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F308!!!!!!
S!P1V0!C128!1!@dpu.schematic1(sch_1):ins818781@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F303!!!!!!
S!GND!C128!2!@dpu.schematic1(sch_1):ins818781@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F303!!!!!!
S!P1V0!C111!1!@dpu.schematic1(sch_1):ins1513986@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F313!!!!!!
S!GND!C111!2!@dpu.schematic1(sch_1):ins1513986@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F313!!!!!!
S!GND!C117!1!@dpu.schematic1(sch_1):ins921043@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F307!!!!!!
S!P1V8!C117!2!@dpu.schematic1(sch_1):ins921043@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F307!!!!!!
S!GND!C106!1!@dpu.schematic1(sch_1):ins777703@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F317!!!!!!
S!P1V8!C106!2!@dpu.schematic1(sch_1):ins777703@discrete.\cap np.normal\(chips)!CAP NP_C0201_SMT_0.1UF!!!F317!!!!!!
S!P3V3!C142!1!@dpu.schematic1(sch_1):ins3245125@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F233!!!!!!
S!GND!C142!2!@dpu.schematic1(sch_1):ins3245125@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F233!!!!!!
S!P3V3!C93!1!@dpu.schematic1(sch_1):ins3192195@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F206!!!!!!
S!GND!C93!2!@dpu.schematic1(sch_1):ins3192195@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F206!!!!!!
S!P3V3!C92!1!@dpu.schematic1(sch_1):ins3190377@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F207!!!!!!
S!GND!C92!2!@dpu.schematic1(sch_1):ins3190377@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F207!!!!!!
S!GND!C40!1!@dpu.schematic1(sch_1):ins2963118@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F224!!!!!!
S!P3V3!C40!2!@dpu.schematic1(sch_1):ins2963118@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F224!!!!!!
S!GND!C36!1!@dpu.schematic1(sch_1):ins2971841@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F226!!!!!!
S!P3V3A!C36!2!@dpu.schematic1(sch_1):ins2971841@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F226!!!!!!
S!GND!C45!1!@dpu.schematic1(sch_1):ins2971867@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F223!!!!!!
S!P3V3A!C45!2!@dpu.schematic1(sch_1):ins2971867@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F223!!!!!!
S!GND!C60!1!@dpu.schematic1(sch_1):ins2630963@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F218!!!!!!
S!P1V0!C60!2!@dpu.schematic1(sch_1):ins2630963@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F218!!!!!!
S!P1V8!C4!1!@dpu.schematic1(sch_1):ins2627518@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F225!!!!!!
S!GND!C4!2!@dpu.schematic1(sch_1):ins2627518@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F225!!!!!!
S!P1V8!C11!1!@dpu.schematic1(sch_1):ins2627544@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F236!!!!!!
S!GND!C11!2!@dpu.schematic1(sch_1):ins2627544@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F236!!!!!!
S!P1V8!C3!1!@dpu.schematic1(sch_1):ins2627570@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F228!!!!!!
S!GND!C3!2!@dpu.schematic1(sch_1):ins2627570@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F228!!!!!!
S!P1V0!C127!1!@dpu.schematic1(sch_1):ins2622705@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F235!!!!!!
S!GND!C127!2!@dpu.schematic1(sch_1):ins2622705@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F235!!!!!!
S!P1V8!C90!1!@dpu.schematic1(sch_1):ins2571485@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F208!!!!!!
S!GND!C90!2!@dpu.schematic1(sch_1):ins2571485@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F208!!!!!!
S!P1V8!C67!1!@dpu.schematic1(sch_1):ins2571501@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F215!!!!!!
S!GND!C67!2!@dpu.schematic1(sch_1):ins2571501@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F215!!!!!!
S!P1V8!C82!1!@dpu.schematic1(sch_1):ins2571517@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F210!!!!!!
S!GND!C82!2!@dpu.schematic1(sch_1):ins2571517@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F210!!!!!!
S!P1V8!C69!1!@dpu.schematic1(sch_1):ins2565434@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F213!!!!!!
S!GND!C69!2!@dpu.schematic1(sch_1):ins2565434@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F213!!!!!!
S!P1V8!C89!1!@dpu.schematic1(sch_1):ins2565460@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F209!!!!!!
S!GND!C89!2!@dpu.schematic1(sch_1):ins2565460@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F209!!!!!!
S!P1V8!C68!1!@dpu.schematic1(sch_1):ins2568663@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F214!!!!!!
S!GND!C68!2!@dpu.schematic1(sch_1):ins2568663@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F214!!!!!!
S!P1V5!C48!1!@dpu.schematic1(sch_1):ins2547510@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F222!!!!!!
S!GND!C48!2!@dpu.schematic1(sch_1):ins2547510@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F222!!!!!!
S!P1V0!C138!1!@dpu.schematic1(sch_1):ins2354714@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F234!!!!!!
S!GND!C138!2!@dpu.schematic1(sch_1):ins2354714@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F234!!!!!!
S!GND!C23!1!@dpu.schematic1(sch_1):ins2332830@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F230!!!!!!
S!P2V8!C23!2!@dpu.schematic1(sch_1):ins2332830@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F230!!!!!!
S!P1V8!C7!1!@dpu.schematic1(sch_1):ins3131629@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F212!!!!!!
S!GND!C7!2!@dpu.schematic1(sch_1):ins3131629@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F212!!!!!!
S!GND!C8!1!@dpu.schematic1(sch_1):ins3133992@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F211!!!!!!
S!P3V3!C8!2!@dpu.schematic1(sch_1):ins3133992@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F211!!!!!!
S!GND!C65!1!@dpu.schematic1(sch_1):ins1966267@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F217!!!!!!
S!P1V8!C65!2!@dpu.schematic1(sch_1):ins1966267@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F217!!!!!!
S!GND!C55!1!@dpu.schematic1(sch_1):ins1959825@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F220!!!!!!
S!P1V8!C55!2!@dpu.schematic1(sch_1):ins1959825@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F220!!!!!!
S!P2V8!C24!1!@dpu.schematic1(sch_1):ins1953164@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F229!!!!!!
S!GND!C24!2!@dpu.schematic1(sch_1):ins1953164@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F229!!!!!!
S!GND!C6!1!@dpu.schematic1(sch_1):ins1930178@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F219!!!!!!
S!P1V8!C6!2!@dpu.schematic1(sch_1):ins1930178@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F219!!!!!!
S!GND!C5!1!@dpu.schematic1(sch_1):ins1504634@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F221!!!!!!
S!P1V8!C5!2!@dpu.schematic1(sch_1):ins1504634@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F221!!!!!!
S!GND!C66!1!@dpu.schematic1(sch_1):ins1506440@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F216!!!!!!
S!P1V8!C66!2!@dpu.schematic1(sch_1):ins1506440@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F216!!!!!!
S!GND!C146!1!@dpu.schematic1(sch_1):ins1508441@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F232!!!!!!
S!P1V8!C146!2!@dpu.schematic1(sch_1):ins1508441@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F232!!!!!!
S!GND!C17!1!@dpu.schematic1(sch_1):ins1506466@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F231!!!!!!
S!P1V8!C17!2!@dpu.schematic1(sch_1):ins1506466@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F231!!!!!!
S!P1V5!C34!1!@dpu.schematic1(sch_1):ins2230566@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F227!!!!!!
S!GND!C34!2!@dpu.schematic1(sch_1):ins2230566@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_10UF!!!F227!!!!!!
S!GND!C95!1!@dpu.schematic1(sch_1):ins2072075@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_1UF!!!F199!!!!!!
S!N2072037!C95!2!@dpu.schematic1(sch_1):ins2072075@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_1UF!!!F199!!!!!!
S!GND!C143!1!@dpu.schematic1(sch_1):ins1609533@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_1UF!!!F200!!!!!!
S!N1609517!C143!2!@dpu.schematic1(sch_1):ins1609533@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_1UF!!!F200!!!!!!
S!EN_ME2!U11!5!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!EN_ME2!U11!6!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!EPAD!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!12!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!13!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!14!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!15!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!16!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!17!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!19!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!20!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!3!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!4!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2071731!U11!9!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2072149!U11!22!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2071821!U11!7!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2072229!U11!24!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!8!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!GND!U11!23!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2072037!U11!18!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!P5V0!U11!10!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!P5V0!U11!21!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2071767!U11!2!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!N2072181!U11!1!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!SYNC-2!U11!11!@dpu.schematic1(sch_1):ins2071615@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F27!!!!!!
S!EN_ME1!U14!5!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!EN_ME1!U14!6!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!EPAD!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!12!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!13!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!14!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!15!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!16!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!17!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!19!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!20!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!3!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!4!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1599549!U14!9!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1616720!U14!22!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1613601!U14!7!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1616768!U14!24!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!8!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!GND!U14!23!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1609517!U14!18!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!P5V0!U14!10!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!P5V0!U14!21!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1627713!U14!2!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!N1630418!U14!1!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!SYNC-1!U14!11!@dpu.schematic1(sch_1):ins1587410@library1.\max20416atgd/v+.normal\(chips)!MAX20416ATGD/V+_TQFN-24_MAX20416ATGD/V+!!!F26!!!!!!
S!P2V8!C97!1!@dpu.schematic1(sch_1):ins2071769@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_33UF!!!F197!!!!!!
S!GND!C97!2!@dpu.schematic1(sch_1):ins2071769@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_33UF!!!F197!!!!!!
S!P1V0!C144!1!@dpu.schematic1(sch_1):ins1599601@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_33UF!!!F198!!!!!!
S!GND!C144!2!@dpu.schematic1(sch_1):ins1599601@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_33UF!!!F198!!!!!!
S!N1613601!C53!1!@dpu.schematic1(sch_1):ins1615814@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_20PF!!!F176!!!!!!
S!P1V0!C53!2!@dpu.schematic1(sch_1):ins1615814@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_20PF!!!F176!!!!!!
S!P3V3!C98!1!@dpu.schematic1(sch_1):ins2072183@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_47UF!!!F195!!!!!!
S!GND!C98!2!@dpu.schematic1(sch_1):ins2072183@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_47UF!!!F195!!!!!!
S!P1V8!C145!1!@dpu.schematic1(sch_1):ins1616734@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_47UF!!!F196!!!!!!
S!GND!C145!2!@dpu.schematic1(sch_1):ins1616734@discrete.\cap np.normal\(chips)!CAP NP_C1206_SMT_47UF!!!F196!!!!!!
S!N1616768!C52!1!@dpu.schematic1(sch_1):ins1616858@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_39PF!!!F177!!!!!!
S!P1V8!C52!2!@dpu.schematic1(sch_1):ins1616858@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_39PF!!!F177!!!!!!
S!N2071731!L1!1!@dpu.schematic1(sch_1):ins2071677@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F137!!!!!!
S!P2V8!L1!2!@dpu.schematic1(sch_1):ins2071677@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F137!!!!!!
S!N2072149!L2!1!@dpu.schematic1(sch_1):ins2072099@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F136!!!!!!
S!P3V3!L2!2!@dpu.schematic1(sch_1):ins2072099@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F136!!!!!!
S!N1599549!L3!1!@dpu.schematic1(sch_1):ins1599533@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F135!!!!!!
S!P1V0!L3!2!@dpu.schematic1(sch_1):ins1599533@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F135!!!!!!
S!N1616720!L4!1!@dpu.schematic1(sch_1):ins1616698@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F134!!!!!!
S!P1V8!L4!2!@dpu.schematic1(sch_1):ins1616698@discrete.\inductor.normal\(chips)!INDUCTOR_IND_SMD_4D4X4D2_1UH/1A!!!F134!!!!!!
S!GND!R3!1!@dpu.schematic1(sch_1):ins2072319@discrete.\r.normal\(chips)!R_R0402_SMT_100K!!!F82!!!!!!
S!N2072229!R3!2!@dpu.schematic1(sch_1):ins2072319@discrete.\r.normal\(chips)!R_R0402_SMT_100K!!!F82!!!!!!
S!GND!R40!1!@dpu.schematic1(sch_1):ins1616790@discrete.\r.normal\(chips)!R_R0402_SMT_100K!!!F81!!!!!!
S!N1616768!R40!2!@dpu.schematic1(sch_1):ins1616790@discrete.\r.normal\(chips)!R_R0402_SMT_100K!!!F81!!!!!!
S!N1613601!R47!1!@dpu.schematic1(sch_1):ins1613552@discrete.\r.normal\(chips)!R_R0402_SMT_120K!!!F76!!!!!!
S!P1V0!R47!2!@dpu.schematic1(sch_1):ins1613552@discrete.\r.normal\(chips)!R_R0402_SMT_120K!!!F76!!!!!!
S!GND!R41!1!@dpu.schematic1(sch_1):ins1613585@discrete.\r.normal\(chips)!R_R0402_SMT_48K!!!F78!!!!!!
S!N1613601!R41!2!@dpu.schematic1(sch_1):ins1613585@discrete.\r.normal\(chips)!R_R0402_SMT_48K!!!F78!!!!!!
S!N1616768!R46!1!@dpu.schematic1(sch_1):ins1616806@discrete.\r.normal\(chips)!R_R0402_SMT_125K!!!F77!!!!!!
S!P1V8!R46!2!@dpu.schematic1(sch_1):ins1616806@discrete.\r.normal\(chips)!R_R0402_SMT_125K!!!F77!!!!!!
S!GND!C12!1!@dpu.schematic1(sch_1):ins2338592@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F205!!!!!!
S!P1V8!C12!2!@dpu.schematic1(sch_1):ins2338592@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F205!!!!!!
S!GND!C14!1!@dpu.schematic1(sch_1):ins2071883@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F203!!!!!!
S!P5V0!C14!2!@dpu.schematic1(sch_1):ins2071883@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F203!!!!!!
S!GND!C13!1!@dpu.schematic1(sch_1):ins2072355@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F204!!!!!!
S!P5V0!C13!2!@dpu.schematic1(sch_1):ins2072355@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F204!!!!!!
S!GND!C50!1!@dpu.schematic1(sch_1):ins1637284@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F202!!!!!!
S!P5V0!C50!2!@dpu.schematic1(sch_1):ins1637284@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F202!!!!!!
S!GND!C51!1!@dpu.schematic1(sch_1):ins1642221@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F201!!!!!!
S!P5V0!C51!2!@dpu.schematic1(sch_1):ins1642221@discrete.\cap np.normal\(chips)!CAP NP_C0402_SMT_0.1UF!!!F201!!!!!!
S!P2V8!D18!2!@dpu.schematic1(sch_1):ins1594032@discrete.\led.normal\(chips)!LED_LED0402_SMT_LED!!!F155!!!!!!
S!N1593173!D18!1!@dpu.schematic1(sch_1):ins1594032@discrete.\led.normal\(chips)!LED_LED0402_SMT_LED!!!F155!!!!!!
S!P2V8!D19!2!@dpu.schematic1(sch_1):ins1594109@discrete.\led.normal\(chips)!LED_LED0402_SMT_LED!!!F154!!!!!!
S!N1593177!D19!1!@dpu.schematic1(sch_1):ins1594109@discrete.\led.normal\(chips)!LED_LED0402_SMT_LED!!!F154!!!!!!
S!P2V8!D17!2!@dpu.schematic1(sch_1):ins1594183@discrete.\led.normal\(chips)!LED_LED0402_SMT_LED!!!F156!!!!!!
S!N1593181!D17!1!@dpu.schematic1(sch_1):ins1594183@discrete.\led.normal\(chips)!LED_LED0402_SMT_LED!!!F156!!!!!!
S!P1V8!J9!1!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!GND!J9!10!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!P1V8!J9!2!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!FP_LED0!J9!3!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!FP_LED1!J9!4!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!GND!J9!5!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!GND!J9!6!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!P3V3!J9!7!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!P3V3!J9!8!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!GND!J9!9!@dpu.schematic1(sch_1):ins3307617@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F141!!!!!!
S!TDO!J5!1!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!GND!J5!10!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!PROGRAM_N!J5!2!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!TCK!J5!3!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!TMS!J5!4!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!TDI!J5!5!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!JTAG_EN!J5!6!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!GND!J5!7!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!P1V8!J5!8!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!GND!J5!9!@dpu.schematic1(sch_1):ins1209390@library1.\conn-1x8.normal\(chips)!CONN-1X8_FPC-0D5-8P_CONN-1X8!!!F142!!!!!!
S!GND!J6!25!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!GND!J6!26!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!N2872169!J6!24!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!N2872165!J6!23!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!GND!J6!2!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!N760129!J6!4!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D0!J6!19!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D1!J6!21!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D2!J6!22!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D3!J6!20!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D4!J6!18!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D5!J6!16!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D6!J6!14!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_D7!J6!12!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!GND!J6!15!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!P1V8!J6!11!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!P1V5!J6!10!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_HSYNC!J6!9!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_MCLK!J6!13!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_PCLK!J6!17!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_PWDN!J6!8!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_RST!J6!6!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_SCL!J6!5!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_SDA!J6!3!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!N2690332!J6!1!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!DVP_VSYNC!J6!7!@dpu.schematic1(sch_1):ins757291@library1.\ov5640-fpc-24p-dvp.normal\(chips)!OV5640-FPC-24P-DVP_FPC-0D5-24P_FPC-05F-24PH20!!!F140!!!!!!
S!N2071767!R66!1!@dpu.schematic1(sch_1):ins2071713@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F56!!!!!!
S!P5V0!R66!2!@dpu.schematic1(sch_1):ins2071713@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F56!!!!!!
S!N2072181!R65!1!@dpu.schematic1(sch_1):ins2072131@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F57!!!!!!
S!P5V0!R65!2!@dpu.schematic1(sch_1):ins2072131@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F57!!!!!!
S!N1627713!R77!1!@dpu.schematic1(sch_1):ins1627697@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F54!!!!!!
S!P5V0!R77!2!@dpu.schematic1(sch_1):ins1627697@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F54!!!!!!
S!N1630418!R76!1!@dpu.schematic1(sch_1):ins1630402@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F55!!!!!!
S!P5V0!R76!2!@dpu.schematic1(sch_1):ins1630402@discrete.\r.normal\(chips)!R_R0402_SMT_10K!!!F55!!!!!!
S!N3195213!R59!1!@dpu.schematic1(sch_1):ins3195197@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F119!!!!!!
S!UPLD_TXD2!R59!2!@dpu.schematic1(sch_1):ins3195197@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F119!!!!!!
S!N3194743!R5!1!@dpu.schematic1(sch_1):ins3194727@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F121!!!!!!
S!UPLD_TXD1!R5!2!@dpu.schematic1(sch_1):ins3194727@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F121!!!!!!
S!EN_ME2!R1!1!@dpu.schematic1(sch_1):ins3110912@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F126!!!!!!
S!P5V0!R1!2!@dpu.schematic1(sch_1):ins3110912@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F126!!!!!!
S!EN_ME1!R35!1!@dpu.schematic1(sch_1):ins3111617@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F124!!!!!!
S!P5V0!R35!2!@dpu.schematic1(sch_1):ins3111617@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F124!!!!!!
S!N760503!R44!1!@dpu.schematic1(sch_1):ins2872114@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F122!!!!!!
S!N2872165!R44!2!@dpu.schematic1(sch_1):ins2872114@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F122!!!!!!
S!GND!R42!1!@dpu.schematic1(sch_1):ins2872140@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F123!!!!!!
S!N2872169!R42!2!@dpu.schematic1(sch_1):ins2872140@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F123!!!!!!
S!P5V0!R57!1!@dpu.schematic1(sch_1):ins1634788@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F120!!!!!!
S!SYNC-1!R57!2!@dpu.schematic1(sch_1):ins1634788@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F120!!!!!!
S!P5V0!R18!1!@dpu.schematic1(sch_1):ins2071791@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F125!!!!!!
S!SYNC-2!R18!2!@dpu.schematic1(sch_1):ins2071791@discrete.\r.normal\(chips)!R_R0402_SMT_0R!!!F125!!!!!!
S!EN_ME2!R2!1!@dpu.schematic1(sch_1):ins3111258@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F103!!!!!!
S!PWR_EN_EXT!R2!2!@dpu.schematic1(sch_1):ins3111258@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F103!!!!!!
S!EN_ME1!R36!1!@dpu.schematic1(sch_1):ins3111587@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F102!!!!!!
S!PWR_EN_EXT!R36!2!@dpu.schematic1(sch_1):ins3111587@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F102!!!!!!
S!GND!R45!1!@dpu.schematic1(sch_1):ins2877956@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F100!!!!!!
S!N2872165!R45!2!@dpu.schematic1(sch_1):ins2877956@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F100!!!!!!
S!N760503!R43!1!@dpu.schematic1(sch_1):ins2877982@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F101!!!!!!
S!N2872169!R43!2!@dpu.schematic1(sch_1):ins2877982@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F101!!!!!!
S!SYNC-2!R19!1!@dpu.schematic1(sch_1):ins2072055@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F104!!!!!!
S!GND!R19!2!@dpu.schematic1(sch_1):ins2072055@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F104!!!!!!
S!SYNC-1!R58!1!@dpu.schematic1(sch_1):ins1634752@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F99!!!!!!
S!GND!R58!2!@dpu.schematic1(sch_1):ins1634752@discrete.\r.normal\(chips)!R_R0402_SMT_DNP!!!F99!!!!!!
S!P1V8!U8!3!@dpu.schematic1(sch_1):ins2230488@library1.\tlv75515pdbvr.normal\(chips)!TLV75515PDBVR_SOT-23-5_TLV75515PDBVR!!!F5!!!!!!
S!GND!U8!2!@dpu.schematic1(sch_1):ins2230488@library1.\tlv75515pdbvr.normal\(chips)!TLV75515PDBVR_SOT-23-5_TLV75515PDBVR!!!F5!!!!!!
S!P1V8!U8!1!@dpu.schematic1(sch_1):ins2230488@library1.\tlv75515pdbvr.normal\(chips)!TLV75515PDBVR_SOT-23-5_TLV75515PDBVR!!!F5!!!!!!
S!!U8!4!@dpu.schematic1(sch_1):ins2230488@library1.\tlv75515pdbvr.normal\(chips)!TLV75515PDBVR_SOT-23-5_TLV75515PDBVR!!!F5!!!!!!
S!P1V5!U8!5!@dpu.schematic1(sch_1):ins2230488@library1.\tlv75515pdbvr.normal\(chips)!TLV75515PDBVR_SOT-23-5_TLV75515PDBVR!!!F5!!!!!!
S!SPI_CS!U4!1!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!N1026851!U4!7!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!SPI_SCK!U4!6!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!SPI_SI!U4!5!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!SPI_SO!U4!2!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!P1V8!U4!8!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!GND!U4!4!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
S!N1026841!U4!3!@dpu.schematic1(sch_1):ins1022303@library1.\cat25512hu5i-gt3.normal\(chips)!CAT25512HU5I-GT3_UDFN-8-2X3_CAT25512HU5I-GT3!!!F22!!!!!!
